
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Thu Mar 20 12:35:22 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Mar 20 12:35:39 2025
viaInitial ends at Thu Mar 20 12:35:39 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=0.32min, fe_mem=467.4M) ***
*** Begin netlist parsing (mem=467.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 60831 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 60831 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 499.020M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=499.0M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1869 modules.
** info: there are 37489 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 575.531M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:20.0, peak res=329.6M, current mem=697.9M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/core.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=344.9M, current mem=715.1M)
Current (total cpu=0:00:14.6, real=0:00:21.0, peak res=344.9M, current mem=715.1M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1902 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -s 1200 1200 10 10 50 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=979.703 CPU=0:00:06.5 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 979.7M) ***
*** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:00:25.3 mem=979.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.967 | -36.967 | -0.756  |
|           TNS (ns):|-10529.7 |-10443.3 |-492.697 |
|    Violating Paths:|  4307   |  4283   |  2775   |
|          All Paths:|  8335   |  8131   |  5097   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.45 sec
Total Real time: 12.0 sec
Total Memory Usage: 870.589844 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
37492 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
37492 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M2 bottom M2 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 870.6M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 70 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 870.6M) ***
<CMD> setObjFPlanBox Instance kmem_instance 182.2255 849.485 404.0255 1071.085
<CMD> setObjFPlanBox Instance qmem_instance 744.5255 858.2385 966.3255 1079.8385
<CMD> setObjFPlanBox Instance psum_mem_instance 606.478 112.148 828.278 333.748
<CMD> addHaloToBlock {3 3 3 3} qmem_instance
<CMD> addHaloToBlock {3 3 3 3} kmem_instance
<CMD> addHaloToBlock {3 3 3 3} psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
The power planner created 24 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 870.6M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Thu Mar 20 12:35:56 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1755.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 75 used
Read in 77 components
  74 core components: 74 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 logical pins
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 154 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (602.400, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 6
  Number of Stripe ports routed: 0
  Number of Core ports routed: 2094
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1048
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1774.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 117 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Mar 20 12:35:56 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Thu Mar 20 12:35:56 2025

sroute post-processing starts at Thu Mar 20 12:35:56 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu Mar 20 12:35:56 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 17.38 megs
sroute: Total Peak Memory used = 887.97 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 907.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 907.0M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 907.0M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell core ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
core        |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 907.0M).
<CMD> legalizePin

Start pin legalization for the partition [core]:
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 907.0M).
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=907.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOpins false
<CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct false -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct false -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.24707 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1028.44 CPU=0:00:06.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 1028.4M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:11.4) (Real : 0:00:11.0) (mem : 1028.4M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 68 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD2' removed
*       :     12 instances of type 'INVD1' removed
*       :      7 instances of type 'INVD0' removed
*       :      5 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD3' removed
*       :     31 instances of type 'CKBD2' removed
*       :      9 instances of type 'BUFFD1' removed
*       :      1 instance  of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.9) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=37426 (0 fixed + 37426 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=43143 #term=156706 #term/net=3.63, #fixedIo=0, #floatIo=0, #fixedPin=302, #floatPin=0
stdCell: 37426 single + 0 double + 0 multi
Total standard cell length = 86.8720 (mm), area = 0.1564 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.123.
Density for the design = 0.123.
       = stdcell_area 434360 sites (156370 um^2) / alloc_area 3530801 sites (1271088 um^2).
Pin Density = 0.03922.
            = total # of pins 156706 / total area 3996000.
=== lastAutoLevel = 11 
End delay calculation. (MEM=1066.72 CPU=0:00:06.4 REAL=0:00:06.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.876e+05 (1.72e+05 3.16e+05)
              Est.  stn bbox = 5.281e+05 (1.82e+05 3.46e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1130.7M
Iteration  2: Total net bbox = 4.876e+05 (1.72e+05 3.16e+05)
              Est.  stn bbox = 5.281e+05 (1.82e+05 3.46e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1130.7M
Iteration  3: Total net bbox = 4.731e+05 (1.67e+05 3.06e+05)
              Est.  stn bbox = 5.825e+05 (2.01e+05 3.81e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1130.7M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1284.52 CPU=0:00:06.1 REAL=0:00:06.0)
Iteration  4: Total net bbox = 4.172e+05 (1.40e+05 2.77e+05)
              Est.  stn bbox = 4.957e+05 (1.62e+05 3.33e+05)
              cpu = 0:00:43.8 real = 0:00:44.0 mem = 1468.1M
Iteration  5: Total net bbox = 4.172e+05 (1.40e+05 2.77e+05)
              Est.  stn bbox = 4.957e+05 (1.62e+05 3.33e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1468.1M
Iteration  6: Total net bbox = 7.450e+05 (3.79e+05 3.66e+05)
              Est.  stn bbox = 9.130e+05 (4.61e+05 4.52e+05)
              cpu = 0:00:45.0 real = 0:00:46.0 mem = 1484.1M
Iteration  7: Total net bbox = 9.535e+05 (5.13e+05 4.41e+05)
              Est.  stn bbox = 1.122e+06 (5.95e+05 5.27e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1484.1M
Iteration  8: Total net bbox = 9.535e+05 (5.13e+05 4.41e+05)
              Est.  stn bbox = 1.122e+06 (5.95e+05 5.27e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1484.1M
Iteration  9: Total net bbox = 1.246e+06 (7.07e+05 5.39e+05)
              Est.  stn bbox = 1.422e+06 (7.96e+05 6.26e+05)
              cpu = 0:01:19 real = 0:01:19 mem = 1484.1M
Iteration 10: Total net bbox = 1.246e+06 (7.07e+05 5.39e+05)
              Est.  stn bbox = 1.422e+06 (7.96e+05 6.26e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1484.1M
Iteration 11: Total net bbox = 1.238e+06 (7.00e+05 5.38e+05)
              Est.  stn bbox = 1.415e+06 (7.86e+05 6.30e+05)
              cpu = 0:00:55.8 real = 0:00:56.0 mem = 1484.1M
Iteration 12: Total net bbox = 1.238e+06 (7.00e+05 5.38e+05)
              Est.  stn bbox = 1.415e+06 (7.86e+05 6.30e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1484.1M
Iteration 13: Total net bbox = 1.270e+06 (7.11e+05 5.59e+05)
              Est.  stn bbox = 1.461e+06 (8.03e+05 6.58e+05)
              cpu = 0:01:15 real = 0:01:14 mem = 1533.3M
Iteration 14: Total net bbox = 1.270e+06 (7.11e+05 5.59e+05)
              Est.  stn bbox = 1.461e+06 (8.03e+05 6.58e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1533.3M
Iteration 15: Total net bbox = 1.288e+06 (7.17e+05 5.71e+05)
              Est.  stn bbox = 1.482e+06 (8.09e+05 6.72e+05)
              cpu = 0:01:04 real = 0:01:04 mem = 1533.3M
Iteration 16: Total net bbox = 1.288e+06 (7.17e+05 5.71e+05)
              Est.  stn bbox = 1.482e+06 (8.09e+05 6.72e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1533.3M
Iteration 17: Total net bbox = 1.263e+06 (6.96e+05 5.67e+05)
              Est.  stn bbox = 1.454e+06 (7.86e+05 6.68e+05)
              cpu = 0:01:11 real = 0:01:11 mem = 1549.3M
Iteration 18: Total net bbox = 1.263e+06 (6.96e+05 5.67e+05)
              Est.  stn bbox = 1.454e+06 (7.86e+05 6.68e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1549.3M
Iteration 19: Total net bbox = 1.263e+06 (6.96e+05 5.67e+05)
              Est.  stn bbox = 1.454e+06 (7.86e+05 6.68e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1549.3M
Finished Global Placement (cpu=0:07:20, real=0:07:21, mem=1549.3M)
Info: 98 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:08:13 mem=1113.7M) ***
Total net bbox length = 1.263e+06 (6.961e+05 5.671e+05) (ext = 1.392e+05)
Move report: Detail placement moves 37426 insts, mean move: 1.13 um, max move: 46.85 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U90): (562.54, 653.81) --> (608.80, 654.40)
	Runtime: CPU: 0:00:08.2 REAL: 0:00:08.0 MEM: 1113.7MB
Summary Report:
Instances move: 37426 (out of 37426 movable)
Mean displacement: 1.13 um
Max displacement: 46.85 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U90) (562.535, 653.812) -> (608.8, 654.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.228e+06 (6.581e+05 5.697e+05) (ext = 1.392e+05)
Runtime: CPU: 0:00:08.2 REAL: 0:00:09.0 MEM: 1113.7MB
*** Finished refinePlace (0:08:21 mem=1113.7M) ***
*** Finished Initial Placement (cpu=0:07:39, real=0:07:40, mem=1113.7M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=43143  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 43143 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 43143 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.335933e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.10% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 155615
[NR-eagl] Layer2(M2)(V) length: 3.527208e+05um, number of vias: 221370
[NR-eagl] Layer3(M3)(H) length: 4.562647e+05um, number of vias: 15924
[NR-eagl] Layer4(M4)(V) length: 2.014763e+05um, number of vias: 6358
[NR-eagl] Layer5(M5)(H) length: 2.397087e+05um, number of vias: 1750
[NR-eagl] Layer6(M6)(V) length: 8.164520e+04um, number of vias: 260
[NR-eagl] Layer7(M7)(H) length: 2.437804e+04um, number of vias: 284
[NR-eagl] Layer8(M8)(V) length: 5.819990e+03um, number of vias: 0
[NR-eagl] Total length: 1.362014e+06um, number of vias: 401561
[NR-eagl] End Peak syMemory usage = 1139.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.57 seconds
**placeDesign ... cpu = 0: 7:54, real = 0: 7:55, mem = 1132.3M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1142.3M, totSessionCpu=0:08:27 **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1142.3M)
Extraction called for design 'core' of instances=37429 and nets=43512 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1142.328M)
** Profile ** Start :  cpu=0:00:00.0, mem=1142.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1142.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1251.14 CPU=0:00:07.4 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.3  real=0:00:10.0  mem= 1251.1M) ***
*** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:08:38 mem=1251.1M)
** Profile ** Overall slacks :  cpu=0:00:10.3, mem=1251.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1251.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -69.811 |
|           TNS (ns):|-23313.1 |
|    Violating Paths:|  6895   |
|          All Paths:|  8335   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1273 (1273)    |   -0.491   |   1370 (1370)    |
|   max_tran     |   1395 (20774)   |   -8.335   |   1395 (20774)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.203%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1251.1M
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1193.9M, totSessionCpu=0:08:39 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1193.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1193.9M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 37429

Instance distribution across the VT partitions:

 LVT : inst = 55 (0.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 55 (0.1%)

 HVT : inst = 37370 (99.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 37370 (99.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Info: 99 clock nets excluded from IPO operation.
Design State:
    #signal nets       :  43199
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=965.71MB/965.71MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=965.83MB/965.83MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=965.87MB/965.87MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 12:44:09 (2025-Mar-20 19:44:09 GMT)
2025-Mar-20 12:44:09 (2025-Mar-20 19:44:09 GMT): 10%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 20%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 30%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 40%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 50%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 60%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 70%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 80%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 90%

Finished Levelizing
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT)

Starting Activity Propagation
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 10%
2025-Mar-20 12:44:10 (2025-Mar-20 19:44:10 GMT): 20%

Finished Activity Propagation
2025-Mar-20 12:44:11 (2025-Mar-20 19:44:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=968.57MB/968.57MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 12:44:11 (2025-Mar-20 19:44:11 GMT)
 ... Calculating leakage power
2025-Mar-20 12:44:11 (2025-Mar-20 19:44:11 GMT): 10%
2025-Mar-20 12:44:12 (2025-Mar-20 19:44:12 GMT): 20%
2025-Mar-20 12:44:12 (2025-Mar-20 19:44:12 GMT): 30%
2025-Mar-20 12:44:12 (2025-Mar-20 19:44:12 GMT): 40%

Finished Calculating power
2025-Mar-20 12:44:12 (2025-Mar-20 19:44:12 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=968.73MB/968.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=968.73MB/968.73MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=968.77MB/968.77MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 12:44:12 (2025-Mar-20 19:44:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.18343146
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3081       26.01
Macro                                  0           0
IO                               7.6e-07   6.416e-05
Combinational                     0.8742        73.8
Clock (Combinational)           0.001127     0.09515
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.183         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.183         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001127     0.09524
-----------------------------------------------------------------------------------------
Total                           0.001127     0.09524
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.26775e-10 F
* 		Total instances in design: 37429
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.18343 mW
Cell usage statistics:  
Library tcbn65gpluswc , 37426 cells ( 100.000000%) , 1.18343 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=969.29MB/969.29MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -69.911 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.181 mW
Resizable instances =  37327 (99.7%), leakage = 1.180 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     53 ( 0.1%), lkg = 0.002 mW ( 0.2%)
   -ve slk =     53 ( 0.1%), lkg = 0.002 mW ( 0.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  37274 (99.6%), lkg = 1.179 mW (99.8%)
   -ve slk =  37167 (99.3%), lkg = 1.177 mW (99.6%)

OptMgr: Begin forced downsizing
OptMgr: 110 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -70.520 ns
OptMgr: 43 (39%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -70.520 ns

Design leakage power (state independent) = 1.181 mW
Resizable instances =  37327 (99.7%), leakage = 1.180 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     26 ( 0.1%), lkg = 0.001 mW ( 0.1%)
   -ve slk =     26 ( 0.1%), lkg = 0.001 mW ( 0.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  37301 (99.7%), lkg = 1.179 mW (99.8%)
   -ve slk =  37194 (99.4%), lkg = 1.178 mW (99.7%)


Summary: cell sizing

 67 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0         67         67

   27 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
    6 instances changed cell type from        INVD1   to      CKND0
    1 instances changed cell type from        INVD1   to      INVD0
   29 instances changed cell type from       NR2XD0   to      NR2D0
    4 instances changed cell type from       OA21D1   to     OA21D0
  checkSum: 67



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=989.51MB/989.51MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=989.51MB/989.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=989.51MB/989.51MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT)
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 10%
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 20%
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 30%
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 40%
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 50%
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 60%
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 70%
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 80%
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT): 90%

Finished Levelizing
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT)

Starting Activity Propagation
2025-Mar-20 12:44:18 (2025-Mar-20 19:44:18 GMT)
2025-Mar-20 12:44:19 (2025-Mar-20 19:44:19 GMT): 10%
2025-Mar-20 12:44:19 (2025-Mar-20 19:44:19 GMT): 20%

Finished Activity Propagation
2025-Mar-20 12:44:20 (2025-Mar-20 19:44:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=991.11MB/991.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 12:44:20 (2025-Mar-20 19:44:20 GMT)
 ... Calculating leakage power
2025-Mar-20 12:44:20 (2025-Mar-20 19:44:20 GMT): 10%
2025-Mar-20 12:44:20 (2025-Mar-20 19:44:20 GMT): 20%
2025-Mar-20 12:44:20 (2025-Mar-20 19:44:20 GMT): 30%
2025-Mar-20 12:44:20 (2025-Mar-20 19:44:20 GMT): 40%

Finished Calculating power
2025-Mar-20 12:44:20 (2025-Mar-20 19:44:20 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=991.11MB/991.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=991.11MB/991.11MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=991.11MB/991.11MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 12:44:20 (2025-Mar-20 19:44:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.18279822
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3081       26.02
Macro                                  0           0
IO                               7.6e-07   6.419e-05
Combinational                     0.8736       73.79
Clock (Combinational)           0.001127      0.0952
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.183         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.183         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001127     0.09529
-----------------------------------------------------------------------------------------
Total                           0.001127     0.09529
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.26734e-10 F
* 		Total instances in design: 37429
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.1828 mW
Cell usage statistics:  
Library tcbn65gpluswc , 37426 cells ( 100.000000%) , 1.1828 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=993.16MB/993.16MB)

OptMgr: Leakage power optimization took: 12 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Info: 99 clock nets excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1374.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1374.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.1 (mem :1374.1M)

Removed instances... 
	-Remove inst sfp_instance/U8866 (MUX3D0) 
	-Remove inst sfp_instance/U8865 (INVD0) 
	-Remove inst sfp_instance/U8864 (MUX3D0) 
	-Remove inst sfp_instance/U8863 (CKND2D0) 
	-Remove inst sfp_instance/U8862 (MUX3D0) 
	-Remove inst sfp_instance/U8861 (NR2D0) 
	-Remove inst sfp_instance/U8860 (MUX3D0) 
	-Remove inst sfp_instance/U8859 (CKND2D0) 
	-Remove inst sfp_instance/U8858 (INVD0) 
	-Remove inst sfp_instance/U8857 (IOA21D0) 
	-Remove inst sfp_instance/U8856 (OAI211D0) 
	-Remove inst sfp_instance/U8855 (AO21D0) 
	-Remove inst sfp_instance/U8854 (IOA21D0) 
	-Remove inst sfp_instance/U8853 (OAI211D0) 
	-Remove inst sfp_instance/U8852 (AO21D0) 
	-Remove inst sfp_instance/U8851 (AOI211D0) 
	-Remove inst sfp_instance/U8850 (IOA21D0) 
	-Remove inst sfp_instance/U8849 (OAI211D0) 
	-Remove inst sfp_instance/U8848 (AO21D0) 
	-Remove inst sfp_instance/U8847 (AOI211D0) 
	-Remove inst sfp_instance/U8846 (IOA21D0) 
	-Remove inst sfp_instance/U8845 (OAI211D0) 
	-Remove inst sfp_instance/U8844 (AO21D0) 
	-Remove inst sfp_instance/U8843 (AOI211D0) 
	-Remove inst sfp_instance/U8842 (IOA21D0) 
	-Remove inst sfp_instance/U8841 (OAI211D0) 
	-Remove inst sfp_instance/U8840 (AO21D0) 
	-Remove inst sfp_instance/U8839 (AOI211D0) 
	-Remove inst sfp_instance/U8838 (IOA21D0) 
	-Remove inst sfp_instance/U8837 (OAI211D0) 
	-Remove inst sfp_instance/U8836 (AO21D0) 
	-Remove inst sfp_instance/U8835 (AOI211D0) 
	-Remove inst sfp_instance/U8834 (IOA21D0) 
	-Remove inst sfp_instance/U8833 (OAI211D0) 
	-Remove inst sfp_instance/U8832 (AO21D0) 
	-Remove inst sfp_instance/U8831 (AOI211D0) 
	-Remove inst sfp_instance/U8830 (IOA21D0) 
	-Remove inst sfp_instance/U8829 (OAI211D0) 
	-Remove inst sfp_instance/U8828 (AO21D0) 
	-Remove inst sfp_instance/U8827 (AOI211D0) 
	-Remove inst sfp_instance/U8826 (NR2D0) 
	-Remove inst sfp_instance/U8825 (OAI21D0) 
	-Remove inst sfp_instance/U8824 (CKND2D0) 
	-Remove inst sfp_instance/U8823 (MUX2ND0) 
	-Remove inst sfp_instance/U8822 (NR2D0) 
	-Remove inst sfp_instance/U8821 (MUX2ND0) 
	-Remove inst sfp_instance/U8820 (CKND2D0) 
	-Remove inst sfp_instance/U8819 (MUX2ND0) 
	-Remove inst sfp_instance/U8818 (NR2D0) 
	-Remove inst sfp_instance/U8817 (MUX2ND0) 
	-Remove inst sfp_instance/U8816 (CKND2D0) 
	-Remove inst sfp_instance/U8815 (MUX2ND0) 
	-Remove inst sfp_instance/U8814 (NR2D0) 
	-Remove inst sfp_instance/U8813 (MUX2ND0) 
	-Remove inst sfp_instance/U8812 (MUX2ND0) 
	-Remove inst sfp_instance/U8811 (NR2D0) 
	-Remove inst sfp_instance/U8810 (MUX2ND0) 
	-Remove inst sfp_instance/U8809 (CKND2D0) 
	-Remove inst sfp_instance/U8808 (MUX2ND0) 
	-Remove inst sfp_instance/U8807 (NR2D0) 
	-Remove inst sfp_instance/U8806 (MUX2ND0) 
	-Remove inst sfp_instance/U8805 (CKND2D0) 
	-Remove inst sfp_instance/U8804 (MUX2ND0) 
	-Remove inst sfp_instance/U8803 (NR2D0) 
	-Remove inst sfp_instance/U8802 (MUX2ND0) 
	-Remove inst sfp_instance/U8801 (CKND2D0) 
	-Remove inst sfp_instance/U8800 (MUX2ND0) 
	-Remove inst sfp_instance/U8799 (MUX2ND0) 
	-Remove inst sfp_instance/U8798 (CKND2D0) 
	-Remove inst sfp_instance/U8797 (NR2D0) 
	-Remove inst sfp_instance/U8796 (ND3D0) 
	-Remove inst sfp_instance/U8795 (NR2D0) 
	-Remove inst sfp_instance/U8794 (CKND2D0) 
	-Remove inst sfp_instance/U8793 (AOI211D0) 
	-Remove inst sfp_instance/U8792 (MOAI22D0) 
	-Remove inst sfp_instance/U8791 (MAOI222D0) 
	-Remove inst sfp_instance/U8790 (MAOI222D0) 
	-Remove inst sfp_instance/U8789 (MAOI222D0) 
	-Remove inst sfp_instance/U8788 (MAOI222D0) 
	-Remove inst sfp_instance/U8787 (MAOI222D0) 
	-Remove inst sfp_instance/U8786 (MAOI222D0) 
	-Remove inst sfp_instance/U8785 (MAOI222D0) 
	-Remove inst sfp_instance/U8784 (MAOI222D0) 
	-Remove inst sfp_instance/U8783 (MAOI222D0) 
	-Remove inst sfp_instance/U8782 (MAOI222D0) 
	-Remove inst sfp_instance/U8781 (MAOI222D0) 
	-Remove inst sfp_instance/U8780 (MAOI222D0) 
	-Remove inst sfp_instance/U8779 (MAOI222D0) 
	-Remove inst sfp_instance/U8778 (MAOI222D0) 
	-Remove inst sfp_instance/U8777 (MAOI222D0) 
	-Remove inst sfp_instance/U8776 (INVD0) 
	-Remove inst sfp_instance/U8775 (IND2D0) 
	-Remove inst sfp_instance/U8774 (CKXOR2D0) 
	-Remove inst sfp_instance/U8773 (ND3D0) 
	-Remove inst sfp_instance/U8772 (IND2D0) 
	-Remove inst sfp_instance/U8771 (XNR2D0) 
	-Remove inst sfp_instance/U8770 (ND3D0) 
	-Remove inst sfp_instance/U8769 (CKND2D0) 
	-Remove inst sfp_instance/U8768 (CKND2D0) 
	-Remove inst sfp_instance/U8767 (XNR2D0) 
	-Remove inst sfp_instance/U8766 (ND3D0) 
	-Remove inst sfp_instance/U8765 (OR2D0) 
	-Remove inst sfp_instance/U8764 (CKND2D0) 
	-Remove inst sfp_instance/U8763 (XNR2D0) 
	-Remove inst sfp_instance/U8762 (ND3D0) 
	-Remove inst sfp_instance/U8761 (CKND2D0) 
	-Remove inst sfp_instance/U8760 (OR2D0) 
	-Remove inst sfp_instance/U8759 (XNR2D0) 
	-Remove inst sfp_instance/U8758 (OR2D0) 
	-Remove inst sfp_instance/U8757 (XNR2D0) 
	-Remove inst sfp_instance/U8756 (ND3D0) 
	-Remove inst sfp_instance/U8755 (OR2D0) 
	-Remove inst sfp_instance/U8754 (CKND2D0) 
	-Remove inst sfp_instance/U8753 (XNR2D0) 
	-Remove inst sfp_instance/U8752 (ND3D0) 
	-Remove inst sfp_instance/U8751 (OR2D0) 
	-Remove inst sfp_instance/U8750 (XNR2D0) 
	-Remove inst sfp_instance/U8749 (ND3D0) 
	-Remove inst sfp_instance/U8748 (OR2D0) 
	-Remove inst sfp_instance/U8747 (CKND2D0) 
	-Remove inst sfp_instance/U8746 (XNR2D0) 
	-Remove inst sfp_instance/U8745 (ND3D0) 
	-Remove inst sfp_instance/U8744 (OR2D0) 
	-Remove inst sfp_instance/U8743 (CKND2D0) 
	-Remove inst sfp_instance/U8742 (XNR2D0) 
	-Remove inst sfp_instance/U8741 (ND3D0) 
	-Remove inst sfp_instance/U8740 (OR2D0) 
	-Remove inst sfp_instance/U8739 (CKND2D0) 
	-Remove inst sfp_instance/U8738 (CKXOR2D0) 
	-Remove inst sfp_instance/U8737 (ND3D0) 
	-Remove inst sfp_instance/U8736 (CKND2D0) 
	-Remove inst sfp_instance/U8735 (CKND2D0) 
	-Remove inst sfp_instance/U8734 (CKXOR2D0) 
	-Remove inst sfp_instance/U8733 (ND3D0) 
	-Remove inst sfp_instance/U8732 (CKND2D0) 
	-Remove inst sfp_instance/U8731 (OR2D0) 
	-Remove inst sfp_instance/U8730 (XNR2D0) 
	-Remove inst sfp_instance/U8729 (ND3D0) 
	-Remove inst sfp_instance/U8728 (CKND2D0) 
	-Remove inst sfp_instance/U8727 (CKND2D0) 
	-Remove inst sfp_instance/U8726 (XNR2D0) 
	-Remove inst sfp_instance/U8725 (ND3D0) 
	-Remove inst sfp_instance/U8724 (OR2D0) 
	-Remove inst sfp_instance/U8723 (CKND2D0) 
	-Remove inst sfp_instance/U8722 (NR2D0) 
	-Remove inst sfp_instance/U8721 (AOI22D0) 
	-Remove inst sfp_instance/U8720 (AOI21D0) 
	-Remove inst sfp_instance/U8719 (CKXOR2D0) 
	-Remove inst sfp_instance/U8718 (ND3D0) 
	-Remove inst sfp_instance/U8717 (OR2D0) 
	-Remove inst sfp_instance/U8716 (CKND2D0) 
	-Remove inst sfp_instance/U8715 (AOI21D0) 
	-Remove inst sfp_instance/U8714 (INVD0) 
	-Remove inst sfp_instance/U8713 (NR2D0) 
	-Remove inst sfp_instance/U8712 (IAO21D0) 
	-Remove inst sfp_instance/U8711 (OAI21D0) 
	-Remove inst sfp_instance/U8710 (CKND2D0) 
	-Remove inst sfp_instance/U8709 (MUX2ND0) 
	-Remove inst sfp_instance/U8708 (CKND2D0) 
	-Remove inst sfp_instance/U8707 (IND2D0) 
	-Remove inst sfp_instance/U8706 (NR2D0) 
	-Remove inst sfp_instance/U8705 (CKND2D0) 
	-Remove inst sfp_instance/U8704 (MAOI222D0) 
	-Remove inst sfp_instance/U8703 (MAOI222D0) 
	-Remove inst sfp_instance/U8702 (XNR2D0) 
	-Remove inst sfp_instance/U8701 (NR3D0) 
	-Remove inst sfp_instance/U8700 (INR2D0) 
	-Remove inst sfp_instance/U8699 (NR2D0) 
	-Remove inst sfp_instance/U8698 (MAOI222D0) 
	-Remove inst sfp_instance/U8697 (INVD0) 
	-Remove inst sfp_instance/U8696 (MAOI222D0) 
	-Remove inst sfp_instance/U8695 (MAOI222D0) 
	-Remove inst sfp_instance/U8694 (INVD0) 
	-Remove inst sfp_instance/U8693 (MAOI222D0) 
	-Remove inst sfp_instance/U8692 (XNR2D0) 
	-Remove inst sfp_instance/U8691 (NR3D0) 
	-Remove inst sfp_instance/U8690 (INR2D0) 
	-Remove inst sfp_instance/U8689 (NR2D0) 
	-Remove inst sfp_instance/U8688 (MAOI222D0) 
	-Remove inst sfp_instance/U8687 (XNR2D0) 
	-Remove inst sfp_instance/U8686 (NR3D0) 
	-Remove inst sfp_instance/U8685 (INR2D0) 
	-Remove inst sfp_instance/U8684 (NR2D0) 
	-Remove inst sfp_instance/U8683 (MAOI222D0) 
	-Remove inst sfp_instance/U8682 (XNR2D0) 
	-Remove inst sfp_instance/U8681 (NR3D0) 
	-Remove inst sfp_instance/U8680 (INR2D0) 
	-Remove inst sfp_instance/U8679 (NR2D0) 
	-Remove inst sfp_instance/U8678 (MAOI222D0) 
	-Remove inst sfp_instance/U8677 (XNR2D0) 
	-Remove inst sfp_instance/U8676 (NR3D0) 
	-Remove inst sfp_instance/U8675 (INR2D0) 
	-Remove inst sfp_instance/U8674 (NR2D0) 
	-Remove inst sfp_instance/U8673 (MAOI222D0) 
	-Remove inst sfp_instance/U8672 (XNR2D0) 
	-Remove inst sfp_instance/U8671 (NR3D0) 
	-Remove inst sfp_instance/U8670 (NR2D0) 
	-Remove inst sfp_instance/U8669 (NR2D0) 
	-Remove inst sfp_instance/U8668 (MAOI222D0) 
	-Remove inst sfp_instance/U8667 (MAOI222D0) 
	-Remove inst sfp_instance/U8666 (MAOI222D0) 
	-Remove inst sfp_instance/U8665 (XNR2D0) 
	-Remove inst sfp_instance/U8664 (NR3D0) 
	-Remove inst sfp_instance/U8663 (INR2D0) 
	-Remove inst sfp_instance/U8662 (NR2D0) 
	-Remove inst sfp_instance/U8661 (MAOI222D0) 
	-Remove inst sfp_instance/U8660 (XNR2D0) 
	-Remove inst sfp_instance/U8659 (NR3D0) 
	-Remove inst sfp_instance/U8658 (NR2D0) 
	-Remove inst sfp_instance/U8657 (INR2D0) 
	-Remove inst sfp_instance/U8656 (INVD0) 
	-Remove inst sfp_instance/U8655 (MAOI222D0) 
	-Remove inst sfp_instance/U8654 (OAI31D0) 
	-Remove inst sfp_instance/U8653 (OAI21D0) 
	-Remove inst sfp_instance/U8652 (CKXOR2D0) 
	-Remove inst sfp_instance/U8651 (NR3D0) 
	-Remove inst sfp_instance/U8650 (NR2D0) 
	-Remove inst sfp_instance/U8649 (CKXOR2D0) 
	-Remove inst sfp_instance/U8648 (NR3D0) 
	-Remove inst sfp_instance/U8647 (NR2D0) 
	-Remove inst sfp_instance/U8646 (INR2D0) 
	-Remove inst sfp_instance/U8645 (CKXOR2D0) 
	-Remove inst sfp_instance/U8644 (NR3D0) 
	-Remove inst sfp_instance/U8643 (NR2D0) 
	-Remove inst sfp_instance/U8642 (INR2D0) 
	-Remove inst sfp_instance/U8641 (CKXOR2D0) 
	-Remove inst sfp_instance/U8640 (NR3D0) 
	-Remove inst sfp_instance/U8639 (NR2D0) 
	-Remove inst sfp_instance/U8638 (INR2D0) 
	-Remove inst sfp_instance/U8637 (XNR2D0) 
	-Remove inst sfp_instance/U8636 (NR3D0) 
	-Remove inst sfp_instance/U8635 (NR2D0) 
	-Remove inst sfp_instance/U8634 (INR2D0) 
	-Remove inst sfp_instance/U8633 (XNR2D0) 
	-Remove inst sfp_instance/U8632 (NR3D0) 
	-Remove inst sfp_instance/U8631 (NR2D0) 
	-Remove inst sfp_instance/U8630 (INR2D0) 
	-Remove inst sfp_instance/U8629 (XNR2D0) 
	-Remove inst sfp_instance/U8628 (NR3D0) 
	-Remove inst sfp_instance/U8627 (INR2D0) 
	-Remove inst sfp_instance/U8626 (NR2D0) 
	-Remove inst sfp_instance/U8625 (INVD0) 
	-Remove inst sfp_instance/U8624 (CKND2D0) 
	-Remove inst sfp_instance/U8623 (MAOI222D0) 
	-Remove inst sfp_instance/U8622 (XNR2D0) 
	-Remove inst sfp_instance/U8621 (CKND2D0) 
	-Remove inst sfp_instance/U8620 (OR2D0) 
	-Remove inst sfp_instance/U8619 (MAOI222D0) 
	-Remove inst sfp_instance/U8618 (MAOI222D0) 
	-Remove inst sfp_instance/U8617 (XNR2D0) 
	-Remove inst sfp_instance/U8616 (ND3D0) 
	-Remove inst sfp_instance/U8615 (CKND2D0) 
	-Remove inst sfp_instance/U8614 (CKND2D0) 
	-Remove inst sfp_instance/U8613 (MAOI222D0) 
	-Remove inst sfp_instance/U8612 (MAOI222D0) 
	-Remove inst sfp_instance/U8611 (XNR2D0) 
	-Remove inst sfp_instance/U8610 (CKND2D0) 
	-Remove inst sfp_instance/U8609 (OR2D0) 
	-Remove inst sfp_instance/U8608 (MAOI222D0) 
	-Remove inst sfp_instance/U8607 (XNR2D0) 
	-Remove inst sfp_instance/U8606 (ND3D0) 
	-Remove inst sfp_instance/U8605 (CKND2D0) 
	-Remove inst sfp_instance/U8604 (OR2D0) 
	-Remove inst sfp_instance/U8603 (MAOI222D0) 
	-Remove inst sfp_instance/U8602 (XNR2D0) 
	-Remove inst sfp_instance/U8601 (ND3D0) 
	-Remove inst sfp_instance/U8600 (CKND2D0) 
	-Remove inst sfp_instance/U8599 (CKND2D0) 
	-Remove inst sfp_instance/U8598 (MAOI222D0) 
	-Remove inst sfp_instance/U8597 (MAOI222D0) 
	-Remove inst sfp_instance/U8596 (MAOI222D0) 
	-Remove inst sfp_instance/U8595 (MAOI222D0) 
	-Remove inst sfp_instance/U8594 (CKXOR2D0) 
	-Remove inst sfp_instance/U8593 (ND3D0) 
	-Remove inst sfp_instance/U8592 (OR2D0) 
	-Remove inst sfp_instance/U8591 (CKND2D0) 
	-Remove inst sfp_instance/U8590 (MAOI222D0) 
	-Remove inst sfp_instance/U8589 (INVD0) 
	-Remove inst sfp_instance/U8588 (MAOI222D0) 
	-Remove inst sfp_instance/U8587 (XNR2D0) 
	-Remove inst sfp_instance/U8586 (ND3D0) 
	-Remove inst sfp_instance/U8585 (CKND2D0) 
	-Remove inst sfp_instance/U8584 (OR2D0) 
	-Remove inst sfp_instance/U8583 (MAOI222D0) 
	-Remove inst sfp_instance/U8582 (XNR2D0) 
	-Remove inst sfp_instance/U8581 (ND3D0) 
	-Remove inst sfp_instance/U8580 (CKND2D0) 
	-Remove inst sfp_instance/U8579 (OR2D0) 
	-Remove inst sfp_instance/U8578 (INVD0) 
	-Remove inst sfp_instance/U8577 (MAOI222D0) 
	-Remove inst sfp_instance/U8576 (CKXOR2D0) 
	-Remove inst sfp_instance/U8575 (ND3D0) 
	-Remove inst sfp_instance/U8574 (CKND2D0) 
	-Remove inst sfp_instance/U8573 (OAI21D0) 
	-Remove inst sfp_instance/U8572 (MAOI222D0) 
	-Remove inst sfp_instance/U8571 (INVD0) 
	-Remove inst sfp_instance/U8570 (MUX2ND0) 
	-Remove inst sfp_instance/U8569 (CKND2D0) 
	-Remove inst sfp_instance/U8568 (INVD0) 
	-Remove inst sfp_instance/U8567 (CKXOR2D0) 
	-Remove inst sfp_instance/U8566 (ND3D0) 
	-Remove inst sfp_instance/U8565 (OR2D0) 
	-Remove inst sfp_instance/U8564 (CKND2D0) 
	-Remove inst sfp_instance/U8563 (CKXOR2D0) 
	-Remove inst sfp_instance/U8562 (ND3D0) 
	-Remove inst sfp_instance/U8561 (OR2D0) 
	-Remove inst sfp_instance/U8560 (CKND2D0) 
	-Remove inst sfp_instance/U8559 (CKXOR2D0) 
	-Remove inst sfp_instance/U8558 (ND3D0) 
	-Remove inst sfp_instance/U8557 (CKND2D0) 
	-Remove inst sfp_instance/U8556 (OR2D0) 
	-Remove inst sfp_instance/U8555 (CKXOR2D0) 
	-Remove inst sfp_instance/U8554 (ND3D0) 
	-Remove inst sfp_instance/U8553 (OR2D0) 
	-Remove inst sfp_instance/U8552 (CKND2D0) 
	-Remove inst sfp_instance/U8551 (CKXOR2D0) 
	-Remove inst sfp_instance/U8550 (ND3D0) 
	-Remove inst sfp_instance/U8549 (CKND2D0) 
	-Remove inst sfp_instance/U8548 (CKND2D0) 
	-Remove inst sfp_instance/U8547 (XNR2D0) 
	-Remove inst sfp_instance/U8546 (ND3D0) 
	-Remove inst sfp_instance/U8545 (OR2D0) 
	-Remove inst sfp_instance/U8544 (CKND2D0) 
	-Remove inst sfp_instance/U8543 (AO21D0) 
	-Remove inst sfp_instance/U8542 (CKND2D0) 
	-Remove inst sfp_instance/U8541 (OR2D0) 
	-Remove inst sfp_instance/U8540 (MAOI222D0) 
	-Remove inst sfp_instance/U8539 (OAI21D0) 
	-Remove inst sfp_instance/U8538 (INVD0) 
	-Remove inst sfp_instance/U8537 (MAOI222D0) 
	-Remove inst sfp_instance/U8536 (MAOI222D0) 
	-Remove inst sfp_instance/U8535 (CKXOR2D0) 
	-Remove inst sfp_instance/U8534 (NR3D0) 
	-Remove inst sfp_instance/U8533 (NR2D0) 
	-Remove inst sfp_instance/U8532 (NR2D0) 
	-Remove inst sfp_instance/U8531 (MAOI222D0) 
	-Remove inst sfp_instance/U8530 (INVD0) 
	-Remove inst sfp_instance/U8529 (MAOI222D0) 
	-Remove inst sfp_instance/U8528 (XNR2D0) 
	-Remove inst sfp_instance/U8527 (NR3D0) 
	-Remove inst sfp_instance/U8526 (NR2D0) 
	-Remove inst sfp_instance/U8525 (NR2D0) 
	-Remove inst sfp_instance/U8524 (MAOI222D0) 
	-Remove inst sfp_instance/U8523 (MAOI222D0) 
	-Remove inst sfp_instance/U8522 (XNR2D0) 
	-Remove inst sfp_instance/U8521 (NR3D0) 
	-Remove inst sfp_instance/U8520 (NR2D0) 
	-Remove inst sfp_instance/U8519 (INR2D0) 
	-Remove inst sfp_instance/U8518 (MAOI222D0) 
	-Remove inst sfp_instance/U8517 (INVD0) 
	-Remove inst sfp_instance/U8516 (MAOI222D0) 
	-Remove inst sfp_instance/U8515 (XNR2D0) 
	-Remove inst sfp_instance/U8514 (NR3D0) 
	-Remove inst sfp_instance/U8513 (NR2D0) 
	-Remove inst sfp_instance/U8512 (INR2D0) 
	-Remove inst sfp_instance/U8511 (MAOI222D0) 
	-Remove inst sfp_instance/U8510 (XNR2D0) 
	-Remove inst sfp_instance/U8509 (NR3D0) 
	-Remove inst sfp_instance/U8508 (INR2D0) 
	-Remove inst sfp_instance/U8507 (NR2D0) 
	-Remove inst sfp_instance/U8506 (MAOI222D0) 
	-Remove inst sfp_instance/U8505 (XNR2D0) 
	-Remove inst sfp_instance/U8504 (NR3D0) 
	-Remove inst sfp_instance/U8503 (INR2D0) 
	-Remove inst sfp_instance/U8502 (MAOI222D0) 
	-Remove inst sfp_instance/U8501 (XNR2D0) 
	-Remove inst sfp_instance/U8500 (NR3D0) 
	-Remove inst sfp_instance/U8499 (INR2D0) 
	-Remove inst sfp_instance/U8498 (NR2D0) 
	-Remove inst sfp_instance/U8497 (MAOI222D0) 
	-Remove inst sfp_instance/U8496 (XNR2D0) 
	-Remove inst sfp_instance/U8495 (NR3D0) 
	-Remove inst sfp_instance/U8494 (NR2D0) 
	-Remove inst sfp_instance/U8493 (MAOI222D0) 
	-Remove inst sfp_instance/U8492 (MAOI222D0) 
	-Remove inst sfp_instance/U8491 (XNR2D0) 
	-Remove inst sfp_instance/U8490 (AOI211D0) 
	-Remove inst sfp_instance/U8489 (NR2D0) 
	-Remove inst sfp_instance/U8488 (MAOI222D0) 
	-Remove inst sfp_instance/U8487 (OAI21D0) 
	-Remove inst sfp_instance/U8486 (NR2D0) 
	-Remove inst sfp_instance/U8485 (CKXOR2D0) 
	-Remove inst sfp_instance/U8484 (NR3D0) 
	-Remove inst sfp_instance/U8483 (NR2D0) 
	-Remove inst sfp_instance/U8482 (NR2D0) 
	-Remove inst sfp_instance/U8481 (XNR2D0) 
	-Remove inst sfp_instance/U8480 (NR3D0) 
	-Remove inst sfp_instance/U8479 (NR2D0) 
	-Remove inst sfp_instance/U8478 (NR2D0) 
	-Remove inst sfp_instance/U8477 (XNR2D0) 
	-Remove inst sfp_instance/U8476 (NR3D0) 
	-Remove inst sfp_instance/U8475 (INR2D0) 
	-Remove inst sfp_instance/U8474 (NR2D0) 
	-Remove inst sfp_instance/U8473 (XNR2D0) 
	-Remove inst sfp_instance/U8472 (NR3D0) 
	-Remove inst sfp_instance/U8471 (NR2D0) 
	-Remove inst sfp_instance/U8470 (NR2D0) 
	-Remove inst sfp_instance/U8469 (CKXOR2D0) 
	-Remove inst sfp_instance/U8468 (NR3D0) 
	-Remove inst sfp_instance/U8467 (INR2D0) 
	-Remove inst sfp_instance/U8466 (MUX2ND0) 
	-Remove inst sfp_instance/U8465 (OAI21D0) 
	-Remove inst sfp_instance/U8464 (NR2D0) 
	-Remove inst sfp_instance/U8463 (MAOI222D0) 
	-Remove inst sfp_instance/U8462 (CKXOR2D0) 
	-Remove inst sfp_instance/U8461 (NR3D0) 
	-Remove inst sfp_instance/U8460 (INR2D0) 
	-Remove inst sfp_instance/U8459 (NR2D0) 
	-Remove inst sfp_instance/U8458 (MAOI222D0) 
	-Remove inst sfp_instance/U8457 (CKXOR2D0) 
	-Remove inst sfp_instance/U8456 (NR3D0) 
	-Remove inst sfp_instance/U8455 (NR2D0) 
	-Remove inst sfp_instance/U8454 (INR2D0) 
	-Remove inst sfp_instance/U8453 (INVD0) 
	-Remove inst sfp_instance/U8452 (MAOI222D0) 
	-Remove inst sfp_instance/U8451 (XNR2D0) 
	-Remove inst sfp_instance/U8450 (NR3D0) 
	-Remove inst sfp_instance/U8449 (INR2D0) 
	-Remove inst sfp_instance/U8448 (INVD0) 
	-Remove inst sfp_instance/U8447 (MAOI222D0) 
	-Remove inst sfp_instance/U8446 (CKXOR2D0) 
	-Remove inst sfp_instance/U8445 (NR3D0) 
	-Remove inst sfp_instance/U8444 (NR2D0) 
	-Remove inst sfp_instance/U8443 (INVD0) 
	-Remove inst sfp_instance/U8442 (MAOI222D0) 
	-Remove inst sfp_instance/U8441 (MAOI222D0) 
	-Remove inst sfp_instance/U8440 (CKXOR2D0) 
	-Remove inst sfp_instance/U8439 (NR3D0) 
	-Remove inst sfp_instance/U8438 (NR2D0) 
	-Remove inst sfp_instance/U8437 (INR2D0) 
	-Remove inst sfp_instance/U8436 (MAOI222D0) 
	-Remove inst sfp_instance/U8435 (CKXOR2D0) 
	-Remove inst sfp_instance/U8434 (NR3D0) 
	-Remove inst sfp_instance/U8433 (NR2D0) 
	-Remove inst sfp_instance/U8432 (NR2D0) 
	-Remove inst sfp_instance/U8431 (INVD0) 
	-Remove inst sfp_instance/U8430 (MAOI222D0) 
	-Remove inst sfp_instance/U8429 (CKXOR2D0) 
	-Remove inst sfp_instance/U8428 (NR3D0) 
	-Remove inst sfp_instance/U8427 (NR2D0) 
	-Remove inst sfp_instance/U8426 (INR2D0) 
	-Remove inst sfp_instance/U8425 (MAOI222D0) 
	-Remove inst sfp_instance/U8424 (CKXOR2D0) 
	-Remove inst sfp_instance/U8423 (NR3D0) 
	-Remove inst sfp_instance/U8422 (NR2D0) 
	-Remove inst sfp_instance/U8421 (INR2D0) 
	-Remove inst sfp_instance/U8420 (MAOI222D0) 
	-Remove inst sfp_instance/U8419 (CKXOR2D0) 
	-Remove inst sfp_instance/U8418 (NR3D0) 
	-Remove inst sfp_instance/U8417 (INR2D0) 
	-Remove inst sfp_instance/U8416 (NR2D0) 
	-Remove inst sfp_instance/U8415 (MAOI222D0) 
	-Remove inst sfp_instance/U8414 (CKXOR2D0) 
	-Remove inst sfp_instance/U8413 (NR3D0) 
	-Remove inst sfp_instance/U8412 (INR2D0) 
	-Remove inst sfp_instance/U8411 (NR2D0) 
	-Remove inst sfp_instance/U8410 (MAOI222D0) 
	-Remove inst sfp_instance/U8409 (CKXOR2D0) 
	-Remove inst sfp_instance/U8408 (NR3D0) 
	-Remove inst sfp_instance/U8407 (NR2D0) 
	-Remove inst sfp_instance/U8406 (NR2D0) 
	-Remove inst sfp_instance/U8405 (INVD0) 
	-Remove inst sfp_instance/U8404 (MAOI222D0) 
	-Remove inst sfp_instance/U8403 (INVD0) 
	-Remove inst sfp_instance/U8402 (MAOI222D0) 
	-Remove inst sfp_instance/U8401 (AOI22D0) 
	-Remove inst sfp_instance/U8400 (INVD0) 
	-Remove inst sfp_instance/U8399 (NR2D0) 
	-Remove inst sfp_instance/U8398 (CKXOR2D0) 
	-Remove inst sfp_instance/U8397 (AOI211D0) 
	-Remove inst sfp_instance/U8396 (NR2D0) 
	-Remove inst sfp_instance/U8395 (CKXOR2D0) 
	-Remove inst sfp_instance/U8394 (NR3D0) 
	-Remove inst sfp_instance/U8393 (IOA21D0) 
	-Remove inst sfp_instance/U8392 (NR2D0) 
	-Remove inst sfp_instance/U8391 (CKAN2D0) 
	-Remove inst sfp_instance/U8390 (OAI21D0) 
	-Remove inst sfp_instance/U8389 (IND2D0) 
	-Remove inst sfp_instance/U8388 (AOI21D0) 
	-Remove inst sfp_instance/U8387 (MAOI222D0) 
	-Remove inst sfp_instance/U8386 (MAOI222D0) 
	-Remove inst sfp_instance/U8385 (XNR2D0) 
	-Remove inst sfp_instance/U8384 (ND3D0) 
	-Remove inst sfp_instance/U8383 (OR2D0) 
	-Remove inst sfp_instance/U8382 (CKND2D0) 
	-Remove inst sfp_instance/U8381 (MAOI222D0) 
	-Remove inst sfp_instance/U8380 (MAOI222D0) 
	-Remove inst sfp_instance/U8379 (XNR2D0) 
	-Remove inst sfp_instance/U8378 (ND3D0) 
	-Remove inst sfp_instance/U8377 (OR2D0) 
	-Remove inst sfp_instance/U8376 (CKND2D0) 
	-Remove inst sfp_instance/U8375 (INVD0) 
	-Remove inst sfp_instance/U8374 (MAOI222D0) 
	-Remove inst sfp_instance/U8373 (MAOI222D0) 
	-Remove inst sfp_instance/U8372 (MAOI222D0) 
	-Remove inst sfp_instance/U8371 (INVD0) 
	-Remove inst sfp_instance/U8370 (MAOI222D0) 
	-Remove inst sfp_instance/U8369 (XNR2D0) 
	-Remove inst sfp_instance/U8368 (ND3D0) 
	-Remove inst sfp_instance/U8367 (CKND2D0) 
	-Remove inst sfp_instance/U8366 (OR2D0) 
	-Remove inst sfp_instance/U8365 (MAOI222D0) 
	-Remove inst sfp_instance/U8364 (XNR2D0) 
	-Remove inst sfp_instance/U8363 (ND3D0) 
	-Remove inst sfp_instance/U8362 (OR2D0) 
	-Remove inst sfp_instance/U8361 (CKND2D0) 
	-Remove inst sfp_instance/U8360 (MAOI222D0) 
	-Remove inst sfp_instance/U8359 (XNR2D0) 
	-Remove inst sfp_instance/U8358 (OR2D0) 
	-Remove inst sfp_instance/U8357 (CKND2D0) 
	-Remove inst sfp_instance/U8356 (MAOI222D0) 
	-Remove inst sfp_instance/U8355 (XNR2D0) 
	-Remove inst sfp_instance/U8354 (ND3D0) 
	-Remove inst sfp_instance/U8353 (OR2D0) 
	-Remove inst sfp_instance/U8352 (CKND2D0) 
	-Remove inst sfp_instance/U8351 (MAOI222D0) 
	-Remove inst sfp_instance/U8350 (XNR2D0) 
	-Remove inst sfp_instance/U8349 (ND3D0) 
	-Remove inst sfp_instance/U8348 (CKND2D0) 
	-Remove inst sfp_instance/U8347 (OAI21D0) 
	-Remove inst sfp_instance/U8346 (INVD0) 
	-Remove inst sfp_instance/U8345 (MAOI222D0) 
	-Remove inst sfp_instance/U8344 (NR2D0) 
	-Remove inst sfp_instance/U8343 (OA31D0) 
	-Remove inst sfp_instance/U8342 (OAI21D0) 
	-Remove inst sfp_instance/U8341 (INVD0) 
	-Remove inst sfp_instance/U8340 (CKXOR2D0) 
	-Remove inst sfp_instance/U8339 (ND3D0) 
	-Remove inst sfp_instance/U8338 (OR2D0) 
	-Remove inst sfp_instance/U8337 (CKND2D0) 
	-Remove inst sfp_instance/U8336 (CKXOR2D0) 
	-Remove inst sfp_instance/U8335 (OR2D0) 
	-Remove inst sfp_instance/U8334 (CKND2D0) 
	-Remove inst sfp_instance/U8333 (CKXOR2D0) 
	-Remove inst sfp_instance/U8332 (ND3D0) 
	-Remove inst sfp_instance/U8331 (OR2D0) 
	-Remove inst sfp_instance/U8330 (CKND2D0) 
	-Remove inst sfp_instance/U8329 (XNR2D0) 
	-Remove inst sfp_instance/U8328 (ND3D0) 
	-Remove inst sfp_instance/U8327 (OR2D0) 
	-Remove inst sfp_instance/U8326 (CKND2D0) 
	-Remove inst sfp_instance/U8325 (XNR2D0) 
	-Remove inst sfp_instance/U8324 (ND3D0) 
	-Remove inst sfp_instance/U8323 (OR2D0) 
	-Remove inst sfp_instance/U8322 (IAO21D0) 
	-Remove inst sfp_instance/U8321 (IOA21D0) 
	-Remove inst sfp_instance/U8320 (NR2D0) 
	-Remove inst sfp_instance/U8319 (MAOI222D0) 
	-Remove inst sfp_instance/U8318 (CKXOR2D0) 
	-Remove inst sfp_instance/U8317 (ND3D0) 
	-Remove inst sfp_instance/U8316 (OR2D0) 
	-Remove inst sfp_instance/U8315 (CKND2D0) 
	-Remove inst sfp_instance/U8314 (AOI21D0) 
	-Remove inst sfp_instance/U8313 (CKND2D0) 
	-Remove inst sfp_instance/U8312 (MAOI222D0) 
	-Remove inst sfp_instance/U8311 (CKXOR2D0) 
	-Remove inst sfp_instance/U8310 (ND3D0) 
	-Remove inst sfp_instance/U8309 (CKND2D0) 
	-Remove inst sfp_instance/U8308 (MAOI222D0) 
	-Remove inst sfp_instance/U8307 (XNR2D0) 
	-Remove inst sfp_instance/U8306 (ND3D0) 
	-Remove inst sfp_instance/U8305 (OR2D0) 
	-Remove inst sfp_instance/U8304 (CKND2D0) 
	-Remove inst sfp_instance/U8303 (MAOI222D0) 
	-Remove inst sfp_instance/U8302 (XNR2D0) 
	-Remove inst sfp_instance/U8301 (ND3D0) 
	-Remove inst sfp_instance/U8300 (CKND2D0) 
	-Remove inst sfp_instance/U8299 (OR2D0) 
	-Remove inst sfp_instance/U8298 (MAOI222D0) 
	-Remove inst sfp_instance/U8297 (XNR2D0) 
	-Remove inst sfp_instance/U8296 (ND3D0) 
	-Remove inst sfp_instance/U8295 (CKND2D0) 
	-Remove inst sfp_instance/U8294 (OR2D0) 
	-Remove inst sfp_instance/U8293 (MAOI222D0) 
	-Remove inst sfp_instance/U8292 (XNR2D0) 
	-Remove inst sfp_instance/U8291 (ND3D0) 
	-Remove inst sfp_instance/U8290 (CKND2D0) 
	-Remove inst sfp_instance/U8289 (OR2D0) 
	-Remove inst sfp_instance/U8288 (MAOI222D0) 
	-Remove inst sfp_instance/U8287 (MAOI222D0) 
	-Remove inst sfp_instance/U8286 (XNR2D0) 
	-Remove inst sfp_instance/U8285 (ND3D0) 
	-Remove inst sfp_instance/U8284 (CKND2D0) 
	-Remove inst sfp_instance/U8283 (OR2D0) 
	-Remove inst sfp_instance/U8282 (MAOI222D0) 
	-Remove inst sfp_instance/U8281 (XNR2D0) 
	-Remove inst sfp_instance/U8280 (ND3D0) 
	-Remove inst sfp_instance/U8279 (CKND2D0) 
	-Remove inst sfp_instance/U8278 (OR2D0) 
	-Remove inst sfp_instance/U8277 (MAOI222D0) 
	-Remove inst sfp_instance/U8276 (XNR2D0) 
	-Remove inst sfp_instance/U8275 (ND3D0) 
	-Remove inst sfp_instance/U8274 (CKND2D0) 
	-Remove inst sfp_instance/U8273 (CKND2D0) 
	-Remove inst sfp_instance/U8272 (MAOI222D0) 
	-Remove inst sfp_instance/U8271 (CKXOR2D0) 
	-Remove inst sfp_instance/U8270 (ND3D0) 
	-Remove inst sfp_instance/U8269 (CKND2D0) 
	-Remove inst sfp_instance/U8268 (OAI21D0) 
	-Remove inst sfp_instance/U8267 (MAOI222D0) 
	-Remove inst sfp_instance/U8266 (MUX2ND0) 
	-Remove inst sfp_instance/U8265 (CKND2D0) 
	-Remove inst sfp_instance/U8264 (INVD0) 
	-Remove inst sfp_instance/U8263 (NR2D0) 
	-Remove inst sfp_instance/U8262 (XNR2D0) 
	-Remove inst sfp_instance/U8261 (AOI21D0) 
	-Remove inst sfp_instance/U8260 (OAI21D0) 
	-Remove inst sfp_instance/U8259 (CKND2D0) 
	-Remove inst sfp_instance/U8258 (MAOI222D0) 
	-Remove inst sfp_instance/U8257 (OAI21D0) 
	-Remove inst sfp_instance/U8256 (NR2D0) 
	-Remove inst sfp_instance/U8255 (MAOI222D0) 
	-Remove inst sfp_instance/U8254 (INVD0) 
	-Remove inst sfp_instance/U8253 (MAOI222D0) 
	-Remove inst sfp_instance/U8252 (CKXOR2D0) 
	-Remove inst sfp_instance/U8251 (ND3D0) 
	-Remove inst sfp_instance/U8250 (OR2D0) 
	-Remove inst sfp_instance/U8249 (CKND2D0) 
	-Remove inst sfp_instance/U8248 (MAOI222D0) 
	-Remove inst sfp_instance/U8247 (CKXOR2D0) 
	-Remove inst sfp_instance/U8246 (ND3D0) 
	-Remove inst sfp_instance/U8245 (OR2D0) 
	-Remove inst sfp_instance/U8244 (CKND2D0) 
	-Remove inst sfp_instance/U8243 (MAOI222D0) 
	-Remove inst sfp_instance/U8242 (CKXOR2D0) 
	-Remove inst sfp_instance/U8241 (ND3D0) 
	-Remove inst sfp_instance/U8240 (CKND2D0) 
	-Remove inst sfp_instance/U8239 (OR2D0) 
	-Remove inst sfp_instance/U8238 (MAOI222D0) 
	-Remove inst sfp_instance/U8237 (CKXOR2D0) 
	-Remove inst sfp_instance/U8236 (ND3D0) 
	-Remove inst sfp_instance/U8235 (CKND2D0) 
	-Remove inst sfp_instance/U8234 (OR2D0) 
	-Remove inst sfp_instance/U8233 (MAOI222D0) 
	-Remove inst sfp_instance/U8232 (CKXOR2D0) 
	-Remove inst sfp_instance/U8231 (ND3D0) 
	-Remove inst sfp_instance/U8230 (CKND2D0) 
	-Remove inst sfp_instance/U8229 (OR2D0) 
	-Remove inst sfp_instance/U8228 (XNR2D0) 
	-Remove inst sfp_instance/U8227 (ND3D0) 
	-Remove inst sfp_instance/U8226 (OR2D0) 
	-Remove inst sfp_instance/U8225 (CKND2D0) 
	-Remove inst sfp_instance/U8224 (OAI21D0) 
	-Remove inst sfp_instance/U8223 (IND2D0) 
	-Remove inst sfp_instance/U8222 (MAOI222D0) 
	-Remove inst sfp_instance/U8221 (CKXOR2D0) 
	-Remove inst sfp_instance/U8220 (ND3D0) 
	-Remove inst sfp_instance/U8219 (CKND2D0) 
	-Remove inst sfp_instance/U8218 (OR2D0) 
	-Remove inst sfp_instance/U8217 (MAOI222D0) 
	-Remove inst sfp_instance/U8216 (CKXOR2D0) 
	-Remove inst sfp_instance/U8215 (CKND2D0) 
	-Remove inst sfp_instance/U8214 (CKND2D0) 
	-Remove inst sfp_instance/U8213 (MAOI222D0) 
	-Remove inst sfp_instance/U8212 (INVD0) 
	-Remove inst sfp_instance/U8211 (MAOI222D0) 
	-Remove inst sfp_instance/U8210 (AOI22D0) 
	-Remove inst sfp_instance/U8209 (CKND2D0) 
	-Remove inst sfp_instance/U8208 (NR2D0) 
	-Remove inst sfp_instance/U8207 (CKXOR2D0) 
	-Remove inst sfp_instance/U8206 (IAO21D0) 
	-Remove inst sfp_instance/U8205 (IOA21D0) 
	-Remove inst sfp_instance/U8204 (NR2D0) 
	-Remove inst sfp_instance/U8203 (MAOI222D0) 
	-Remove inst sfp_instance/U8202 (MAOI222D0) 
	-Remove inst sfp_instance/U8201 (CKXOR2D0) 
	-Remove inst sfp_instance/U8200 (ND3D0) 
	-Remove inst sfp_instance/U8199 (CKND2D0) 
	-Remove inst sfp_instance/U8198 (OR2D0) 
	-Remove inst sfp_instance/U8197 (MAOI222D0) 
	-Remove inst sfp_instance/U8196 (MAOI222D0) 
	-Remove inst sfp_instance/U8195 (CKXOR2D0) 
	-Remove inst sfp_instance/U8194 (ND3D0) 
	-Remove inst sfp_instance/U8193 (CKND2D0) 
	-Remove inst sfp_instance/U8192 (OR2D0) 
	-Remove inst sfp_instance/U8191 (MAOI222D0) 
	-Remove inst sfp_instance/U8190 (CKXOR2D0) 
	-Remove inst sfp_instance/U8189 (ND3D0) 
	-Remove inst sfp_instance/U8188 (CKND2D0) 
	-Remove inst sfp_instance/U8187 (CKND2D0) 
	-Remove inst sfp_instance/U8186 (MAOI222D0) 
	-Remove inst sfp_instance/U8185 (XNR2D0) 
	-Remove inst sfp_instance/U8184 (ND3D0) 
	-Remove inst sfp_instance/U8183 (CKND2D0) 
	-Remove inst sfp_instance/U8182 (CKND2D0) 
	-Remove inst sfp_instance/U8181 (MAOI222D0) 
	-Remove inst sfp_instance/U8180 (CKXOR2D0) 
	-Remove inst sfp_instance/U8179 (ND3D0) 
	-Remove inst sfp_instance/U8178 (CKND2D0) 
	-Remove inst sfp_instance/U8177 (OR2D0) 
	-Remove inst sfp_instance/U8176 (MAOI222D0) 
	-Remove inst sfp_instance/U8175 (CKXOR2D0) 
	-Remove inst sfp_instance/U8174 (ND3D0) 
	-Remove inst sfp_instance/U8173 (CKND2D0) 
	-Remove inst sfp_instance/U8172 (CKND2D0) 
	-Remove inst sfp_instance/U8171 (MAOI222D0) 
	-Remove inst sfp_instance/U8170 (XNR2D0) 
	-Remove inst sfp_instance/U8169 (ND3D0) 
	-Remove inst sfp_instance/U8168 (OAI21D0) 
	-Remove inst sfp_instance/U8167 (CKND2D0) 
	-Remove inst sfp_instance/U8166 (INVD0) 
	-Remove inst sfp_instance/U8165 (MAOI222D0) 
	-Remove inst sfp_instance/U8164 (CKXOR2D0) 
	-Remove inst sfp_instance/U8163 (ND3D0) 
	-Remove inst sfp_instance/U8162 (CKND2D0) 
	-Remove inst sfp_instance/U8161 (OR2D0) 
	-Remove inst sfp_instance/U8160 (AOI21D0) 
	-Remove inst sfp_instance/U8159 (CKND2D0) 
	-Remove inst sfp_instance/U8158 (AOI21D0) 
	-Remove inst sfp_instance/U8157 (INVD0) 
	-Remove inst sfp_instance/U8156 (NR2D0) 
	-Remove inst sfp_instance/U8155 (NR2D0) 
	-Remove inst sfp_instance/U8154 (MUX2ND0) 
	-Remove inst sfp_instance/U8153 (OAI21D0) 
	-Remove inst sfp_instance/U8152 (MAOI222D0) 
	-Remove inst sfp_instance/U8151 (OAI21D0) 
	-Remove inst sfp_instance/U8150 (INVD0) 
	-Remove inst sfp_instance/U8149 (NR2D0) 
	-Remove inst sfp_instance/U8148 (INVD0) 
	-Remove inst sfp_instance/U8147 (MAOI222D0) 
	-Remove inst sfp_instance/U8146 (CKXOR2D0) 
	-Remove inst sfp_instance/U8145 (ND3D0) 
	-Remove inst sfp_instance/U8144 (CKND2D0) 
	-Remove inst sfp_instance/U8143 (CKND2D0) 
	-Remove inst sfp_instance/U8142 (MAOI222D0) 
	-Remove inst sfp_instance/U8141 (XNR2D0) 
	-Remove inst sfp_instance/U8140 (ND3D0) 
	-Remove inst sfp_instance/U8139 (CKND2D0) 
	-Remove inst sfp_instance/U8138 (CKND2D0) 
	-Remove inst sfp_instance/U8137 (MAOI222D0) 
	-Remove inst sfp_instance/U8136 (CKXOR2D0) 
	-Remove inst sfp_instance/U8135 (ND3D0) 
	-Remove inst sfp_instance/U8134 (OR2D0) 
	-Remove inst sfp_instance/U8133 (CKND2D0) 
	-Remove inst sfp_instance/U8132 (MAOI222D0) 
	-Remove inst sfp_instance/U8131 (CKXOR2D0) 
	-Remove inst sfp_instance/U8130 (ND3D0) 
	-Remove inst sfp_instance/U8129 (CKND2D0) 
	-Remove inst sfp_instance/U8128 (OR2D0) 
	-Remove inst sfp_instance/U8127 (MAOI222D0) 
	-Remove inst sfp_instance/U8126 (XNR2D0) 
	-Remove inst sfp_instance/U8125 (CKND2D0) 
	-Remove inst sfp_instance/U8124 (OR2D0) 
	-Remove inst sfp_instance/U8123 (INVD0) 
	-Remove inst sfp_instance/U8122 (MAOI222D0) 
	-Remove inst sfp_instance/U8121 (CKXOR2D0) 
	-Remove inst sfp_instance/U8120 (ND3D0) 
	-Remove inst sfp_instance/U8119 (CKND2D0) 
	-Remove inst sfp_instance/U8118 (CKND2D0) 
	-Remove inst sfp_instance/U8117 (MAOI222D0) 
	-Remove inst sfp_instance/U8116 (XNR2D0) 
	-Remove inst sfp_instance/U8115 (OAI211D0) 
	-Remove inst sfp_instance/U8114 (CKND2D0) 
	-Remove inst sfp_instance/U8113 (INVD0) 
	-Remove inst sfp_instance/U8112 (MAOI222D0) 
	-Remove inst sfp_instance/U8111 (AOI22D0) 
	-Remove inst sfp_instance/U8110 (CKND2D0) 
	-Remove inst sfp_instance/U8109 (IAO21D0) 
	-Remove inst sfp_instance/U8108 (NR2D0) 
	-Remove inst sfp_instance/U8107 (OAI21D0) 
	-Remove inst sfp_instance/U8106 (AOI21D0) 
	-Remove inst sfp_instance/U8105 (INVD0) 
	-Remove inst sfp_instance/U8104 (NR2D0) 
	-Remove inst sfp_instance/U8103 (IOA21D0) 
	-Remove inst sfp_instance/U8102 (MAOI222D0) 
	-Remove inst sfp_instance/U8101 (AOI21D0) 
	-Remove inst sfp_instance/U8100 (IND2D0) 
	-Remove inst sfp_instance/U8099 (INVD0) 
	-Remove inst sfp_instance/U8098 (MAOI222D0) 
	-Remove inst sfp_instance/U8097 (INVD0) 
	-Remove inst sfp_instance/U8096 (MAOI222D0) 
	-Remove inst sfp_instance/U8095 (CKXOR2D0) 
	-Remove inst sfp_instance/U8094 (ND3D0) 
	-Remove inst sfp_instance/U8093 (CKND2D0) 
	-Remove inst sfp_instance/U8092 (OR2D0) 
	-Remove inst sfp_instance/U8091 (INVD0) 
	-Remove inst sfp_instance/U8090 (MAOI222D0) 
	-Remove inst sfp_instance/U8089 (MAOI222D0) 
	-Remove inst sfp_instance/U8088 (XNR2D0) 
	-Remove inst sfp_instance/U8087 (ND3D0) 
	-Remove inst sfp_instance/U8086 (CKND2D0) 
	-Remove inst sfp_instance/U8085 (CKND2D0) 
	-Remove inst sfp_instance/U8084 (MAOI222D0) 
	-Remove inst sfp_instance/U8083 (CKXOR2D0) 
	-Remove inst sfp_instance/U8082 (ND3D0) 
	-Remove inst sfp_instance/U8081 (CKND2D0) 
	-Remove inst sfp_instance/U8080 (CKND2D0) 
	-Remove inst sfp_instance/U8079 (MAOI222D0) 
	-Remove inst sfp_instance/U8078 (XNR2D0) 
	-Remove inst sfp_instance/U8077 (CKND2D0) 
	-Remove inst sfp_instance/U8076 (OAI21D0) 
	-Remove inst sfp_instance/U8075 (INVD0) 
	-Remove inst sfp_instance/U8074 (MAOI222D0) 
	-Remove inst sfp_instance/U8073 (NR2D0) 
	-Remove inst sfp_instance/U8072 (MUX2ND0) 
	-Remove inst sfp_instance/U8071 (CKND2D0) 
	-Remove inst sfp_instance/U8070 (INVD0) 
	-Remove inst sfp_instance/U8069 (XNR2D0) 
	-Remove inst sfp_instance/U8068 (ND3D0) 
	-Remove inst sfp_instance/U8067 (OR2D0) 
	-Remove inst sfp_instance/U8066 (CKND2D0) 
	-Remove inst sfp_instance/U8065 (XNR2D0) 
	-Remove inst sfp_instance/U8064 (ND3D0) 
	-Remove inst sfp_instance/U8063 (OR2D0) 
	-Remove inst sfp_instance/U8062 (AOI21D0) 
	-Remove inst sfp_instance/U8061 (OAI21D0) 
	-Remove inst sfp_instance/U8060 (CKND2D0) 
	-Remove inst sfp_instance/U8059 (MAOI222D0) 
	-Remove inst sfp_instance/U8058 (OAI21D0) 
	-Remove inst sfp_instance/U8057 (INR2D0) 
	-Remove inst sfp_instance/U8056 (MAOI222D0) 
	-Remove inst sfp_instance/U8055 (XNR2D0) 
	-Remove inst sfp_instance/U8054 (NR3D0) 
	-Remove inst sfp_instance/U8053 (NR2D0) 
	-Remove inst sfp_instance/U8052 (NR2D0) 
	-Remove inst sfp_instance/U8051 (OAI21D0) 
	-Remove inst sfp_instance/U8050 (INVD0) 
	-Remove inst sfp_instance/U8049 (CKND2D0) 
	-Remove inst sfp_instance/U8048 (MAOI222D0) 
	-Remove inst sfp_instance/U8047 (CKXOR2D0) 
	-Remove inst sfp_instance/U8046 (NR3D0) 
	-Remove inst sfp_instance/U8045 (NR2D0) 
	-Remove inst sfp_instance/U8044 (NR2D0) 
	-Remove inst sfp_instance/U8043 (MAOI222D0) 
	-Remove inst sfp_instance/U8042 (XNR2D0) 
	-Remove inst sfp_instance/U8041 (NR3D0) 
	-Remove inst sfp_instance/U8040 (NR2D0) 
	-Remove inst sfp_instance/U8039 (NR2D0) 
	-Remove inst sfp_instance/U8038 (MAOI222D0) 
	-Remove inst sfp_instance/U8037 (CKXOR2D0) 
	-Remove inst sfp_instance/U8036 (NR3D0) 
	-Remove inst sfp_instance/U8035 (NR2D0) 
	-Remove inst sfp_instance/U8034 (NR2D0) 
	-Remove inst sfp_instance/U8033 (INVD0) 
	-Remove inst sfp_instance/U8032 (MAOI222D0) 
	-Remove inst sfp_instance/U8031 (XNR2D0) 
	-Remove inst sfp_instance/U8030 (IND3D0) 
	-Remove inst sfp_instance/U8029 (CKND2D0) 
	-Remove inst sfp_instance/U8028 (OAI21D0) 
	-Remove inst sfp_instance/U8027 (INVD0) 
	-Remove inst sfp_instance/U8026 (MAOI222D0) 
	-Remove inst sfp_instance/U8025 (MUX2ND0) 
	-Remove inst sfp_instance/U8024 (NR2D0) 
	-Remove inst sfp_instance/U8023 (OAI21D0) 
	-Remove inst sfp_instance/U8022 (AOI21D0) 
	-Remove inst sfp_instance/U8021 (NR2D0) 
	-Remove inst sfp_instance/U8020 (MAOI222D0) 
	-Remove inst sfp_instance/U8019 (MAOI222D0) 
	-Remove inst sfp_instance/U8018 (XNR2D0) 
	-Remove inst sfp_instance/U8017 (ND3D0) 
	-Remove inst sfp_instance/U8016 (CKND2D0) 
	-Remove inst sfp_instance/U8015 (OR2D0) 
	-Remove inst sfp_instance/U8014 (INVD0) 
	-Remove inst sfp_instance/U8013 (MAOI222D0) 
	-Remove inst sfp_instance/U8012 (CKXOR2D0) 
	-Remove inst sfp_instance/U8011 (ND3D0) 
	-Remove inst sfp_instance/U8010 (OR2D0) 
	-Remove inst sfp_instance/U8009 (CKND2D0) 
	-Remove inst sfp_instance/U8008 (INVD0) 
	-Remove inst sfp_instance/U8007 (MAOI222D0) 
	-Remove inst sfp_instance/U8006 (XNR2D0) 
	-Remove inst sfp_instance/U8005 (ND3D0) 
	-Remove inst sfp_instance/U8004 (CKND2D0) 
	-Remove inst sfp_instance/U8003 (CKND2D0) 
	-Remove inst sfp_instance/U8002 (INVD0) 
	-Remove inst sfp_instance/U8001 (MAOI222D0) 
	-Remove inst sfp_instance/U8000 (INVD0) 
	-Remove inst sfp_instance/U7999 (MAOI222D0) 
	-Remove inst sfp_instance/U7998 (AOI22D0) 
	-Remove inst sfp_instance/U7997 (CKND2D0) 
	-Remove inst sfp_instance/U7996 (NR2D0) 
	-Remove inst sfp_instance/U7995 (CKXOR2D0) 
	-Remove inst sfp_instance/U7994 (AOI211D0) 
	-Remove inst sfp_instance/U7993 (INVD0) 
	-Remove inst sfp_instance/U7992 (NR2D0) 
	-Remove inst sfp_instance/U7991 (AOI21D0) 
	-Remove inst sfp_instance/U7990 (CKND2D0) 
	-Remove inst sfp_instance/U7989 (AOI21D0) 
	-Remove inst sfp_instance/U7988 (AOI21D0) 
	-Remove inst sfp_instance/U7987 (OAI21D0) 
	-Remove inst sfp_instance/U7986 (CKND2D0) 
	-Remove inst sfp_instance/U7985 (INVD0) 
	-Remove inst sfp_instance/U7984 (OAI21D0) 
	-Remove inst sfp_instance/U7983 (MAOI222D0) 
	-Remove inst sfp_instance/U7982 (INVD0) 
	-Remove inst sfp_instance/U7981 (MAOI222D0) 
	-Remove inst sfp_instance/U7980 (CKXOR2D0) 
	-Remove inst sfp_instance/U7979 (NR3D0) 
	-Remove inst sfp_instance/U7978 (INR2D0) 
	-Remove inst sfp_instance/U7977 (NR2D0) 
	-Remove inst sfp_instance/U7976 (MAOI222D0) 
	-Remove inst sfp_instance/U7975 (MAOI222D0) 
	-Remove inst sfp_instance/U7974 (CKXOR2D0) 
	-Remove inst sfp_instance/U7973 (NR3D0) 
	-Remove inst sfp_instance/U7972 (NR2D0) 
	-Remove inst sfp_instance/U7971 (NR3D0) 
	-Remove inst sfp_instance/U7970 (INVD0) 
	-Remove inst sfp_instance/U7969 (MAOI222D0) 
	-Remove inst sfp_instance/U7968 (NR2D0) 
	-Remove inst sfp_instance/U7967 (OA31D0) 
	-Remove inst sfp_instance/U7966 (OAI21D0) 
	-Remove inst sfp_instance/U7965 (CKXOR2D0) 
	-Remove inst sfp_instance/U7964 (NR3D0) 
	-Remove inst sfp_instance/U7963 (NR2D0) 
	-Remove inst sfp_instance/U7962 (INVD0) 
	-Remove inst sfp_instance/U7961 (INR2D0) 
	-Remove inst sfp_instance/U7960 (AO21D0) 
	-Remove inst sfp_instance/U7959 (CKND2D0) 
	-Remove inst sfp_instance/U7958 (IAO21D0) 
	-Remove inst sfp_instance/U7957 (OAI21D0) 
	-Remove inst sfp_instance/U7956 (INVD0) 
	-Remove inst sfp_instance/U7955 (MAOI222D0) 
	-Remove inst sfp_instance/U7954 (AO21D0) 
	-Remove inst sfp_instance/U7953 (IND2D0) 
	-Remove inst sfp_instance/U7952 (INVD0) 
	-Remove inst sfp_instance/U7951 (MAOI222D0) 
	-Remove inst sfp_instance/U7950 (MAOI222D0) 
	-Remove inst sfp_instance/U7949 (CKXOR2D0) 
	-Remove inst sfp_instance/U7948 (ND3D0) 
	-Remove inst sfp_instance/U7947 (CKND2D0) 
	-Remove inst sfp_instance/U7946 (OAI21D0) 
	-Remove inst sfp_instance/U7945 (MAOI222D0) 
	-Remove inst sfp_instance/U7944 (NR2D0) 
	-Remove inst sfp_instance/U7943 (MUX2ND0) 
	-Remove inst sfp_instance/U7942 (CKND2D0) 
	-Remove inst sfp_instance/U7941 (INVD0) 
	-Remove inst sfp_instance/U7940 (CKXOR2D0) 
	-Remove inst sfp_instance/U7939 (ND3D0) 
	-Remove inst sfp_instance/U7938 (CKND2D0) 
	-Remove inst sfp_instance/U7937 (AOI21D0) 
	-Remove inst sfp_instance/U7936 (OR2D0) 
	-Remove inst sfp_instance/U7935 (AOI21D0) 
	-Remove inst sfp_instance/U7934 (AO211D0) 
	-Remove inst sfp_instance/U7933 (NR2D0) 
	-Remove inst sfp_instance/U7932 (CKND2D0) 
	-Remove inst sfp_instance/U7931 (INVD0) 
	-Remove inst sfp_instance/U7930 (MAOI222D0) 
	-Remove inst sfp_instance/U7929 (OAI21D0) 
	-Remove inst sfp_instance/U7928 (INR2D0) 
	-Remove inst sfp_instance/U7927 (MAOI222D0) 
	-Remove inst sfp_instance/U7926 (MAOI222D0) 
	-Remove inst sfp_instance/U7925 (MUX2ND0) 
	-Remove inst sfp_instance/U7924 (NR2D0) 
	-Remove inst sfp_instance/U7923 (INVD0) 
	-Remove inst sfp_instance/U7922 (XNR2D0) 
	-Remove inst sfp_instance/U7921 (NR3D0) 
	-Remove inst sfp_instance/U7920 (CKND2D0) 
	-Remove inst sfp_instance/U7919 (MAOI222D0) 
	-Remove inst sfp_instance/U7918 (AO21D0) 
	-Remove inst sfp_instance/U7917 (INVD0) 
	-Remove inst sfp_instance/U7916 (MAOI222D0) 
	-Remove inst sfp_instance/U7915 (AOI21D0) 
	-Remove inst sfp_instance/U7914 (MAOI222D0) 
	-Remove inst sfp_instance/U7913 (NR2D0) 
	-Remove inst sfp_instance/U7912 (NR3D0) 
	-Remove inst sfp_instance/U7911 (MUX2ND0) 
	-Remove inst sfp_instance/U7910 (CKND2D0) 
	-Remove inst sfp_instance/U7909 (AOI21D0) 
	-Remove inst sfp_instance/U7908 (OAI21D0) 
	-Remove inst sfp_instance/U7907 (CKND2D0) 
	-Remove inst sfp_instance/U7906 (MAOI222D0) 
	-Remove inst sfp_instance/U7905 (OAI21D0) 
	-Remove inst sfp_instance/U7904 (NR2D0) 
	-Remove inst sfp_instance/U7903 (OAI211D0) 
	-Remove inst sfp_instance/U7902 (MOAI22D0) 
	-Remove inst sfp_instance/U7901 (CKND2D0) 
	-Remove inst sfp_instance/U7900 (INVD0) 
	-Remove inst sfp_instance/U7899 (INVD0) 
	-Remove inst sfp_instance/U7898 (NR2D0) 
	-Remove inst sfp_instance/U7897 (INVD0) 
	-Remove inst sfp_instance/U7896 (AO21D0) 
	-Remove inst sfp_instance/U7895 (AOI211D0) 
	-Remove inst sfp_instance/U7894 (NR2D0) 
	-Remove inst sfp_instance/U7893 (AOI21D0) 
	-Remove inst sfp_instance/U7892 (INR2D0) 
	-Remove inst sfp_instance/U7891 (AO21D0) 
	-Remove inst sfp_instance/U7890 (AOI211D0) 
	-Remove inst sfp_instance/U7889 (NR2D0) 
	-Remove inst sfp_instance/U7888 (MUX2ND0) 
	-Remove inst sfp_instance/U7887 (IOA21D0) 
	-Remove inst sfp_instance/U7886 (MUX2ND0) 
	-Remove inst sfp_instance/U7885 (AO21D0) 
	-Remove inst sfp_instance/U7884 (AOI211D0) 
	-Remove inst sfp_instance/U7883 (NR2D0) 
	-Remove inst sfp_instance/U7882 (MUX2ND0) 
	-Remove inst sfp_instance/U7881 (IOA21D0) 
	-Remove inst sfp_instance/U7880 (OAI211D0) 
	-Remove inst sfp_instance/U7879 (CKND2D0) 
	-Remove inst sfp_instance/U7878 (MUX2ND0) 
	-Remove inst sfp_instance/U7877 (AO21D0) 
	-Remove inst sfp_instance/U7876 (AOI211D0) 
	-Remove inst sfp_instance/U7875 (NR2D0) 
	-Remove inst sfp_instance/U7874 (MUX2ND0) 
	-Remove inst sfp_instance/U7873 (IOA21D0) 
	-Remove inst sfp_instance/U7872 (OAI211D0) 
	-Remove inst sfp_instance/U7871 (CKND2D0) 
	-Remove inst sfp_instance/U7870 (MUX2ND0) 
	-Remove inst sfp_instance/U7869 (AO21D0) 
	-Remove inst sfp_instance/U7868 (AOI211D0) 
	-Remove inst sfp_instance/U7867 (NR2D0) 
	-Remove inst sfp_instance/U7866 (MUX2ND0) 
	-Remove inst sfp_instance/U7865 (IOA21D0) 
	-Remove inst sfp_instance/U7864 (OAI211D0) 
	-Remove inst sfp_instance/U7863 (CKND2D0) 
	-Remove inst sfp_instance/U7862 (MUX2ND0) 
	-Remove inst sfp_instance/U7861 (AO21D0) 
	-Remove inst sfp_instance/U7860 (AOI211D0) 
	-Remove inst sfp_instance/U7859 (NR2D0) 
	-Remove inst sfp_instance/U7858 (MUX2ND0) 
	-Remove inst sfp_instance/U7857 (IOA21D0) 
	-Remove inst sfp_instance/U7856 (OAI211D0) 
	-Remove inst sfp_instance/U7855 (MUX2ND0) 
	-Remove inst sfp_instance/U7854 (AO21D0) 
	-Remove inst sfp_instance/U7853 (AOI211D0) 
	-Remove inst sfp_instance/U7852 (NR2D0) 
	-Remove inst sfp_instance/U7851 (MUX2ND0) 
	-Remove inst sfp_instance/U402 (OAI211D0) 
	-Remove inst sfp_instance/U399 (AOI211D0) 
	-Remove inst sfp_instance/U398 (NR2D0) 
	-Remove inst sfp_instance/U379 (CKND2D0) 
	-Remove inst sfp_instance/U378 (CKND2D0) 
	-Remove inst sfp_instance/U375 (CKND2D0) 
	-Remove inst sfp_instance/U374 (NR2D0) 
	-Remove inst sfp_instance/U373 (INVD0) 
	-Remove inst sfp_instance/U355 (AOI21D0) 
	-Remove inst sfp_instance/U354 (AOI21D0) 
	-Remove inst sfp_instance/U303 (OAI21D0) 
	-Remove inst sfp_instance/U302 (CKND2D0) 
	-Remove inst sfp_instance/U301 (AOI21D0) 
	-Remove inst sfp_instance/U300 (ND3D0) 
	-Remove inst sfp_instance/U264 (CKAN2D0) 
	-Remove inst sfp_instance/U263 (INVD0) 
	-Remove inst sfp_instance/U262 (NR2D0) 
	-Remove inst sfp_instance/U250 (INVD0) 
	-Remove inst sfp_instance/U249 (CKND2D0) 
	-Remove inst sfp_instance/U236 (NR2D0) 
	-Remove inst sfp_instance/U235 (INVD0) 
	-Remove inst sfp_instance/U234 (INVD0) 
	-Remove inst sfp_instance/U220 (NR2D0) 
	-Remove inst sfp_instance/U219 (NR2D0) 
	-Remove inst sfp_instance/U218 (ND3D0) 
	-Remove inst sfp_instance/U202 (CKND2D0) 
	-Remove inst sfp_instance/U184 (NR2D0) 
	-Remove inst sfp_instance/U168 (INVD0) 
	-Remove inst sfp_instance/U157 (ND3D0) 
	-Remove inst sfp_instance/U144 (ND3D0) 
	-Remove inst sfp_instance/U143 (CKND2D0) 
	-Remove inst sfp_instance/U129 (ND3D0) 
	-Remove inst sfp_instance/U128 (CKND2D0) 
	-Remove inst sfp_instance/U127 (ND3D0) 
	-Remove inst sfp_instance/U111 (NR2D0) 
	-Remove inst sfp_instance/U110 (CKND2D0) 
	-Remove inst sfp_instance/U93 (ND3D0) 
	-Remove inst sfp_instance/U92 (ND3D0) 
	-Remove inst sfp_instance/U91 (ND3D0) 
	-Remove inst sfp_instance/U81 (AOI211D0) 
	-Remove inst sfp_instance/U80 (NR2D0) 
	-Remove inst sfp_instance/U79 (NR2D0) 
	-Remove inst sfp_instance/U62 (CKND2D0) 
	-Remove inst sfp_instance/U61 (OA31D0) 
	-Remove inst sfp_instance/U60 (OAI31D0) 
	-Remove inst sfp_instance/U45 (CKND2D0) 
	-Remove inst sfp_instance/U44 (CKND2D0) 
	-Remove inst sfp_instance/U43 (OAI21D0) 
	-Remove inst sfp_instance/U33 (NR2D0) 
	-Remove inst sfp_instance/U32 (CKND2D0) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_0_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_1_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_2_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_3_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_4_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_5_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_6_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_7_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_8_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_9_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_10_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_11_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_12_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_13_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_14_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_15_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_16_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_17_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_18_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_19_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_8_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_9_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_10_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_11_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_12_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_13_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_14_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_15_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_16_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_17_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_18_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_19_ (DFQD1) 

Replaced instances... 

Removed 1098 instances
	CPU for removing db instances : 0:00:00.1 (mem :1374.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1374.1M)
CPU of: netlist preparation :0:00:00.3 (mem :1374.1M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: out[159] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[158] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[157] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[156] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[155] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[154] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[153] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[152] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[151] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[150] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[149] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[148] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[147] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[146] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[145] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[144] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[143] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[142] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[141] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[140] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1374.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 19 out of 36328 instances
     #inst not ok to resize: 99
     #inst with no smaller cells: 36118
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Info: 99 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -72.564  TNS Slack -24547.132 Density 11.99
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    11.99%|        -| -72.564|-24547.132|   0:00:00.0| 1457.9M|
|    11.99%|        0| -72.564|-24547.133|   0:00:02.0| 1457.9M|
|    11.99%|        0| -72.564|-24547.133|   0:00:02.0| 1457.9M|
|    11.99%|        0| -72.564|-24547.133|   0:00:00.0| 1458.0M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -72.564  TNS Slack -24547.132 Density 11.99
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1301.97M, totSessionCpu=0:09:05).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt high fanout net optimization
Info: 99 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    11.99%|        -| -72.564|-24547.132|   0:00:00.0| 1435.5M|
|    11.99%|        -| -72.564|-24547.132|   0:00:00.0| 1435.5M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1435.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 99 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2147   | 23220   |  2048   |   2048  |     0   |     0   |     0   |     0   | -72.56 |          0|          0|          0|  11.99  |            |           |
|    61   |   973   |    33   |     33  |     0   |     0   |     0   |     0   | -50.95 |        635|          0|       1904|  12.16  |   0:00:26.0|    1480.8M|
|     2   |     4   |     1   |      1  |     0   |     0   |     0   |     0   | -50.93 |         17|          0|         49|  12.16  |   0:00:02.0|    1480.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:28.2 real=0:00:29.0 mem=1480.8M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1329.9M, totSessionCpu=0:09:44 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -50.929  TNS Slack -14265.530 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -50.929|-14265.530|    12.16%|   0:00:00.0| 1467.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -50.281|-13145.625|    12.33%|   0:00:43.0| 1583.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -46.161|-12197.606|    12.41%|   0:00:23.0| 1621.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -46.161|-12197.606|    12.41%|   0:00:05.0| 1621.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -37.095| -9910.089|    12.81%|   0:01:46.0| 1621.5M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_16_/D               |
| -37.737| -9896.502|    12.92%|   0:00:37.0| 1603.0M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_16_/D               |
| -36.035| -9706.595|    12.96%|   0:00:15.0| 1622.1M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -36.035| -9706.595|    12.96%|   0:00:04.0| 1622.1M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -35.754| -9200.535|    13.15%|   0:00:46.0| 1622.1M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -35.817| -9242.972|    13.19%|   0:00:31.0| 1660.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -35.352| -9109.869|    13.22%|   0:00:14.0| 1660.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -35.352| -9109.869|    13.22%|   0:00:04.0| 1660.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -33.153| -8843.652|    13.34%|   0:00:25.0| 1660.2M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -33.260| -8844.019|    13.35%|   0:00:22.0| 1638.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.923| -8756.266|    13.37%|   0:00:10.0| 1638.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.923| -8756.266|    13.37%|   0:00:04.0| 1638.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -33.414| -8746.510|    13.41%|   0:00:16.0| 1638.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -33.414| -8657.393|    13.41%|   0:00:13.0| 1638.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:58 real=0:06:58 mem=1638.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:58 real=0:06:58 mem=1638.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -33.414  TNS Slack -8657.393 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -33.414
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Info: 99 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -33.414  TNS Slack -8657.393 Density 13.41
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    13.41%|        -| -33.414|-8657.393|   0:00:00.0| 1548.2M|
|    13.41%|       33| -33.374|-8656.597|   0:00:06.0| 1549.9M|
|    13.41%|        3| -33.374|-8656.597|   0:00:00.0| 1549.9M|
|    13.41%|        2| -33.374|-8656.597|   0:00:01.0| 1549.9M|
|    13.39%|      127| -33.372|-8655.992|   0:00:03.0| 1549.9M|
|    13.19%|     3325| -33.252|-8667.438|   0:00:21.0| 1549.9M|
|    13.18%|      105| -33.252|-8667.134|   0:00:01.0| 1549.9M|
|    13.18%|       17| -33.252|-8667.141|   0:00:01.0| 1549.9M|
|    13.18%|        6| -33.252|-8667.140|   0:00:00.0| 1549.9M|
|    13.18%|        3| -33.252|-8667.140|   0:00:00.0| 1549.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -33.252  TNS Slack -8667.140 Density 13.18
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:35.8) (real = 0:00:35.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:36, real=0:00:35, mem=1401.14M, totSessionCpu=0:17:29).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1401.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44837  numIgnoredNets=5
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44831 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44831 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.00% V. EstWL: 1.336021e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1482.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.75 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 0.87 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (470.80 1046.80 586.00 1133.20)
HotSpot [2] box (298.00 1046.80 384.40 1133.20)
*** Starting refinePlace (0:17:32 mem=1482.9M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 38926 insts, mean move: 6.62 um, max move: 154.80 um
	Max move on inst (sfp_instance/U362): (680.80, 485.20) --> (592.60, 418.60)
	Runtime: CPU: 0:02:14 REAL: 0:02:14 MEM: 1770.9MB
Move report: Detail placement moves 10035 insts, mean move: 1.52 um, max move: 39.20 um
	Max move on inst (mac_array_instance/FE_OFC5307_q_temp_1014_): (557.80, 485.20) --> (518.60, 485.20)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:05.0 MEM: 1770.9MB
Summary Report:
Instances move: 38940 (out of 39120 movable)
Mean displacement: 6.69 um
Max displacement: 154.80 um (Instance: sfp_instance/U362) (680.8, 485.2) -> (592.6, 418.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: NR2XD2
Runtime: CPU: 0:02:20 REAL: 0:02:19 MEM: 1770.9MB
*** Finished refinePlace (0:19:52 mem=1770.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44837  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44837 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44837 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 1.352642e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 157389
[NR-eagl] Layer2(M2)(V) length: 3.608954e+05um, number of vias: 222740
[NR-eagl] Layer3(M3)(H) length: 4.661069e+05um, number of vias: 16141
[NR-eagl] Layer4(M4)(V) length: 2.034828e+05um, number of vias: 6394
[NR-eagl] Layer5(M5)(H) length: 2.393065e+05um, number of vias: 1821
[NR-eagl] Layer6(M6)(V) length: 7.754611e+04um, number of vias: 317
[NR-eagl] Layer7(M7)(H) length: 2.469204e+04um, number of vias: 340
[NR-eagl] Layer8(M8)(V) length: 5.297480e+03um, number of vias: 0
[NR-eagl] Total length: 1.377327e+06um, number of vias: 405142
End of congRepair (cpu=0:00:03.0, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1387.6M)
Extraction called for design 'core' of instances=39123 and nets=46304 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1387.574M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:11:31, real = 0:11:30, mem = 1387.6M, totSessionCpu=0:19:58 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1483.66 CPU=0:00:07.7 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1483.7M) ***
*** Timing NOT met, worst failing slack is -33.237
*** Check timing (0:00:10.7)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -33.237 TNS Slack -8767.455 Density 13.18
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -33.237|  -33.237|-8765.979|-8767.455|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -33.090|  -33.090|-8763.048|-8764.524|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -33.017|  -33.017|-8758.400|-8759.877|    13.18%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.934|  -32.934|-8756.734|-8758.211|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.880|  -32.880|-8751.937|-8753.413|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.845|  -32.845|-8750.080|-8751.557|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.786|  -32.786|-8748.114|-8749.591|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.762|  -32.762|-8745.325|-8746.802|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -32.722|  -32.722|-8741.791|-8743.268|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.692|  -32.692|-8739.928|-8741.403|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.653|  -32.653|-8738.209|-8739.686|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.629|  -32.629|-8736.593|-8738.069|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.605|  -32.605|-8734.168|-8735.645|    13.18%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -32.574|  -32.574|-8732.175|-8733.651|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.547|  -32.547|-8728.711|-8730.188|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.506|  -32.506|-8727.247|-8728.724|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -32.474|  -32.474|-8723.421|-8724.897|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.434|  -32.434|-8721.321|-8722.797|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -32.390|  -32.390|-8716.309|-8717.785|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.343|  -32.343|-8714.645|-8716.121|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.307|  -32.307|-8709.885|-8711.361|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.262|  -32.262|-8708.438|-8709.915|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -32.234|  -32.234|-8704.268|-8705.744|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.197|  -32.197|-8702.962|-8704.438|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -32.169|  -32.169|-8698.326|-8699.803|    13.18%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.119|  -32.119|-8696.724|-8698.200|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -32.097|  -32.097|-8693.650|-8695.126|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.048|  -32.048|-8690.678|-8692.154|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -32.007|  -32.007|-8685.931|-8687.407|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -31.981|  -31.981|-8682.905|-8684.382|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.950|  -31.950|-8679.967|-8681.443|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.926|  -31.926|-8677.067|-8678.543|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -31.903|  -31.903|-8674.917|-8676.394|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.875|  -31.875|-8673.461|-8674.938|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.830|  -31.830|-8667.562|-8669.039|    13.18%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.803|  -31.803|-8666.073|-8667.549|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.780|  -31.780|-8662.011|-8663.487|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -31.756|  -31.756|-8660.583|-8662.060|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.726|  -31.726|-8657.795|-8659.271|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.688|  -31.688|-8650.955|-8652.431|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.657|  -31.657|-8647.073|-8648.549|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -31.633|  -31.633|-8642.825|-8644.302|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.600|  -31.600|-8641.126|-8642.602|    13.18%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.578|  -31.578|-8637.570|-8639.047|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.552|  -31.552|-8634.937|-8636.412|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -31.521|  -31.521|-8629.995|-8631.471|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.471|  -31.471|-8623.833|-8625.310|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.449|  -31.449|-8621.993|-8623.469|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.420|  -31.420|-8617.628|-8619.104|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -31.380|  -31.380|-8613.956|-8615.433|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -31.341|  -31.341|-8608.407|-8609.884|    13.18%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.310|  -31.310|-8603.355|-8604.831|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.286|  -31.286|-8599.976|-8601.452|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.263|  -31.263|-8598.250|-8599.726|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -31.237|  -31.237|-8595.362|-8596.839|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.200|  -31.200|-8590.341|-8591.817|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -31.175|  -31.175|-8587.720|-8589.196|    13.18%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.153|  -31.153|-8583.844|-8585.319|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.115|  -31.115|-8579.590|-8581.065|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.086|  -31.086|-8576.194|-8577.670|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -31.062|  -31.062|-8572.603|-8574.078|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -31.040|  -31.040|-8569.787|-8571.264|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.014|  -31.014|-8566.763|-8568.239|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.992|  -30.992|-8563.200|-8564.677|    13.18%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.962|  -30.962|-8560.802|-8562.277|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.933|  -30.933|-8556.253|-8557.729|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.907|  -30.907|-8554.002|-8555.478|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.891|  -30.891|-8550.391|-8551.866|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -30.860|  -30.860|-8547.104|-8548.580|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.837|  -30.837|-8544.601|-8546.077|    13.18%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -30.804|  -30.804|-8540.112|-8541.588|    13.19%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.770|  -30.770|-8536.109|-8537.586|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.748|  -30.748|-8533.004|-8534.480|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.714|  -30.714|-8529.063|-8530.540|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.702|  -30.702|-8526.367|-8527.844|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.680|  -30.680|-8525.184|-8526.660|    13.19%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -30.648|  -30.648|-8520.430|-8521.906|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.626|  -30.626|-8517.335|-8518.812|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.604|  -30.604|-8513.349|-8514.825|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.583|  -30.583|-8511.898|-8513.374|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.554|  -30.554|-8508.765|-8510.241|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -30.537|  -30.537|-8505.242|-8506.719|    13.19%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -30.513|  -30.513|-8504.011|-8505.487|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -30.477|  -30.477|-8498.330|-8499.807|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.453|  -30.453|-8496.503|-8497.979|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.430|  -30.430|-8492.410|-8493.887|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.423|  -30.423|-8491.036|-8492.513|    13.19%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.403|  -30.403|-8489.767|-8491.243|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.380|  -30.380|-8486.676|-8488.152|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.351|  -30.351|-8483.186|-8484.662|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.325|  -30.325|-8479.974|-8481.450|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -30.311|  -30.311|-8477.686|-8479.161|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.293|  -30.293|-8476.258|-8477.734|    13.19%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.279|  -30.279|-8473.256|-8474.732|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.268|  -30.268|-8469.936|-8471.412|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.253|  -30.253|-8469.449|-8470.926|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.234|  -30.234|-8468.351|-8469.827|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.215|  -30.215|-8465.402|-8466.879|    13.19%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.192|  -30.192|-8463.277|-8464.754|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.190|  -30.190|-8461.408|-8462.885|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.168|  -30.168|-8459.883|-8461.359|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.150|  -30.150|-8457.726|-8459.201|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.145|  -30.145|-8455.611|-8457.088|    13.19%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.130|  -30.130|-8454.697|-8456.174|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.120|  -30.120|-8452.897|-8454.374|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.108|  -30.108|-8452.511|-8453.986|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.095|  -30.095|-8451.879|-8453.355|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.081|  -30.081|-8450.132|-8451.608|    13.19%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.066|  -30.066|-8448.334|-8449.811|    13.19%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.055|  -30.055|-8447.339|-8448.815|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.043|  -30.043|-8448.059|-8449.535|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.032|  -30.032|-8447.522|-8448.999|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.014|  -30.014|-8445.789|-8447.266|    13.20%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.998|  -29.998|-8444.848|-8446.323|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -29.979|  -29.979|-8443.389|-8444.865|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.965|  -29.965|-8441.293|-8442.770|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.951|  -29.951|-8439.222|-8440.698|    13.20%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.939|  -29.939|-8438.567|-8440.044|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.926|  -29.926|-8437.371|-8438.848|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.907|  -29.907|-8435.003|-8436.479|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.901|  -29.901|-8432.993|-8434.469|    13.20%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.893|  -29.893|-8432.108|-8433.585|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.879|  -29.879|-8431.077|-8432.554|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.852|  -29.852|-8429.564|-8431.040|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.840|  -29.840|-8429.849|-8431.325|    13.20%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.815|  -29.815|-8427.326|-8428.803|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.792|  -29.792|-8425.710|-8427.186|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -29.777|  -29.777|-8423.093|-8424.569|    13.20%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.756|  -29.756|-8421.375|-8422.852|    13.20%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.744|  -29.744|-8419.116|-8420.593|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.737|  -29.737|-8418.378|-8419.854|    13.21%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.729|  -29.729|-8416.964|-8418.440|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.722|  -29.722|-8416.550|-8418.026|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.709|  -29.709|-8414.602|-8416.078|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.701|  -29.701|-8412.837|-8414.313|    13.21%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.690|  -29.690|-8411.854|-8413.330|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.680|  -29.680|-8410.934|-8412.410|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.670|  -29.670|-8409.431|-8410.907|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.657|  -29.657|-8409.083|-8410.560|    13.21%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.652|  -29.652|-8408.534|-8410.010|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -29.638|  -29.638|-8407.771|-8409.248|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -29.620|  -29.620|-8407.185|-8408.661|    13.21%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.612|  -29.612|-8405.199|-8406.676|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.594|  -29.594|-8403.433|-8404.909|    13.21%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.580|  -29.580|-8401.446|-8402.923|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -29.580|  -29.580|-8400.485|-8401.961|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.573|  -29.573|-8400.425|-8401.901|    13.21%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -29.558|  -29.558|-8399.307|-8400.783|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.543|  -29.543|-8398.432|-8399.908|    13.21%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.532|  -29.532|-8398.634|-8400.110|    13.21%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.522|  -29.522|-8397.739|-8399.216|    13.22%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.522|  -29.522|-8396.119|-8397.596|    13.22%|   0:00:01.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.514|  -29.514|-8395.516|-8396.992|    13.22%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.514|  -29.514|-8394.808|-8396.284|    13.22%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.496|  -29.496|-8393.604|-8395.080|    13.22%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.496|  -29.496|-8393.114|-8394.591|    13.22%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.496|  -29.496|-8393.068|-8394.545|    13.22%|   0:00:00.0| 1560.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.475|  -29.475|-8392.249|-8393.726|    13.22%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -29.473|  -29.473|-8391.106|-8392.583|    13.22%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.452|  -29.452|-8390.301|-8391.777|    13.22%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.447|  -29.447|-8388.999|-8390.475|    13.22%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.447|  -29.447|-8388.295|-8389.771|    13.22%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.437|  -29.437|-8387.802|-8389.278|    13.22%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.434|  -29.434|-8386.902|-8388.379|    13.22%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.434|  -29.434|-8386.820|-8388.297|    13.22%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.417|  -29.417|-8386.316|-8387.792|    13.22%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.417|  -29.417|-8385.306|-8386.781|    13.22%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.414|  -29.414|-8385.604|-8387.080|    13.23%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.409|  -29.409|-8385.521|-8386.996|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.402|  -29.402|-8385.284|-8386.761|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.402|  -29.402|-8382.566|-8384.043|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.395|  -29.395|-8382.293|-8383.769|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.395|  -29.395|-8382.150|-8383.627|    13.23%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.389|  -29.389|-8381.780|-8383.257|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.389|  -29.389|-8381.201|-8382.678|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.376|  -29.376|-8380.951|-8382.428|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.376|  -29.376|-8380.154|-8381.631|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.365|  -29.365|-8379.942|-8381.419|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.360|  -29.360|-8380.343|-8381.819|    13.23%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.344|  -29.344|-8379.219|-8380.695|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.337|  -29.337|-8378.679|-8380.155|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -29.327|  -29.327|-8378.302|-8379.778|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -29.317|  -29.317|-8376.977|-8378.452|    13.23%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -29.304|  -29.304|-8375.896|-8377.372|    13.23%|   0:00:00.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.297|  -29.297|-8371.826|-8373.303|    13.23%|   0:00:01.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.286|  -29.286|-8371.481|-8372.957|    13.23%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.278|  -29.278|-8370.313|-8371.789|    13.24%|   0:00:01.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.270|  -29.270|-8368.729|-8370.204|    13.24%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.268|  -29.268|-8368.182|-8369.658|    13.24%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.257|  -29.257|-8367.966|-8369.442|    13.24%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.247|  -29.247|-8367.207|-8368.684|    13.24%|   0:00:01.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.238|  -29.238|-8366.127|-8367.604|    13.24%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.230|  -29.230|-8365.408|-8366.885|    13.24%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.223|  -29.223|-8364.425|-8365.901|    13.24%|   0:00:01.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.215|  -29.215|-8363.336|-8364.812|    13.24%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.207|  -29.207|-8362.685|-8364.160|    13.24%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.205|  -29.205|-8362.109|-8363.586|    13.24%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.201|  -29.201|-8360.875|-8362.352|    13.24%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.194|  -29.194|-8360.557|-8362.033|    13.24%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.191|  -29.191|-8360.449|-8361.925|    13.24%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.191|  -29.191|-8359.221|-8360.697|    13.24%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.181|  -29.181|-8358.823|-8360.300|    13.25%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.176|  -29.176|-8356.502|-8357.979|    13.25%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.162|  -29.162|-8356.238|-8357.715|    13.25%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.162|  -29.162|-8355.124|-8356.601|    13.25%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.154|  -29.154|-8354.957|-8356.433|    13.25%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.141|  -29.141|-8353.893|-8355.369|    13.25%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.131|  -29.131|-8351.602|-8353.078|    13.25%|   0:00:00.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.124|  -29.124|-8350.647|-8352.124|    13.25%|   0:00:01.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.107|  -29.107|-8350.021|-8351.497|    13.25%|   0:00:00.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.096|  -29.096|-8349.063|-8350.540|    13.25%|   0:00:01.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.085|  -29.085|-8347.812|-8349.289|    13.25%|   0:00:01.0| 1561.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.071|  -29.071|-8345.903|-8347.380|    13.25%|   0:00:02.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.068|  -29.068|-8344.517|-8345.993|    13.25%|   0:00:01.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.068|  -29.068|-8343.931|-8345.407|    13.25%|   0:00:00.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.066|  -29.066|-8344.056|-8345.532|    13.25%|   0:00:00.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.065|  -29.065|-8344.018|-8345.494|    13.25%|   0:00:01.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.065|  -29.065|-8343.938|-8345.414|    13.25%|   0:00:00.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.061|  -29.061|-8343.865|-8345.342|    13.25%|   0:00:00.0| 1580.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.061|  -29.061|-8340.475|-8341.950|    13.26%|   0:00:02.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -29.061|  -29.061|-8340.030|-8341.506|    13.26%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -29.061|  -29.061|-8338.576|-8340.052|    13.26%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.061|  -29.061|-8337.318|-8338.795|    13.26%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
| -29.061|  -29.061|-8335.524|-8337.001|    13.26%|   0:00:02.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
| -29.061|  -29.061|-8335.110|-8336.587|    13.26%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
| -29.061|  -29.061|-8334.215|-8335.690|    13.26%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -29.060|  -29.060|-8332.617|-8334.093|    13.26%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.060|  -29.060|-8332.031|-8333.508|    13.26%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.060|  -29.060|-8331.938|-8333.413|    13.26%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.060|  -29.060|-8331.755|-8333.231|    13.26%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.060|  -29.060|-8330.807|-8332.283|    13.26%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -29.060|  -29.060|-8330.210|-8331.687|    13.26%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -29.060|  -29.060|-8330.206|-8331.682|    13.26%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -29.060|  -29.060|-8328.896|-8330.372|    13.26%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -29.060|  -29.060|-8327.514|-8328.990|    13.27%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -29.060|  -29.060|-8327.499|-8328.976|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -29.060|  -29.060|-8327.491|-8328.967|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -29.060|  -29.060|-8327.094|-8328.570|    13.27%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -29.060|  -29.060|-8326.804|-8328.280|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -29.060|  -29.060|-8325.628|-8327.104|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -29.060|  -29.060|-8324.354|-8325.829|    13.27%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -29.060|  -29.060|-8324.119|-8325.596|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -29.060|  -29.060|-8324.116|-8325.593|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -29.060|  -29.060|-8324.113|-8325.590|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -29.060|  -29.060|-8322.257|-8323.732|    13.27%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -29.060|  -29.060|-8322.202|-8323.679|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -29.060|  -29.060|-8322.063|-8323.540|    13.27%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -29.060|  -29.060|-8320.964|-8322.440|    13.27%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
| -29.060|  -29.060|-8320.759|-8322.235|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
| -29.060|  -29.060|-8320.165|-8321.642|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
| -29.060|  -29.060|-8318.124|-8319.601|    13.27%|   0:00:02.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -29.060|  -29.060|-8318.105|-8319.582|    13.27%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -29.060|  -29.060|-8317.775|-8319.252|    13.28%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -29.060|  -29.060|-8317.632|-8319.108|    13.28%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -29.060|  -29.060|-8316.559|-8318.034|    13.28%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.060|  -29.060|-8315.566|-8317.043|    13.28%|   0:00:02.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -29.060|  -29.060|-8314.522|-8315.998|    13.28%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -29.060|  -29.060|-8314.507|-8315.983|    13.28%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -29.060|  -29.060|-8314.319|-8315.795|    13.28%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -29.060|  -29.060|-8314.227|-8315.703|    13.28%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -29.060|  -29.060|-8314.183|-8315.659|    13.28%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -29.060|  -29.060|-8312.282|-8313.758|    13.29%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -29.060|  -29.060|-8312.276|-8313.753|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -29.060|  -29.060|-8310.950|-8312.426|    13.29%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -29.060|  -29.060|-8310.926|-8312.402|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -29.060|  -29.060|-8310.863|-8312.340|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -29.060|  -29.060|-8310.852|-8312.328|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -29.060|  -29.060|-8310.354|-8311.830|    13.29%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -29.060|  -29.060|-8310.349|-8311.824|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -29.060|  -29.060|-8310.348|-8311.824|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -29.060|  -29.060|-8310.343|-8311.818|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -29.060|  -29.060|-8309.381|-8310.856|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -29.060|  -29.060|-8308.554|-8310.030|    13.29%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -29.060|  -29.060|-8306.771|-8308.246|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
| -29.060|  -29.060|-8306.765|-8308.241|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
| -29.060|  -29.060|-8306.760|-8308.236|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
| -29.060|  -29.060|-8305.397|-8306.873|    13.29%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -29.060|  -29.060|-8305.391|-8306.867|    13.29%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -29.060|  -29.060|-8304.892|-8306.367|    13.29%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -29.060|  -29.060|-8303.354|-8304.830|    13.29%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
| -29.060|  -29.060|-8303.339|-8304.815|    13.29%|   0:00:01.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
| -29.060|  -29.060|-8303.027|-8304.504|    13.29%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -29.060|  -29.060|-8303.023|-8304.499|    13.29%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -29.060|  -29.060|-8301.753|-8303.229|    13.29%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -29.060|  -29.060|-8300.895|-8302.371|    13.29%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -29.060|  -29.060|-8300.355|-8301.831|    13.29%|   0:00:01.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -29.060|  -29.060|-8300.126|-8301.603|    13.29%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -29.060|  -29.060|-8299.343|-8300.818|    13.29%|   0:00:00.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -29.060|  -29.060|-8298.790|-8300.266|    13.29%|   0:00:01.0| 1563.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
| -29.060|  -29.060|-8298.439|-8299.916|    13.29%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
| -29.060|  -29.060|-8297.759|-8299.235|    13.29%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -29.060|  -29.060|-8297.204|-8298.681|    13.29%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
| -29.060|  -29.060|-8297.195|-8298.672|    13.29%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
| -29.060|  -29.060|-8296.633|-8298.109|    13.29%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -29.060|  -29.060|-8296.132|-8297.608|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -29.060|  -29.060|-8295.795|-8297.271|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -29.060|  -29.060|-8295.416|-8296.893|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -29.060|  -29.060|-8294.807|-8296.283|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -29.060|  -29.060|-8294.157|-8295.633|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -29.060|  -29.060|-8294.151|-8295.628|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -29.060|  -29.060|-8294.146|-8295.623|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -29.060|  -29.060|-8293.890|-8295.366|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -29.060|  -29.060|-8293.516|-8294.991|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -29.060|  -29.060|-8293.310|-8294.786|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
| -29.060|  -29.060|-8292.623|-8294.100|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
| -29.060|  -29.060|-8292.166|-8293.643|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
| -29.060|  -29.060|-8292.127|-8293.604|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
| -29.060|  -29.060|-8292.056|-8293.532|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
| -29.060|  -29.060|-8292.019|-8293.495|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
| -29.060|  -29.060|-8291.957|-8293.433|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
| -29.060|  -29.060|-8291.885|-8293.360|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_17_/D               |
| -29.060|  -29.060|-8291.874|-8293.351|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -29.060|  -29.060|-8291.748|-8293.225|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -29.060|  -29.060|-8291.480|-8292.956|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -29.060|  -29.060|-8291.320|-8292.796|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -29.060|  -29.060|-8291.179|-8292.655|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -29.060|  -29.060|-8291.174|-8292.649|    13.30%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -29.060|  -29.060|-8290.791|-8292.268|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -29.060|  -29.060|-8290.786|-8292.263|    13.30%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -29.060|  -29.060|-8290.677|-8292.153|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -29.060|  -29.060|-8290.490|-8291.967|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
| -29.060|  -29.060|-8290.263|-8291.739|    13.31%|   0:00:02.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
| -29.060|  -29.060|-8290.214|-8291.689|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
| -29.060|  -29.060|-8290.132|-8291.608|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
| -29.060|  -29.060|-8290.110|-8291.587|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
| -29.060|  -29.060|-8290.048|-8291.524|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -29.060|  -29.060|-8290.038|-8291.515|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -29.060|  -29.060|-8290.027|-8291.504|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -29.060|  -29.060|-8290.020|-8291.496|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
| -29.060|  -29.060|-8289.995|-8291.471|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
| -29.060|  -29.060|-8289.959|-8291.435|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
| -29.060|  -29.060|-8289.943|-8291.420|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -29.060|  -29.060|-8289.934|-8291.409|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -29.060|  -29.060|-8289.845|-8291.320|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -29.060|  -29.060|-8289.834|-8291.311|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -29.060|  -29.060|-8289.829|-8291.306|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -29.060|  -29.060|-8289.792|-8291.268|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -29.060|  -29.060|-8289.788|-8291.265|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -29.060|  -29.060|-8289.730|-8291.206|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -29.060|  -29.060|-8289.719|-8291.195|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -29.060|  -29.060|-8289.713|-8291.189|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -29.060|  -29.060|-8289.693|-8291.170|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
| -29.060|  -29.060|-8289.683|-8291.158|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
| -29.060|  -29.060|-8289.667|-8291.144|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
| -29.060|  -29.060|-8289.659|-8291.135|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
| -29.060|  -29.060|-8289.653|-8291.130|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
| -29.060|  -29.060|-8289.616|-8291.092|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -29.060|  -29.060|-8289.610|-8291.087|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -29.060|  -29.060|-8289.599|-8291.075|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
| -29.060|  -29.060|-8289.561|-8291.037|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
| -29.060|  -29.060|-8289.550|-8291.026|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
| -29.060|  -29.060|-8289.546|-8291.021|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
| -29.060|  -29.060|-8289.517|-8290.992|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
| -29.060|  -29.060|-8289.483|-8290.959|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
| -29.060|  -29.060|-8289.478|-8290.953|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
| -29.060|  -29.060|-8289.449|-8290.926|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
| -29.060|  -29.060|-8289.444|-8290.921|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
| -29.060|  -29.060|-8289.440|-8290.917|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
| -29.060|  -29.060|-8289.436|-8290.912|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -29.060|  -29.060|-8289.431|-8290.907|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -29.060|  -29.060|-8289.426|-8290.901|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -29.060|  -29.060|-8289.396|-8290.872|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
| -29.060|  -29.060|-8289.391|-8290.867|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
| -29.060|  -29.060|-8289.378|-8290.854|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
| -29.060|  -29.060|-8289.345|-8290.821|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -29.060|  -29.060|-8289.318|-8290.795|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -29.060|  -29.060|-8265.553|-8267.029|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-8248.127|-8249.603|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_18_/D   |
| -29.060|  -29.060|-8241.436|-8242.912|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_18_/D   |
| -29.060|  -29.060|-8219.304|-8220.780|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_18_/D   |
| -29.060|  -29.060|-8201.278|-8202.755|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_18_/D  |
| -29.060|  -29.060|-8176.120|-8177.596|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_19_/D   |
| -29.060|  -29.060|-8146.869|-8148.345|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_19_/D   |
| -29.060|  -29.060|-8124.667|-8126.143|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
| -29.060|  -29.060|-8109.416|-8110.892|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-8087.644|-8089.120|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
| -29.060|  -29.060|-8078.669|-8080.146|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_18_/D   |
| -29.060|  -29.060|-8067.328|-8068.805|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
| -29.060|  -29.060|-8047.884|-8049.360|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
| -29.060|  -29.060|-8042.705|-8044.181|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_18_/D   |
| -29.060|  -29.060|-8035.762|-8037.239|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_18_/D   |
| -29.060|  -29.060|-8023.077|-8024.554|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-8015.195|-8016.671|    13.31%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -29.060|  -29.060|-8002.361|-8003.838|    13.31%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -29.060|  -29.060|-7991.934|-7993.410|    13.32%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_19_/D  |
| -29.060|  -29.060|-7978.021|-7979.497|    13.32%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -29.060|  -29.060|-7966.190|-7967.667|    13.32%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -29.060|  -29.060|-7957.818|-7959.294|    13.32%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -29.060|  -29.060|-7949.750|-7951.226|    13.32%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -29.060|  -29.060|-7942.843|-7944.320|    13.32%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -29.060|  -29.060|-7937.799|-7939.276|    13.32%|   0:00:02.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -29.060|  -29.060|-7934.104|-7935.582|    13.32%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -29.060|  -29.060|-7930.827|-7932.303|    13.32%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -29.060|  -29.060|-7929.447|-7930.923|    13.32%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -29.060|  -29.060|-7921.315|-7922.792|    13.32%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -29.060|  -29.060|-7920.825|-7922.302|    13.32%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -29.060|  -29.060|-7912.173|-7913.650|    13.32%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -29.060|  -29.060|-7909.441|-7910.918|    13.32%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -29.060|  -29.060|-7900.295|-7901.772|    13.32%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7892.574|-7894.051|    13.32%|   0:00:02.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -29.060|  -29.060|-7888.421|-7889.897|    13.32%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
| -29.060|  -29.060|-7884.017|-7885.493|    13.33%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -29.060|  -29.060|-7877.887|-7879.363|    13.33%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -29.060|  -29.060|-7871.354|-7872.831|    13.33%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -29.060|  -29.060|-7865.417|-7866.894|    13.33%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7863.628|-7865.104|    13.33%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D   |
| -29.060|  -29.060|-7859.697|-7861.173|    13.33%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -29.060|  -29.060|-7854.223|-7855.700|    13.33%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7848.466|-7849.943|    13.33%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7843.503|-7844.980|    13.33%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -29.060|  -29.060|-7843.016|-7844.492|    13.33%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -29.060|  -29.060|-7837.952|-7839.429|    13.33%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -29.060|  -29.060|-7837.096|-7838.573|    13.33%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -29.060|  -29.060|-7834.997|-7836.474|    13.33%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -29.060|  -29.060|-7833.323|-7834.800|    13.33%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -29.060|  -29.060|-7824.752|-7826.229|    13.34%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7817.461|-7818.938|    13.34%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D  |
| -29.060|  -29.060|-7809.054|-7810.531|    13.34%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7803.108|-7804.585|    13.34%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7797.821|-7799.298|    13.34%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D  |
| -29.060|  -29.060|-7793.904|-7795.381|    13.34%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7789.408|-7790.885|    13.34%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7782.235|-7783.712|    13.34%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
| -29.060|  -29.060|-7778.104|-7779.581|    13.34%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7773.002|-7774.479|    13.35%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7770.750|-7772.227|    13.35%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7767.382|-7768.859|    13.35%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
| -29.060|  -29.060|-7762.856|-7764.333|    13.35%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
| -29.060|  -29.060|-7760.642|-7762.119|    13.35%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D  |
| -29.060|  -29.060|-7754.294|-7755.771|    13.35%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7747.172|-7748.649|    13.35%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7740.271|-7741.749|    13.36%|   0:00:02.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7737.946|-7739.423|    13.36%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D  |
| -29.060|  -29.060|-7733.501|-7734.979|    13.36%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7729.961|-7731.438|    13.36%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_19_/D  |
| -29.060|  -29.060|-7729.696|-7731.173|    13.36%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7728.590|-7730.067|    13.36%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
| -29.060|  -29.060|-7727.897|-7729.374|    13.36%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
| -29.060|  -29.060|-7727.411|-7728.888|    13.36%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
| -29.060|  -29.060|-7725.061|-7726.537|    13.36%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7720.441|-7721.918|    13.36%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -29.060|  -29.060|-7718.204|-7719.681|    13.37%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -29.060|  -29.060|-7717.335|-7718.812|    13.37%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -29.060|  -29.060|-7713.878|-7715.355|    13.37%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -29.060|  -29.060|-7712.227|-7713.703|    13.37%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -29.060|  -29.060|-7709.061|-7710.538|    13.37%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -29.060|  -29.060|-7706.279|-7707.756|    13.37%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -29.060|  -29.060|-7706.143|-7707.620|    13.37%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -29.060|  -29.060|-7702.334|-7703.812|    13.38%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7700.082|-7701.559|    13.38%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7697.717|-7699.194|    13.38%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
| -29.060|  -29.060|-7693.847|-7695.324|    13.38%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7687.784|-7689.261|    13.38%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7684.844|-7686.321|    13.38%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7682.315|-7683.792|    13.38%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7678.161|-7679.637|    13.39%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/D   |
| -29.060|  -29.060|-7676.269|-7677.746|    13.39%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7674.752|-7676.229|    13.39%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7671.765|-7673.242|    13.39%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7671.164|-7672.641|    13.39%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7670.716|-7672.192|    13.39%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7669.003|-7670.479|    13.39%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7667.550|-7669.027|    13.39%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7664.273|-7665.750|    13.39%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7662.588|-7664.065|    13.40%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7656.686|-7658.163|    13.40%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7652.570|-7654.046|    13.40%|   0:00:02.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7652.306|-7653.783|    13.40%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7646.726|-7648.202|    13.40%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7640.404|-7641.881|    13.41%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7635.430|-7636.906|    13.41%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
| -29.060|  -29.060|-7631.739|-7633.216|    13.41%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7628.634|-7630.111|    13.41%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7625.677|-7627.154|    13.41%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7622.698|-7624.175|    13.41%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7621.199|-7622.676|    13.41%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -29.060|  -29.060|-7618.459|-7619.936|    13.42%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7617.189|-7618.667|    13.42%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7614.999|-7616.476|    13.42%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7614.140|-7615.617|    13.42%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7613.736|-7615.213|    13.42%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7612.186|-7613.663|    13.42%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7611.338|-7612.815|    13.42%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7610.780|-7612.257|    13.43%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_18_/D  |
| -29.060|  -29.060|-7610.204|-7611.681|    13.43%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -29.060|  -29.060|-7607.930|-7609.407|    13.43%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -29.060|  -29.060|-7605.126|-7606.603|    13.43%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -29.060|  -29.060|-7604.055|-7605.532|    13.43%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7601.781|-7603.258|    13.43%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
| -29.060|  -29.060|-7599.929|-7601.405|    13.43%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/D  |
| -29.060|  -29.060|-7599.023|-7600.500|    13.43%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/D  |
| -29.060|  -29.060|-7595.611|-7597.088|    13.43%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/D  |
| -29.060|  -29.060|-7594.610|-7596.087|    13.44%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/D  |
| -29.060|  -29.060|-7590.906|-7592.383|    13.44%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/D  |
| -29.060|  -29.060|-7589.671|-7591.148|    13.44%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/D  |
| -29.060|  -29.060|-7584.332|-7585.809|    13.44%|   0:00:02.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/D  |
| -29.060|  -29.060|-7583.790|-7585.267|    13.45%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_19_/D  |
| -29.060|  -29.060|-7580.175|-7581.652|    13.45%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7578.812|-7580.289|    13.45%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7574.808|-7576.285|    13.45%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7573.677|-7575.154|    13.46%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7572.833|-7574.310|    13.46%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7570.429|-7571.906|    13.46%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7570.073|-7571.550|    13.46%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7569.401|-7570.878|    13.46%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -29.060|  -29.060|-7568.238|-7569.715|    13.46%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
| -29.060|  -29.060|-7565.683|-7567.160|    13.46%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
| -29.060|  -29.060|-7564.799|-7566.276|    13.46%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7564.759|-7566.236|    13.46%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7563.715|-7565.192|    13.46%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D   |
| -29.060|  -29.060|-7562.257|-7563.734|    13.46%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D   |
| -29.060|  -29.060|-7561.478|-7562.955|    13.47%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D   |
| -29.060|  -29.060|-7561.222|-7562.699|    13.47%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D   |
| -29.060|  -29.060|-7560.569|-7562.046|    13.47%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7557.610|-7559.087|    13.47%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7557.226|-7558.703|    13.47%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7555.798|-7557.275|    13.47%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7555.214|-7556.691|    13.47%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7555.042|-7556.519|    13.47%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7554.642|-7556.119|    13.47%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7553.599|-7555.075|    13.47%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.060|  -29.060|-7552.101|-7553.578|    13.47%|   0:00:01.0| 1582.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_/D  |
| -29.061|  -29.061|-7552.101|-7553.578|    13.47%|   0:00:00.0| 1582.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:16 real=0:03:17 mem=1582.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:16 real=0:03:17 mem=1582.8M) ***
** GigaOpt Optimizer WNS Slack -29.061 TNS Slack -7553.578 Density 13.47
** GigaOpt Optimizer WNS Slack -29.061 TNS Slack -7553.578 Density 13.47
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:17 real=0:03:17 mem=1582.8M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1425.9 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45338  numIgnoredNets=2
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45336 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 45336 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 1.364834e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1492.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.76 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:23:37 mem=1492.2M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 38807 insts, mean move: 3.42 um, max move: 68.80 um
	Max move on inst (sfp_instance/FE_OCPC6753_fifo_out_101_): (775.00, 596.80) --> (779.00, 532.00)
	Runtime: CPU: 0:01:42 REAL: 0:01:42 MEM: 1805.0MB
Move report: Detail placement moves 9708 insts, mean move: 1.43 um, max move: 37.00 um
	Max move on inst (mac_array_instance/FE_OFC1661_q_temp_982_): (537.00, 546.40) --> (500.00, 546.40)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:06.0 MEM: 1805.0MB
Summary Report:
Instances move: 38835 (out of 39621 movable)
Mean displacement: 3.50 um
Max displacement: 67.80 um (Instance: sfp_instance/FE_OCPC7234_fifo_out_21_) (715.8, 803.8) -> (707.4, 744.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Runtime: CPU: 0:01:48 REAL: 0:01:48 MEM: 1805.0MB
*** Finished refinePlace (0:25:25 mem=1805.0M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45338  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45338 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 45338 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 1.370050e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 158391
[NR-eagl] Layer2(M2)(V) length: 3.689339e+05um, number of vias: 223678
[NR-eagl] Layer3(M3)(H) length: 4.738799e+05um, number of vias: 16133
[NR-eagl] Layer4(M4)(V) length: 2.041106e+05um, number of vias: 6378
[NR-eagl] Layer5(M5)(H) length: 2.400143e+05um, number of vias: 1795
[NR-eagl] Layer6(M6)(V) length: 7.803705e+04um, number of vias: 305
[NR-eagl] Layer7(M7)(H) length: 2.408874e+04um, number of vias: 318
[NR-eagl] Layer8(M8)(V) length: 5.605530e+03um, number of vias: 0
[NR-eagl] Total length: 1.394670e+06um, number of vias: 406998
End of congRepair (cpu=0:00:03.0, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1393.5M)
Extraction called for design 'core' of instances=39624 and nets=46805 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1393.535M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:17:04, real = 0:17:03, mem = 1385.9M, totSessionCpu=0:25:31 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1473.76 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1473.8M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt DRV Optimization
Info: 99 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    52   |   335   |    35   |     35  |     0   |     0   |     0   |     0   | -29.11 |          0|          0|          0|  13.47  |            |           |
|    11   |   734   |     2   |      2  |     0   |     0   |     0   |     0   | -29.30 |         61|          0|         65|  13.48  |   0:00:04.0|    1569.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -29.30 |          2|          0|         11|  13.48  |   0:00:01.0|    1569.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -29.30 |          0|          0|          0|  13.48  |   0:00:00.0|    1569.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=1569.1M) ***

*** Starting refinePlace (0:25:55 mem=1601.2M) ***
Total net bbox length = 1.273e+06 (6.839e+05 5.894e+05) (ext = 1.214e+05)
Move report: Detail placement moves 152 insts, mean move: 0.54 um, max move: 2.20 um
	Max move on inst (FE_OFC7547_qmem_out_47_): (627.00, 1082.80) --> (626.60, 1081.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1601.2MB
Summary Report:
Instances move: 152 (out of 39684 movable)
Mean displacement: 0.54 um
Max displacement: 2.20 um (Instance: FE_OFC7547_qmem_out_47_) (627, 1082.8) -> (626.6, 1081)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.273e+06 (6.839e+05 5.894e+05) (ext = 1.214e+05)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1601.2MB
*** Finished refinePlace (0:25:57 mem=1601.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1601.2M)


Density : 0.1348
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=1601.2M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1421.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1421.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1432.0M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1432.0M

------------------------------------------------------------
     Summary (cpu=0.24min real=0.23min mem=1421.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -29.299 | -29.299 | -0.589  |
|           TNS (ns):| -7810.7 | -7764.8 | -64.412 |
|    Violating Paths:|  4031   |  3789   |   571   |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     97 (97)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 13.483%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1432.0M
**optDesign ... cpu = 0:17:32, real = 0:17:31, mem = 1421.9M, totSessionCpu=0:25:59 **
*** Timing NOT met, worst failing slack is -29.299
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in WNS mode
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.299 TNS Slack -7810.750 Density 13.48
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.299|  -29.299|-7764.783|-7810.750|    13.48%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.236|  -29.236|-7763.692|-7809.660|    13.48%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.209|  -29.209|-7763.009|-7808.977|    13.48%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.186|  -29.186|-7762.795|-7808.763|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.172|  -29.172|-7762.529|-7808.497|    13.49%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.162|  -29.162|-7762.344|-7808.312|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.126|  -29.126|-7761.645|-7807.612|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.113|  -29.113|-7761.236|-7807.204|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.105|  -29.105|-7760.634|-7806.602|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.094|  -29.094|-7760.488|-7806.456|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.083|  -29.083|-7757.870|-7803.838|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -29.077|  -29.077|-7757.721|-7803.688|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.057|  -29.057|-7757.199|-7803.167|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.049|  -29.049|-7756.345|-7802.313|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.036|  -29.036|-7756.134|-7802.102|    13.49%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -29.029|  -29.029|-7755.926|-7801.894|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.014|  -29.014|-7753.113|-7799.081|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.999|  -28.999|-7752.813|-7798.781|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.982|  -28.982|-7752.467|-7798.435|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.964|  -28.964|-7752.107|-7798.075|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.951|  -28.951|-7752.011|-7797.979|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.929|  -28.929|-7751.749|-7797.716|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.910|  -28.910|-7751.608|-7797.576|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.897|  -28.897|-7752.502|-7798.470|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.892|  -28.892|-7752.286|-7798.254|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.885|  -28.885|-7752.128|-7798.096|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.868|  -28.868|-7751.737|-7797.705|    13.49%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.860|  -28.860|-7751.444|-7797.413|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.849|  -28.849|-7750.338|-7796.306|    13.49%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.839|  -28.839|-7749.471|-7795.439|    13.49%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.829|  -28.829|-7749.255|-7795.224|    13.49%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.812|  -28.812|-7747.942|-7793.910|    13.49%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.797|  -28.797|-7746.775|-7792.743|    13.49%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.792|  -28.792|-7746.566|-7792.534|    13.49%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.782|  -28.782|-7746.338|-7792.306|    13.49%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.775|  -28.775|-7745.693|-7791.661|    13.49%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -28.763|  -28.763|-7745.294|-7791.262|    13.50%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.749|  -28.749|-7744.442|-7790.410|    13.50%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.749|  -28.749|-7744.147|-7790.116|    13.50%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.739|  -28.739|-7743.703|-7789.670|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -28.729|  -28.729|-7742.199|-7788.167|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.720|  -28.720|-7741.595|-7787.563|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.715|  -28.715|-7741.495|-7787.463|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.712|  -28.712|-7741.221|-7787.189|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.703|  -28.703|-7740.472|-7786.440|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.694|  -28.694|-7740.293|-7786.261|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -28.693|  -28.693|-7739.971|-7785.939|    13.50%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.681|  -28.681|-7739.658|-7785.626|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.682|  -28.682|-7739.183|-7785.150|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.675|  -28.675|-7739.054|-7785.022|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.668|  -28.668|-7738.744|-7784.711|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.667|  -28.667|-7738.066|-7784.034|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.666|  -28.666|-7738.180|-7784.148|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.663|  -28.663|-7738.048|-7784.016|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.659|  -28.659|-7738.054|-7784.022|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.645|  -28.645|-7735.768|-7781.736|    13.50%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.636|  -28.636|-7735.432|-7781.400|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.628|  -28.628|-7735.439|-7781.407|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.620|  -28.620|-7734.908|-7780.875|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -28.613|  -28.613|-7734.557|-7780.525|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.603|  -28.603|-7733.787|-7779.755|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.597|  -28.597|-7733.588|-7779.556|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.585|  -28.585|-7732.846|-7778.814|    13.50%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -28.574|  -28.574|-7732.362|-7778.330|    13.50%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.567|  -28.567|-7731.464|-7777.432|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.559|  -28.559|-7731.157|-7777.125|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -28.551|  -28.551|-7730.541|-7776.508|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.534|  -28.534|-7729.890|-7775.857|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.521|  -28.521|-7727.272|-7773.240|    13.51%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.512|  -28.512|-7726.557|-7772.524|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.504|  -28.504|-7726.245|-7772.212|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.497|  -28.497|-7725.437|-7771.404|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.488|  -28.488|-7724.477|-7770.445|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.481|  -28.481|-7722.929|-7768.896|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.465|  -28.465|-7721.839|-7767.807|    13.51%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.456|  -28.456|-7719.923|-7765.892|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.448|  -28.448|-7719.587|-7765.555|    13.51%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.439|  -28.439|-7719.277|-7765.245|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.431|  -28.431|-7718.684|-7764.652|    13.52%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.421|  -28.421|-7718.389|-7764.356|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.408|  -28.408|-7717.860|-7763.828|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.394|  -28.394|-7717.288|-7763.256|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.401|  -28.401|-7715.961|-7761.929|    13.52%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.391|  -28.391|-7716.237|-7762.205|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -28.380|  -28.380|-7715.598|-7761.565|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.367|  -28.367|-7714.067|-7760.035|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.355|  -28.355|-7713.488|-7759.456|    13.52%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -28.339|  -28.339|-7712.135|-7758.103|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.329|  -28.329|-7711.146|-7757.114|    13.52%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.318|  -28.318|-7710.480|-7756.448|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.309|  -28.309|-7708.555|-7754.522|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -28.301|  -28.301|-7706.233|-7752.201|    13.53%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -28.301|  -28.301|-7703.619|-7749.586|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.287|  -28.287|-7703.294|-7749.262|    13.53%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.278|  -28.278|-7702.212|-7748.181|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.273|  -28.273|-7701.786|-7747.753|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.273|  -28.273|-7701.534|-7747.501|    13.53%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.265|  -28.265|-7701.377|-7747.345|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.265|  -28.265|-7701.333|-7747.300|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.253|  -28.253|-7700.021|-7745.989|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.246|  -28.246|-7699.634|-7745.602|    13.53%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.234|  -28.234|-7698.771|-7744.739|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.231|  -28.231|-7697.953|-7743.921|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.224|  -28.224|-7697.596|-7743.564|    13.53%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.224|  -28.224|-7697.127|-7743.096|    13.53%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.220|  -28.220|-7697.049|-7743.017|    13.54%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.220|  -28.220|-7696.416|-7742.384|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.213|  -28.213|-7696.237|-7742.205|    13.54%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.212|  -28.212|-7695.572|-7741.540|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.212|  -28.212|-7695.412|-7741.380|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.202|  -28.202|-7695.230|-7741.198|    13.54%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.202|  -28.202|-7694.679|-7740.647|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.200|  -28.200|-7694.497|-7740.465|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.198|  -28.198|-7694.242|-7740.209|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.193|  -28.193|-7694.160|-7740.127|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.193|  -28.193|-7693.496|-7739.463|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.185|  -28.185|-7693.035|-7739.003|    13.54%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.185|  -28.185|-7692.595|-7738.562|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.179|  -28.179|-7692.482|-7738.451|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.179|  -28.179|-7691.601|-7737.569|    13.54%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.179|  -28.179|-7691.460|-7737.428|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.172|  -28.172|-7691.308|-7737.276|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.172|  -28.172|-7690.358|-7736.326|    13.54%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.165|  -28.165|-7689.707|-7735.675|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.161|  -28.161|-7689.420|-7735.388|    13.55%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.161|  -28.161|-7688.417|-7734.384|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.152|  -28.152|-7688.243|-7734.210|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.150|  -28.150|-7687.440|-7733.408|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.146|  -28.146|-7687.216|-7733.184|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.139|  -28.139|-7686.699|-7732.667|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.139|  -28.139|-7685.193|-7731.161|    13.55%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.131|  -28.131|-7685.027|-7730.995|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.129|  -28.129|-7684.421|-7730.389|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.121|  -28.121|-7684.247|-7730.215|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.113|  -28.113|-7682.824|-7728.792|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.105|  -28.105|-7681.869|-7727.837|    13.55%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.098|  -28.098|-7681.310|-7727.277|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.096|  -28.096|-7680.771|-7726.739|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.091|  -28.091|-7680.094|-7726.062|    13.55%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.091|  -28.091|-7680.021|-7725.990|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.091|  -28.091|-7680.010|-7725.978|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.086|  -28.086|-7679.773|-7725.741|    13.56%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.075|  -28.075|-7678.613|-7724.581|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -28.068|  -28.068|-7678.269|-7724.237|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.067|  -28.067|-7678.812|-7724.780|    13.56%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.063|  -28.063|-7678.728|-7724.696|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.060|  -28.060|-7678.638|-7724.606|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.062|  -28.062|-7678.340|-7724.309|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.059|  -28.059|-7678.289|-7724.256|    13.56%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.051|  -28.051|-7678.059|-7724.027|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.049|  -28.049|-7677.712|-7723.680|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.049|  -28.049|-7677.512|-7723.479|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.046|  -28.046|-7677.429|-7723.397|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.046|  -28.046|-7677.078|-7723.046|    13.56%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.042|  -28.042|-7676.926|-7722.894|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.042|  -28.042|-7676.395|-7722.362|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.035|  -28.035|-7675.916|-7721.884|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.031|  -28.031|-7675.804|-7721.772|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.032|  -28.032|-7674.717|-7720.685|    13.56%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.031|  -28.031|-7674.621|-7720.589|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.021|  -28.021|-7673.961|-7719.929|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.024|  -28.024|-7673.363|-7719.331|    13.56%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.024|  -28.024|-7673.331|-7719.299|    13.56%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.017|  -28.017|-7672.791|-7718.759|    13.57%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.007|  -28.007|-7672.467|-7718.435|    13.57%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.001|  -28.001|-7672.049|-7718.017|    13.57%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.002|  -28.002|-7671.611|-7717.579|    13.57%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.997|  -27.997|-7671.472|-7717.440|    13.57%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.997|  -27.997|-7671.256|-7717.224|    13.57%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.996|  -27.996|-7671.112|-7717.080|    13.57%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.996|  -27.996|-7670.924|-7716.892|    13.57%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.990|  -27.990|-7670.837|-7716.805|    13.57%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.990|  -27.990|-7670.771|-7716.739|    13.57%|   0:00:01.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.984|  -27.984|-7670.574|-7716.542|    13.57%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.998|  -27.998|-7670.096|-7716.064|    13.57%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.985|  -27.985|-7669.692|-7715.660|    13.57%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.979|  -27.979|-7669.519|-7715.487|    13.57%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.976|  -27.976|-7669.181|-7715.149|    13.57%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.974|  -27.974|-7668.735|-7714.703|    13.57%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.969|  -27.969|-7668.084|-7714.052|    13.57%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.967|  -27.967|-7667.761|-7713.729|    13.57%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.963|  -27.963|-7667.280|-7713.249|    13.57%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.956|  -27.956|-7666.965|-7712.933|    13.58%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.954|  -27.954|-7666.431|-7712.399|    13.58%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.950|  -27.950|-7666.046|-7712.015|    13.58%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.951|  -27.951|-7665.579|-7711.547|    13.58%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.944|  -27.944|-7665.452|-7711.419|    13.58%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.944|  -27.944|-7665.404|-7711.372|    13.58%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.942|  -27.942|-7665.178|-7711.146|    13.58%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.935|  -27.935|-7664.728|-7710.696|    13.58%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.933|  -27.933|-7664.409|-7710.377|    13.58%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.926|  -27.926|-7663.146|-7709.114|    13.58%|   0:00:02.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.925|  -27.925|-7663.014|-7708.981|    13.58%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.924|  -27.924|-7662.889|-7708.857|    13.58%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.922|  -27.922|-7662.944|-7708.912|    13.58%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.920|  -27.920|-7662.824|-7708.792|    13.58%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.912|  -27.912|-7662.160|-7708.128|    13.58%|   0:00:02.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.899|  -27.899|-7660.364|-7706.332|    13.58%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -27.892|  -27.892|-7659.605|-7705.573|    13.58%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.883|  -27.883|-7658.377|-7704.345|    13.59%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.873|  -27.873|-7657.266|-7703.234|    13.59%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -27.871|  -27.871|-7656.360|-7702.328|    13.59%|   0:00:03.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.871|  -27.871|-7656.052|-7702.020|    13.59%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.866|  -27.866|-7655.992|-7701.959|    13.59%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.857|  -27.857|-7655.593|-7701.561|    13.59%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.853|  -27.853|-7654.460|-7700.428|    13.59%|   0:00:02.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.849|  -27.849|-7654.245|-7700.212|    13.59%|   0:00:00.0| 1560.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.843|  -27.843|-7653.916|-7699.883|    13.59%|   0:00:02.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.837|  -27.837|-7653.644|-7699.611|    13.59%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.837|  -27.837|-7652.540|-7698.508|    13.59%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.834|  -27.834|-7652.404|-7698.372|    13.59%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.828|  -27.828|-7651.970|-7697.938|    13.59%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.819|  -27.819|-7651.390|-7697.357|    13.59%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.818|  -27.818|-7650.557|-7696.525|    13.59%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.817|  -27.817|-7649.890|-7695.858|    13.59%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.812|  -27.812|-7649.853|-7695.821|    13.59%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.809|  -27.809|-7649.247|-7695.214|    13.60%|   0:00:02.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.801|  -27.801|-7649.022|-7694.991|    13.60%|   0:00:02.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -27.798|  -27.798|-7648.705|-7694.672|    13.60%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.795|  -27.795|-7648.200|-7694.168|    13.60%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.792|  -27.792|-7647.050|-7693.018|    13.60%|   0:00:03.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.787|  -27.787|-7646.841|-7692.809|    13.60%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.786|  -27.786|-7645.876|-7691.844|    13.60%|   0:00:02.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.779|  -27.779|-7645.571|-7691.539|    13.60%|   0:00:03.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.773|  -27.773|-7645.117|-7691.085|    13.60%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.770|  -27.770|-7645.011|-7690.979|    13.60%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.765|  -27.765|-7644.404|-7690.372|    13.60%|   0:00:02.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.763|  -27.763|-7644.340|-7690.308|    13.60%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.759|  -27.759|-7643.900|-7689.868|    13.60%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.759|  -27.759|-7643.507|-7689.475|    13.60%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.759|  -27.759|-7643.162|-7689.129|    13.60%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.754|  -27.754|-7643.084|-7689.052|    13.60%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.752|  -27.752|-7642.365|-7688.333|    13.60%|   0:00:02.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.751|  -27.751|-7642.371|-7688.338|    13.60%|   0:00:02.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.748|  -27.748|-7642.305|-7688.272|    13.60%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.751|  -27.751|-7642.332|-7688.300|    13.61%|   0:00:02.0| 1598.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:23 real=0:01:23 mem=1598.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.589|  -27.751| -64.629|-7688.300|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.497|  -27.751| -62.968|-7686.639|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.383|  -27.751| -60.889|-7684.560|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.314|  -27.751| -59.628|-7683.299|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.280|  -27.751| -58.909|-7682.580|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_48_/D                                         |
|  -0.242|  -27.751| -43.477|-7667.147|    13.61%|   0:00:01.0| 1598.4M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q8_reg_6_/D    |
|  -0.223|  -27.751| -40.613|-7666.861|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[9]                                         |
|  -0.197|  -27.751| -39.257|-7665.505|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.179|  -27.751| -38.717|-7664.965|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_48_/D                                         |
|  -0.168|  -27.751| -28.764|-7655.013|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.145|  -27.751| -28.344|-7654.593|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.113|  -27.751| -22.823|-7654.004|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q8_reg_6_/D    |
|  -0.103|  -27.751| -12.731|-7645.952|    13.61%|   0:00:01.0| 1598.4M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.085|  -27.751| -12.486|-7645.707|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.073|  -27.751| -12.408|-7645.629|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -0.060|  -27.751|  -8.003|-7644.876|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_10_/D               |
|  -0.048|  -27.751|  -3.909|-7643.642|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_10_/D               |
|  -0.033|  -27.751|  -3.142|-7643.320|    13.61%|   0:00:01.0| 1598.4M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_48_/D                                         |
|  -0.023|  -27.751|  -2.685|-7642.863|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[8]                                         |
|  -0.014|  -27.751|  -0.288|-7629.446|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -0.007|  -27.751|  -0.098|-7629.223|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[7]                                         |
|  -0.001|  -27.751|  -0.001|-7618.453|    13.61%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[7]                                         |
|   0.009|  -27.751|   0.000|-7618.453|    13.61%|   0:00:01.0| 1598.4M|   WC_VIEW|  default| sum_out[18]                                        |
|   0.015|  -27.751|   0.000|-7618.429|    13.62%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[14]                                        |
|   0.015|  -27.751|   0.000|-7618.429|    13.62%|   0:00:00.0| 1598.4M|   WC_VIEW|  default| sum_out[14]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=1598.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:27 real=0:01:27 mem=1598.4M) ***
** GigaOpt Optimizer WNS Slack -27.751 TNS Slack -7618.429 Density 13.62
*** Starting refinePlace (0:27:31 mem=1614.4M) ***
Total net bbox length = 1.276e+06 (6.853e+05 5.907e+05) (ext = 1.214e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1614.4MB
Move report: Detail placement moves 2101 insts, mean move: 0.59 um, max move: 4.60 um
	Max move on inst (ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/FE_OCPC8146_n10): (726.60, 955.00) --> (723.80, 956.80)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1614.4MB
Summary Report:
Instances move: 2101 (out of 40220 movable)
Mean displacement: 0.59 um
Max displacement: 4.60 um (Instance: ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/FE_OCPC8146_n10) (726.6, 955) -> (723.8, 956.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.277e+06 (6.859e+05 5.909e+05) (ext = 1.214e+05)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1614.4MB
*** Finished refinePlace (0:27:33 mem=1614.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1614.4M)


Density : 0.1362
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=1614.4M) ***
** GigaOpt Optimizer WNS Slack -27.751 TNS Slack -7618.429 Density 13.62
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.751|  -27.751|-7618.429|-7618.429|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.764|  -27.764|-7616.592|-7616.592|    13.62%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.760|  -27.760|-7618.177|-7618.177|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.760|  -27.760|-7616.551|-7616.551|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.739|  -27.739|-7617.226|-7617.226|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -27.745|  -27.745|-7614.750|-7614.750|    13.62%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.737|  -27.737|-7614.431|-7614.431|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.732|  -27.732|-7616.124|-7616.124|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.759|  -27.759|-7613.661|-7613.661|    13.62%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.743|  -27.743|-7615.351|-7615.351|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.734|  -27.734|-7615.405|-7615.405|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.728|  -27.728|-7615.460|-7615.460|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.743|  -27.743|-7614.161|-7614.161|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.731|  -27.731|-7614.241|-7614.241|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.725|  -27.725|-7614.258|-7614.258|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.719|  -27.719|-7613.968|-7613.968|    13.62%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -27.712|  -27.712|-7613.716|-7613.716|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.717|  -27.717|-7612.390|-7612.390|    13.62%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.709|  -27.709|-7611.958|-7611.958|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.701|  -27.701|-7611.759|-7611.759|    13.62%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -27.692|  -27.692|-7611.193|-7611.193|    13.62%|   0:00:03.0| 1576.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.686|  -27.686|-7611.421|-7611.421|    13.62%|   0:00:01.0| 1576.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.687|  -27.687|-7610.979|-7610.979|    13.63%|   0:00:01.0| 1576.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.679|  -27.679|-7610.491|-7610.491|    13.63%|   0:00:02.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.679|  -27.679|-7610.275|-7610.275|    13.63%|   0:00:00.0| 1576.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.679|  -27.679|-7610.148|-7610.148|    13.63%|   0:00:01.0| 1576.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.674|  -27.674|-7609.885|-7609.885|    13.63%|   0:00:00.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.672|  -27.672|-7609.432|-7609.432|    13.63%|   0:00:01.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.672|  -27.672|-7609.372|-7609.372|    13.63%|   0:00:00.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.672|  -27.672|-7609.424|-7609.424|    13.63%|   0:00:00.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.671|  -27.671|-7609.381|-7609.381|    13.63%|   0:00:00.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.668|  -27.668|-7609.403|-7609.403|    13.63%|   0:00:01.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.667|  -27.667|-7608.854|-7608.854|    13.63%|   0:00:00.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.666|  -27.666|-7608.900|-7608.900|    13.63%|   0:00:00.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.666|  -27.666|-7608.692|-7608.692|    13.63%|   0:00:00.0| 1595.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.664|  -27.664|-7608.510|-7608.510|    13.63%|   0:00:13.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.664|  -27.664|-7608.558|-7608.558|    13.63%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.663|  -27.663|-7608.482|-7608.482|    13.63%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.664|  -27.664|-7608.518|-7608.518|    13.63%|   0:00:03.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.661|  -27.661|-7608.446|-7608.446|    13.63%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.660|  -27.660|-7608.229|-7608.229|    13.64%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.660|  -27.660|-7607.930|-7607.930|    13.64%|   0:00:03.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.659|  -27.659|-7607.917|-7607.917|    13.64%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.662|  -27.662|-7608.001|-7608.001|    13.64%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:38.4 real=0:00:38.0 mem=1614.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:38.5 real=0:00:38.0 mem=1614.4M) ***
** GigaOpt Optimizer WNS Slack -27.662 TNS Slack -7608.001 Density 13.64
*** Starting refinePlace (0:28:13 mem=1614.4M) ***
Total net bbox length = 1.277e+06 (6.861e+05 5.910e+05) (ext = 1.214e+05)
Move report: Timing Driven Placement moves 241 insts, mean move: 2.03 um, max move: 6.00 um
	Max move on inst (sfp_instance/U6900): (778.20, 337.60) --> (780.60, 341.20)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:06.0 MEM: 1694.4MB
Move report: Detail placement moves 540 insts, mean move: 0.46 um, max move: 3.20 um
	Max move on inst (ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U20): (710.40, 915.40) --> (709.00, 913.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1694.4MB
Summary Report:
Instances move: 735 (out of 40294 movable)
Mean displacement: 0.99 um
Max displacement: 6.00 um (Instance: sfp_instance/U6900) (778.2, 337.6) -> (780.6, 341.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI211D1
Total net bbox length = 1.277e+06 (6.864e+05 5.909e+05) (ext = 1.214e+05)
Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 1694.4MB
*** Finished refinePlace (0:28:21 mem=1694.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1694.4M)


Density : 0.1364
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:09.3 real=0:00:09.0 mem=1694.4M) ***
** GigaOpt Optimizer WNS Slack -27.662 TNS Slack -7608.001 Density 13.64
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.662|  -27.662|-7608.001|-7608.001|    13.64%|   0:00:00.0| 1694.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.654|  -27.654|-7607.734|-7607.734|    13.64%|   0:00:14.0| 1694.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.648|  -27.648|-7606.088|-7606.088|    13.64%|   0:00:01.0| 1694.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.648|  -27.648|-7604.953|-7604.953|    13.64%|   0:00:01.0| 1691.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.648|  -27.648|-7606.133|-7606.133|    13.64%|   0:00:00.0| 1691.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -27.645|  -27.645|-7605.470|-7605.470|    13.64%|   0:00:00.0| 1691.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.645|  -27.645|-7605.423|-7605.423|    13.64%|   0:00:01.0| 1691.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.645|  -27.645|-7605.201|-7605.201|    13.64%|   0:00:01.0| 1691.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.644|  -27.644|-7605.147|-7605.147|    13.64%|   0:00:04.0| 1689.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.644|  -27.644|-7605.047|-7605.047|    13.64%|   0:00:06.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.642|  -27.642|-7605.008|-7605.008|    13.64%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.642|  -27.642|-7604.965|-7604.965|    13.64%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.642|  -27.642|-7604.921|-7604.921|    13.64%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.642|  -27.642|-7604.943|-7604.943|    13.64%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.2 real=0:00:30.0 mem=1614.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.2 real=0:00:30.0 mem=1614.4M) ***
** GigaOpt Optimizer WNS Slack -27.642 TNS Slack -7604.943 Density 13.64
*** Starting refinePlace (0:28:53 mem=1614.4M) ***
Total net bbox length = 1.278e+06 (6.866e+05 5.911e+05) (ext = 1.214e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1614.4MB
Move report: Detail placement moves 173 insts, mean move: 0.44 um, max move: 2.80 um
	Max move on inst (ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/FE_OCPC8267_rd_ptr_0_): (727.00, 938.80) --> (728.00, 937.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1614.4MB
Summary Report:
Instances move: 173 (out of 40305 movable)
Mean displacement: 0.44 um
Max displacement: 2.80 um (Instance: ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/FE_OCPC8267_rd_ptr_0_) (727, 938.8) -> (728, 937)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.278e+06 (6.866e+05 5.911e+05) (ext = 1.214e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1614.4MB
*** Finished refinePlace (0:28:54 mem=1614.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1614.4M)


Density : 0.1364
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1614.4M) ***
** GigaOpt Optimizer WNS Slack -27.642 TNS Slack -7604.943 Density 13.64
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.642|  -27.642|-7604.943|-7604.943|    13.64%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.628|  -27.628|-7603.948|-7603.948|    13.64%|   0:00:21.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.630|  -27.630|-7603.428|-7603.428|    13.64%|   0:00:12.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.628|  -27.628|-7603.388|-7603.388|    13.64%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.627|  -27.627|-7603.189|-7603.189|    13.64%|   0:00:02.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.625|  -27.625|-7603.131|-7603.131|    13.64%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.627|  -27.627|-7603.042|-7603.042|    13.65%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.625|  -27.625|-7602.978|-7602.978|    13.65%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.627|  -27.627|-7602.919|-7602.919|    13.65%|   0:00:08.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.624|  -27.624|-7602.855|-7602.855|    13.65%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.627|  -27.627|-7602.751|-7602.751|    13.65%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.624|  -27.624|-7602.687|-7602.687|    13.65%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.627|  -27.627|-7602.763|-7602.763|    13.65%|   0:00:03.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.624|  -27.624|-7602.699|-7602.699|    13.65%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.624|  -27.624|-7602.707|-7602.707|    13.65%|   0:00:01.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:47.4 real=0:00:48.0 mem=1614.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:47.5 real=0:00:48.0 mem=1614.4M) ***
** GigaOpt Optimizer WNS Slack -27.624 TNS Slack -7602.707 Density 13.65
*** Starting refinePlace (0:29:43 mem=1614.4M) ***
Total net bbox length = 1.278e+06 (6.867e+05 5.912e+05) (ext = 1.214e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1614.4MB
Move report: Detail placement moves 162 insts, mean move: 0.77 um, max move: 4.80 um
	Max move on inst (ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/FE_OCPC8276_rd_ptr_0_): (731.00, 949.60) --> (729.80, 946.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1614.4MB
Summary Report:
Instances move: 162 (out of 40315 movable)
Mean displacement: 0.77 um
Max displacement: 4.80 um (Instance: ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/FE_OCPC8276_rd_ptr_0_) (731, 949.6) -> (729.8, 946)
	Length: 7 sites, height: 1 rows, site name: core, cell type: INVD4
Total net bbox length = 1.278e+06 (6.868e+05 5.912e+05) (ext = 1.214e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1614.4MB
*** Finished refinePlace (0:29:45 mem=1614.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1614.4M)


Density : 0.1365
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=1614.4M) ***
** GigaOpt Optimizer WNS Slack -27.624 TNS Slack -7602.707 Density 13.65
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.624|  -27.624|-7602.707|-7602.707|    13.65%|   0:00:00.0| 1614.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.611|  -27.611|-7601.646|-7601.646|    13.65%|   0:00:06.0| 1578.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.611|  -27.611|-7601.673|-7601.673|    13.65%|   0:00:03.0| 1597.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.603|  -27.603|-7601.316|-7601.316|    13.65%|   0:00:04.0| 1597.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.599|  -27.599|-7600.617|-7600.617|    13.65%|   0:00:07.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.596|  -27.596|-7600.268|-7600.268|    13.65%|   0:00:04.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.594|  -27.594|-7600.030|-7600.030|    13.65%|   0:00:10.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.591|  -27.591|-7599.792|-7599.792|    13.65%|   0:00:11.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.591|  -27.591|-7599.786|-7599.786|    13.65%|   0:00:02.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.591|  -27.591|-7599.654|-7599.654|    13.65%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.587|  -27.587|-7599.572|-7599.572|    13.65%|   0:00:01.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.587|  -27.587|-7599.260|-7599.260|    13.65%|   0:00:01.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.587|  -27.587|-7599.196|-7599.196|    13.65%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.587|  -27.587|-7599.174|-7599.174|    13.65%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.589|  -27.589|-7599.140|-7599.140|    13.65%|   0:00:02.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.589|  -27.589|-7599.121|-7599.121|    13.66%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.589|  -27.589|-7599.121|-7599.121|    13.66%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:51.5 real=0:00:51.0 mem=1616.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:51.6 real=0:00:51.0 mem=1616.1M) ***
** GigaOpt Optimizer WNS Slack -27.589 TNS Slack -7599.121 Density 13.66
*** Starting refinePlace (0:30:38 mem=1616.1M) ***
Total net bbox length = 1.278e+06 (6.869e+05 5.916e+05) (ext = 1.214e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1616.1MB
Move report: Detail placement moves 249 insts, mean move: 0.51 um, max move: 3.00 um
	Max move on inst (sfp_instance/FE_OCPC8304_n2571): (656.20, 375.40) --> (655.00, 377.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1616.1MB
Summary Report:
Instances move: 249 (out of 40329 movable)
Mean displacement: 0.51 um
Max displacement: 3.00 um (Instance: sfp_instance/FE_OCPC8304_n2571) (656.2, 375.4) -> (655, 377.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 1.279e+06 (6.869e+05 5.916e+05) (ext = 1.214e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1616.1MB
*** Finished refinePlace (0:30:40 mem=1616.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1616.1M)


Density : 0.1366
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1616.1M) ***
** GigaOpt Optimizer WNS Slack -27.589 TNS Slack -7599.121 Density 13.66
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.589|  -27.589|-7599.121|-7599.121|    13.66%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.583|  -27.583|-7598.422|-7598.422|    13.66%|   0:00:19.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.581|  -27.581|-7598.276|-7598.276|    13.66%|   0:00:04.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.581|  -27.581|-7598.203|-7598.203|    13.66%|   0:00:01.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.581|  -27.581|-7598.153|-7598.153|    13.66%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.580|  -27.580|-7598.145|-7598.145|    13.66%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.581|  -27.581|-7598.125|-7598.125|    13.66%|   0:00:05.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.581|  -27.581|-7598.124|-7598.124|    13.66%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
Analyzing useful skew in preCTS mode ...
| -27.583|  -27.583|-7598.140|-7598.140|    13.66%|   0:00:02.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.582|  -27.582|-7598.140|-7598.140|    13.66%|   0:00:00.0| 1616.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.8 real=0:00:31.0 mem=1616.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.9 real=0:00:31.0 mem=1616.1M) ***
** GigaOpt Optimizer WNS Slack -27.582 TNS Slack -7598.140 Density 13.66
*** Starting refinePlace (0:31:12 mem=1616.1M) ***
Total net bbox length = 1.279e+06 (6.870e+05 5.916e+05) (ext = 1.214e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1616.1MB
Move report: Detail placement moves 45 insts, mean move: 1.44 um, max move: 4.00 um
	Max move on inst (ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/FE_OCPC8286_rd_ptr_0_): (740.80, 937.00) --> (736.80, 937.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1616.1MB
Summary Report:
Instances move: 45 (out of 40335 movable)
Mean displacement: 1.44 um
Max displacement: 4.00 um (Instance: ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/FE_OCPC8286_rd_ptr_0_) (740.8, 937) -> (736.8, 937)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 1.279e+06 (6.870e+05 5.917e+05) (ext = 1.214e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1616.1MB
*** Finished refinePlace (0:31:13 mem=1616.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1616.1M)


Density : 0.1366
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1616.1M) ***
** GigaOpt Optimizer WNS Slack -27.582 TNS Slack -7598.140 Density 13.66
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 42 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:10 real=0:05:10 mem=1616.1M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -27.583
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.582 TNS Slack -7598.140 Density 13.66
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.582|  -27.582|-7598.140|-7598.140|    13.66%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.578|  -27.578|-7597.473|-7597.473|    13.66%|   0:00:06.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.573|  -27.573|-7596.634|-7596.634|    13.66%|   0:00:13.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.576|  -27.576|-7596.450|-7596.450|    13.66%|   0:00:11.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.573|  -27.573|-7596.514|-7596.514|    13.66%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.576|  -27.576|-7596.461|-7596.461|    13.66%|   0:00:04.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.573|  -27.573|-7596.510|-7596.510|    13.66%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.576|  -27.576|-7596.450|-7596.450|    13.66%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.573|  -27.573|-7596.514|-7596.514|    13.66%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.576|  -27.576|-7596.421|-7596.421|    13.66%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.573|  -27.573|-7596.486|-7596.486|    13.66%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.576|  -27.576|-7595.185|-7595.185|    13.66%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.573|  -27.573|-7595.123|-7595.123|    13.66%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.573|  -27.573|-7595.097|-7595.097|    13.66%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.576|  -27.576|-7594.915|-7594.915|    13.66%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.576|  -27.576|-7594.850|-7594.850|    13.66%|   0:00:03.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.573|  -27.573|-7594.387|-7594.387|    13.66%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -27.576|  -27.576|-7593.538|-7593.538|    13.66%|   0:00:02.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -27.573|  -27.573|-7593.476|-7593.476|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -27.573|  -27.573|-7593.467|-7593.467|    13.66%|   0:00:01.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.576|  -27.576|-7593.444|-7593.444|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.573|  -27.573|-7593.382|-7593.382|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.576|  -27.576|-7592.601|-7592.601|    13.66%|   0:00:03.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
| -27.576|  -27.576|-7592.224|-7592.224|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
| -27.576|  -27.576|-7592.221|-7592.221|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
| -27.576|  -27.576|-7592.218|-7592.218|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
| -27.576|  -27.576|-7592.083|-7592.083|    13.66%|   0:00:02.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.576|  -27.576|-7591.971|-7591.971|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.576|  -27.576|-7590.817|-7590.817|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
| -27.576|  -27.576|-7590.695|-7590.695|    13.66%|   0:00:01.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -27.576|  -27.576|-7590.651|-7590.651|    13.66%|   0:00:03.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -27.576|  -27.576|-7590.334|-7590.334|    13.66%|   0:00:01.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.576|  -27.576|-7590.278|-7590.278|    13.66%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.573|  -27.573|-7590.271|-7590.271|    13.66%|   0:00:01.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.573|  -27.573|-7590.118|-7590.118|    13.67%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.576|  -27.576|-7590.105|-7590.105|    13.67%|   0:00:07.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.576|  -27.576|-7590.058|-7590.058|    13.67%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.577|  -27.577|-7589.861|-7589.861|    13.67%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.574|  -27.574|-7589.026|-7589.026|    13.67%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.574|  -27.574|-7588.977|-7588.977|    13.67%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.577|  -27.577|-7588.913|-7588.913|    13.67%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
| -27.574|  -27.574|-7588.751|-7588.751|    13.67%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
| -27.577|  -27.577|-7588.592|-7588.592|    13.67%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.580|  -27.580|-7588.180|-7588.180|    13.67%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
| -27.581|  -27.581|-7588.030|-7588.030|    13.67%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.581|  -27.581|-7587.907|-7587.907|    13.67%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.581|  -27.581|-7587.872|-7587.872|    13.67%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.581|  -27.581|-7587.229|-7587.229|    13.67%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -27.581|  -27.581|-7587.013|-7587.013|    13.67%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -27.581|  -27.581|-7587.008|-7587.008|    13.67%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -27.581|  -27.581|-7586.797|-7586.797|    13.67%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -27.581|  -27.581|-7585.924|-7585.924|    13.68%|   0:00:02.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -27.580|  -27.580|-7585.082|-7585.082|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -27.583|  -27.583|-7585.069|-7585.069|    13.68%|   0:00:01.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -27.583|  -27.583|-7585.057|-7585.057|    13.68%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -27.583|  -27.583|-7584.413|-7584.413|    13.68%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -27.583|  -27.583|-7584.382|-7584.382|    13.68%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -27.583|  -27.583|-7584.115|-7584.115|    13.68%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -27.583|  -27.583|-7584.109|-7584.109|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
| -27.583|  -27.583|-7584.090|-7584.090|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
| -27.583|  -27.583|-7583.101|-7583.101|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
| -27.584|  -27.584|-7582.621|-7582.621|    13.68%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -27.584|  -27.584|-7582.347|-7582.347|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -27.584|  -27.584|-7582.342|-7582.342|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -27.585|  -27.585|-7581.645|-7581.645|    13.68%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
| -27.585|  -27.585|-7581.635|-7581.635|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
| -27.585|  -27.585|-7581.623|-7581.623|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
| -27.585|  -27.585|-7581.465|-7581.465|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
| -27.585|  -27.585|-7581.461|-7581.461|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
| -27.585|  -27.585|-7581.269|-7581.269|    13.68%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_7_/D                |
| -27.586|  -27.586|-7581.119|-7581.119|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_7_/D                |
| -27.586|  -27.586|-7581.107|-7581.107|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_7_/D                |
| -27.583|  -27.583|-7580.894|-7580.894|    13.68%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
| -27.586|  -27.586|-7580.699|-7580.699|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.583|  -27.583|-7580.637|-7580.637|    13.68%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.583|  -27.583|-7580.630|-7580.630|    13.68%|   0:00:00.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.583|  -27.583|-7580.618|-7580.618|    13.68%|   0:00:01.0| 1563.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.586|  -27.586|-7580.614|-7580.614|    13.68%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.583|  -27.583|-7580.552|-7580.552|    13.68%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.583|  -27.583|-7580.547|-7580.547|    13.68%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.586|  -27.586|-7580.380|-7580.380|    13.69%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -27.586|  -27.586|-7580.132|-7580.132|    13.69%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -27.586|  -27.586|-7579.854|-7579.854|    13.69%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -27.586|  -27.586|-7579.634|-7579.634|    13.69%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -27.586|  -27.586|-7579.562|-7579.562|    13.69%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -27.586|  -27.586|-7579.424|-7579.424|    13.69%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_17_/D               |
| -27.586|  -27.586|-7579.394|-7579.394|    13.69%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -27.586|  -27.586|-7579.006|-7579.006|    13.69%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
| -27.583|  -27.583|-7578.923|-7578.923|    13.69%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -27.586|  -27.586|-7578.831|-7578.831|    13.69%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.586|  -27.586|-7578.807|-7578.807|    13.69%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.586|  -27.586|-7578.802|-7578.802|    13.69%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_17_/D               |
| -27.586|  -27.586|-7578.678|-7578.678|    13.69%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
| -27.583|  -27.583|-7578.614|-7578.614|    13.69%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.586|  -27.586|-7578.524|-7578.524|    13.69%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.586|  -27.586|-7578.513|-7578.513|    13.69%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.586|  -27.586|-7578.462|-7578.462|    13.69%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.586|  -27.586|-7578.079|-7578.079|    13.69%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.586|  -27.586|-7578.067|-7578.067|    13.69%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -27.586|  -27.586|-7578.061|-7578.061|    13.69%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.586|  -27.586|-7577.984|-7577.984|    13.69%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.586|  -27.586|-7577.943|-7577.943|    13.69%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.586|  -27.586|-7577.935|-7577.935|    13.69%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.586|  -27.586|-7577.928|-7577.928|    13.69%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.586|  -27.586|-7577.804|-7577.804|    13.69%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.586|  -27.586|-7577.652|-7577.652|    13.69%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
| -27.586|  -27.586|-7577.367|-7577.367|    13.69%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.583|  -27.583|-7577.143|-7577.143|    13.69%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
| -27.586|  -27.586|-7576.845|-7576.845|    13.69%|   0:00:04.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -27.586|  -27.586|-7576.573|-7576.573|    13.69%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -27.587|  -27.587|-7576.521|-7576.521|    13.69%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -27.587|  -27.587|-7576.510|-7576.510|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -27.587|  -27.587|-7576.020|-7576.020|    13.70%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -27.587|  -27.587|-7575.934|-7575.934|    13.70%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
| -27.587|  -27.587|-7575.471|-7575.471|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -27.587|  -27.587|-7575.271|-7575.271|    13.70%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.587|  -27.587|-7574.957|-7574.957|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.587|  -27.587|-7574.786|-7574.786|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.587|  -27.587|-7574.751|-7574.751|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.587|  -27.587|-7574.724|-7574.724|    13.70%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.587|  -27.587|-7574.256|-7574.256|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.587|  -27.587|-7574.253|-7574.253|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.588|  -27.588|-7573.695|-7573.695|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -27.588|  -27.588|-7573.357|-7573.357|    13.70%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
| -27.588|  -27.588|-7571.994|-7571.994|    13.70%|   0:00:02.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -27.585|  -27.585|-7571.918|-7571.918|    13.70%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.588|  -27.588|-7571.605|-7571.605|    13.70%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -27.585|  -27.585|-7571.357|-7571.357|    13.70%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -27.588|  -27.588|-7570.646|-7570.646|    13.70%|   0:00:03.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -27.585|  -27.585|-7570.584|-7570.584|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -27.585|  -27.585|-7570.557|-7570.557|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -27.588|  -27.588|-7570.385|-7570.385|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -27.585|  -27.585|-7570.323|-7570.323|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -27.585|  -27.585|-7570.049|-7570.049|    13.71%|   0:00:02.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -27.585|  -27.585|-7570.037|-7570.037|    13.71%|   0:00:02.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
| -27.585|  -27.585|-7569.967|-7569.967|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -27.585|  -27.585|-7569.963|-7569.963|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.585|  -27.585|-7569.743|-7569.743|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -27.585|  -27.585|-7569.716|-7569.716|    13.71%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.585|  -27.585|-7569.689|-7569.689|    13.71%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.585|  -27.585|-7569.679|-7569.679|    13.71%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.585|  -27.585|-7569.453|-7569.453|    13.71%|   0:00:03.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.585|  -27.585|-7569.380|-7569.380|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.585|  -27.585|-7568.761|-7568.761|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -27.585|  -27.585|-7568.759|-7568.759|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -27.585|  -27.585|-7568.745|-7568.745|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -27.588|  -27.588|-7568.385|-7568.385|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -27.588|  -27.588|-7568.235|-7568.235|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.588|  -27.588|-7567.699|-7567.699|    13.71%|   0:00:02.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -27.588|  -27.588|-7567.266|-7567.266|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -27.588|  -27.588|-7567.263|-7567.263|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -27.588|  -27.588|-7567.203|-7567.203|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
| -27.588|  -27.588|-7567.099|-7567.099|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
| -27.588|  -27.588|-7567.036|-7567.036|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -27.588|  -27.588|-7566.872|-7566.872|    13.71%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
| -27.588|  -27.588|-7566.800|-7566.800|    13.71%|   0:00:02.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
| -27.588|  -27.588|-7566.449|-7566.449|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -27.588|  -27.588|-7566.349|-7566.349|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -27.588|  -27.588|-7566.288|-7566.288|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -27.588|  -27.588|-7566.276|-7566.276|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -27.588|  -27.588|-7566.248|-7566.248|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -27.588|  -27.588|-7566.108|-7566.108|    13.71%|   0:00:02.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -27.588|  -27.588|-7566.107|-7566.107|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -27.588|  -27.588|-7566.009|-7566.009|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -27.588|  -27.588|-7565.894|-7565.894|    13.71%|   0:00:03.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -27.588|  -27.588|-7565.828|-7565.828|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -27.588|  -27.588|-7565.527|-7565.527|    13.71%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -27.588|  -27.588|-7565.461|-7565.461|    13.71%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
| -27.588|  -27.588|-7565.428|-7565.428|    13.72%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
| -27.588|  -27.588|-7565.208|-7565.208|    13.72%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
| -27.588|  -27.588|-7565.188|-7565.188|    13.72%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
| -27.588|  -27.588|-7564.975|-7564.975|    13.72%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -27.588|  -27.588|-7564.971|-7564.971|    13.72%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.588|  -27.588|-7564.935|-7564.935|    13.72%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -27.588|  -27.588|-7564.729|-7564.729|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.588|  -27.588|-7564.575|-7564.575|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.588|  -27.588|-7564.562|-7564.562|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.588|  -27.588|-7564.560|-7564.560|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.588|  -27.588|-7564.508|-7564.508|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
| -27.588|  -27.588|-7564.499|-7564.499|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
| -27.588|  -27.588|-7564.452|-7564.452|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
| -27.588|  -27.588|-7564.448|-7564.448|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
| -27.588|  -27.588|-7564.308|-7564.308|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7564.257|-7564.257|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
| -27.588|  -27.588|-7564.223|-7564.223|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.588|  -27.588|-7564.169|-7564.169|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7564.165|-7564.165|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7564.061|-7564.061|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7564.046|-7564.046|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7563.956|-7563.956|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7563.858|-7563.858|    13.72%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7563.697|-7563.697|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7563.636|-7563.636|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7563.635|-7563.635|    13.72%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.588|  -27.588|-7563.445|-7563.445|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.588|  -27.588|-7563.441|-7563.441|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.588|  -27.588|-7563.432|-7563.432|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
| -27.588|  -27.588|-7563.239|-7563.239|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
| -27.588|  -27.588|-7563.035|-7563.035|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_8_/D                |
| -27.588|  -27.588|-7563.022|-7563.022|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -27.588|  -27.588|-7563.017|-7563.017|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -27.588|  -27.588|-7562.962|-7562.962|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.588|  -27.588|-7562.956|-7562.956|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.588|  -27.588|-7562.926|-7562.926|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.588|  -27.588|-7562.919|-7562.919|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.588|  -27.588|-7562.855|-7562.855|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
| -27.588|  -27.588|-7562.693|-7562.693|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.588|  -27.588|-7562.657|-7562.657|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.588|  -27.588|-7562.631|-7562.631|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
| -27.588|  -27.588|-7562.585|-7562.585|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
| -27.588|  -27.588|-7562.502|-7562.502|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
| -27.588|  -27.588|-7562.492|-7562.492|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
| -27.588|  -27.588|-7562.483|-7562.483|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -27.588|  -27.588|-7562.479|-7562.479|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -27.588|  -27.588|-7562.397|-7562.397|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7562.352|-7562.352|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7562.292|-7562.292|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7562.277|-7562.277|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7562.203|-7562.203|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7562.116|-7562.116|    13.72%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7562.095|-7562.095|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7562.007|-7562.007|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7561.956|-7561.956|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -27.588|  -27.588|-7561.950|-7561.950|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7561.914|-7561.914|    13.72%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -27.588|  -27.588|-7561.826|-7561.826|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -27.588|  -27.588|-7561.755|-7561.755|    13.72%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -27.588|  -27.588|-7561.707|-7561.707|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -27.588|  -27.588|-7561.674|-7561.674|    13.72%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -27.588|  -27.588|-7561.617|-7561.617|    13.72%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.533|-7561.533|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.475|-7561.475|    13.72%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.443|-7561.443|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -27.588|  -27.588|-7561.379|-7561.379|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -27.588|  -27.588|-7561.330|-7561.330|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -27.588|  -27.588|-7561.308|-7561.308|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.266|-7561.266|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.234|-7561.234|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.183|-7561.183|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.110|-7561.110|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.108|-7561.108|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.077|-7561.077|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7561.051|-7561.051|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.996|-7560.996|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.994|-7560.994|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.984|-7560.984|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.888|-7560.888|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.872|-7560.872|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.863|-7560.863|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.771|-7560.771|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.764|-7560.764|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.588|  -27.588|-7560.760|-7560.760|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
| -27.588|  -27.588|-7560.756|-7560.756|    13.73%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
| -27.588|  -27.588|-7559.084|-7559.084|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7556.654|-7556.654|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7552.884|-7552.884|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7551.076|-7551.076|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7550.744|-7550.744|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7549.613|-7549.613|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7548.753|-7548.753|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7548.589|-7548.589|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7548.265|-7548.265|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7547.629|-7547.629|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7546.981|-7546.981|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7541.078|-7541.078|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7540.646|-7540.646|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7533.156|-7533.156|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7529.097|-7529.097|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7522.244|-7522.244|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7518.358|-7518.358|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7515.741|-7515.741|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7508.124|-7508.124|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7504.303|-7504.303|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7502.407|-7502.407|    13.73%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7496.558|-7496.558|    13.73%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7492.677|-7492.677|    13.74%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7487.359|-7487.359|    13.74%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7484.350|-7484.350|    13.74%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7482.253|-7482.253|    13.74%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7481.271|-7481.271|    13.74%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7480.954|-7480.954|    13.74%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7480.824|-7480.824|    13.74%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7480.050|-7480.050|    13.74%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7478.279|-7478.279|    13.74%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7477.395|-7477.395|    13.74%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7477.283|-7477.283|    13.74%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7477.119|-7477.119|    13.74%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7476.105|-7476.105|    13.74%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.588|  -27.588|-7469.719|-7469.719|    13.74%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7464.003|-7464.003|    13.74%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7460.137|-7460.137|    13.75%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7457.203|-7457.203|    13.75%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7450.825|-7450.825|    13.75%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7445.521|-7445.521|    13.75%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7442.267|-7442.267|    13.75%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7442.214|-7442.214|    13.75%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7442.154|-7442.154|    13.75%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7441.736|-7441.736|    13.75%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7439.978|-7439.978|    13.75%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7439.203|-7439.203|    13.76%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7436.460|-7436.460|    13.76%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7434.030|-7434.030|    13.76%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7428.930|-7428.930|    13.76%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7423.832|-7423.832|    13.76%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7423.341|-7423.341|    13.76%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7421.233|-7421.233|    13.77%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7418.953|-7418.953|    13.77%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7414.368|-7414.368|    13.77%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7409.274|-7409.274|    13.77%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7406.781|-7406.781|    13.78%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7405.067|-7405.067|    13.78%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7403.416|-7403.416|    13.78%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7395.820|-7395.820|    13.78%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7391.063|-7391.063|    13.78%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7389.627|-7389.627|    13.78%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7388.410|-7388.410|    13.79%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7383.771|-7383.771|    13.79%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7381.840|-7381.840|    13.79%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.588|  -27.588|-7379.378|-7379.378|    13.79%|   0:00:03.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7379.145|-7379.145|    13.79%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7378.127|-7378.127|    13.79%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7374.336|-7374.336|    13.79%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7373.892|-7373.892|    13.79%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7373.078|-7373.078|    13.79%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_18_/D  |
| -27.588|  -27.588|-7372.330|-7372.330|    13.80%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7371.520|-7371.520|    13.80%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.588|  -27.588|-7366.586|-7366.586|    13.80%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7364.768|-7364.768|    13.80%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.588|  -27.588|-7360.616|-7360.616|    13.80%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
| -27.588|  -27.588|-7357.388|-7357.388|    13.81%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.588|  -27.588|-7354.101|-7354.101|    13.81%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.588|  -27.588|-7351.774|-7351.774|    13.81%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7349.438|-7349.438|    13.81%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
| -27.588|  -27.588|-7346.548|-7346.548|    13.81%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
| -27.588|  -27.588|-7346.260|-7346.260|    13.81%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
| -27.588|  -27.588|-7342.671|-7342.671|    13.81%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.588|  -27.588|-7338.967|-7338.967|    13.81%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -27.588|  -27.588|-7336.261|-7336.261|    13.82%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7336.250|-7336.250|    13.82%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7335.888|-7335.888|    13.82%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.588|  -27.588|-7335.692|-7335.692|    13.82%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.587|  -27.587|-7335.681|-7335.681|    13.82%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.587|  -27.587|-7334.807|-7334.807|    13.82%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.587|  -27.587|-7334.386|-7334.386|    13.82%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.587|  -27.587|-7334.029|-7334.029|    13.82%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.587|  -27.587|-7333.854|-7333.854|    13.82%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.588|  -27.588|-7333.624|-7333.624|    13.82%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.588|  -27.588|-7333.484|-7333.484|    13.82%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7333.390|-7333.390|    13.82%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7332.900|-7332.900|    13.82%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7331.139|-7331.139|    13.82%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7328.798|-7328.798|    13.82%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -27.589|  -27.589|-7327.229|-7327.229|    13.83%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7326.263|-7326.263|    13.83%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7325.518|-7325.518|    13.83%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7325.050|-7325.050|    13.83%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7323.097|-7323.097|    13.83%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7323.049|-7323.049|    13.83%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7317.487|-7317.487|    13.83%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7315.916|-7315.916|    13.83%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7314.646|-7314.646|    13.84%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7313.918|-7313.918|    13.84%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7310.700|-7310.700|    13.84%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
| -27.589|  -27.589|-7307.092|-7307.092|    13.84%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7305.362|-7305.362|    13.85%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7304.159|-7304.159|    13.85%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7302.861|-7302.861|    13.85%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7302.426|-7302.426|    13.85%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7300.591|-7300.591|    13.85%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7297.762|-7297.762|    13.85%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7296.738|-7296.738|    13.85%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7292.783|-7292.783|    13.85%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7291.639|-7291.639|    13.86%|   0:00:03.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7291.288|-7291.288|    13.86%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7291.278|-7291.278|    13.86%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7289.476|-7289.476|    13.86%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7289.101|-7289.101|    13.87%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7288.854|-7288.854|    13.87%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7288.524|-7288.524|    13.87%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.589|  -27.589|-7286.873|-7286.873|    13.87%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7284.209|-7284.209|    13.87%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7283.665|-7283.665|    13.87%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7283.335|-7283.335|    13.88%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7280.384|-7280.384|    13.88%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7280.364|-7280.364|    13.88%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7279.507|-7279.507|    13.88%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7276.317|-7276.317|    13.89%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7274.038|-7274.038|    13.89%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7272.363|-7272.363|    13.89%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7272.034|-7272.034|    13.89%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7271.472|-7271.472|    13.89%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7269.056|-7269.056|    13.89%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7268.784|-7268.784|    13.90%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7267.609|-7267.609|    13.90%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7266.869|-7266.869|    13.90%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7265.365|-7265.365|    13.90%|   0:00:01.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7262.666|-7262.666|    13.90%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7261.196|-7261.196|    13.91%|   0:00:02.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7260.848|-7260.848|    13.91%|   0:00:00.0| 1603.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7257.158|-7257.158|    13.91%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7256.241|-7256.241|    13.91%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7254.217|-7254.217|    13.91%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7253.527|-7253.527|    13.92%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7249.701|-7249.701|    13.92%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7246.140|-7246.140|    13.92%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.589|  -27.589|-7244.443|-7244.443|    13.93%|   0:00:03.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7243.928|-7243.928|    13.93%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7242.739|-7242.739|    13.93%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7242.681|-7242.681|    13.94%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7239.627|-7239.627|    13.94%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7238.494|-7238.494|    13.95%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7238.484|-7238.484|    13.95%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7235.079|-7235.079|    13.95%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7233.383|-7233.383|    13.96%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7231.573|-7231.573|    13.96%|   0:00:03.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7231.507|-7231.507|    13.97%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7230.798|-7230.798|    13.97%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.589|  -27.589|-7228.132|-7228.132|    13.97%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -27.589|  -27.589|-7227.484|-7227.484|    13.97%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -27.589|  -27.589|-7223.023|-7223.023|    13.98%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -27.589|  -27.589|-7222.497|-7222.497|    13.98%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -27.589|  -27.589|-7222.437|-7222.437|    13.98%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -27.589|  -27.589|-7222.045|-7222.045|    13.98%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -27.589|  -27.589|-7221.621|-7221.621|    13.98%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -27.589|  -27.589|-7221.619|-7221.619|    13.99%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -27.589|  -27.589|-7220.535|-7220.535|    13.99%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7220.099|-7220.099|    13.99%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7218.720|-7218.720|    13.99%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7215.988|-7215.988|    13.99%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7215.292|-7215.292|    13.99%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7212.877|-7212.877|    13.99%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7212.746|-7212.746|    13.99%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7212.615|-7212.615|    13.99%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7211.102|-7211.102|    14.00%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7210.351|-7210.351|    14.00%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7210.051|-7210.051|    14.00%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7209.795|-7209.795|    14.00%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7207.961|-7207.961|    14.00%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7206.500|-7206.500|    14.01%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7205.885|-7205.885|    14.01%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7203.561|-7203.561|    14.01%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7203.295|-7203.295|    14.01%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7202.060|-7202.060|    14.01%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7201.307|-7201.307|    14.01%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7200.897|-7200.897|    14.02%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7200.050|-7200.050|    14.02%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7199.061|-7199.061|    14.02%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7198.410|-7198.410|    14.02%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7198.139|-7198.139|    14.02%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7196.886|-7196.886|    14.03%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7196.343|-7196.343|    14.03%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7196.103|-7196.103|    14.03%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7195.807|-7195.807|    14.03%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7194.852|-7194.852|    14.04%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7194.210|-7194.210|    14.04%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7193.245|-7193.245|    14.04%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7192.232|-7192.232|    14.04%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7191.315|-7191.315|    14.04%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7191.170|-7191.170|    14.04%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7190.878|-7190.878|    14.05%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7190.132|-7190.132|    14.05%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7189.967|-7189.967|    14.05%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7188.588|-7188.588|    14.05%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7188.068|-7188.068|    14.05%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7187.353|-7187.353|    14.05%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -27.589|  -27.589|-7186.383|-7186.383|    14.06%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.589|  -27.589|-7185.582|-7185.582|    14.06%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7184.694|-7184.694|    14.06%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7184.518|-7184.518|    14.06%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7184.292|-7184.292|    14.06%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_19_/D  |
| -27.589|  -27.589|-7183.987|-7183.987|    14.06%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -27.589|  -27.589|-7183.931|-7183.931|    14.06%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -27.589|  -27.589|-7184.397|-7184.397|    14.07%|   0:00:02.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_17_/D  |
| -27.589|  -27.589|-7183.943|-7183.943|    14.07%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_17_/D   |
| -27.589|  -27.589|-7183.706|-7183.706|    14.07%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_17_/D  |
| -27.589|  -27.589|-7183.451|-7183.451|    14.07%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.589|  -27.589|-7183.250|-7183.250|    14.07%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.589|  -27.589|-7183.202|-7183.202|    14.07%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.589|  -27.589|-7182.252|-7182.252|    14.07%|   0:00:00.0| 1584.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.589|  -27.589|-7179.490|-7179.490|    14.07%|   0:00:03.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7179.320|-7179.320|    14.07%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7177.338|-7177.338|    14.07%|   0:00:01.0| 1584.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7176.017|-7176.017|    14.08%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7175.803|-7175.803|    14.08%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7174.755|-7174.755|    14.08%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7174.268|-7174.268|    14.08%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7173.542|-7173.542|    14.08%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7172.694|-7172.694|    14.08%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
| -27.589|  -27.589|-7171.716|-7171.716|    14.09%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7171.073|-7171.073|    14.09%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7169.962|-7169.962|    14.09%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_17_/D  |
| -27.589|  -27.589|-7168.912|-7168.912|    14.09%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_17_/D  |
| -27.589|  -27.589|-7168.672|-7168.672|    14.09%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7167.397|-7167.397|    14.09%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_17_/D  |
| -27.589|  -27.589|-7164.402|-7164.402|    14.09%|   0:00:03.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7163.136|-7163.136|    14.09%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_17_/D  |
| -27.589|  -27.589|-7162.565|-7162.565|    14.09%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7162.288|-7162.288|    14.10%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7161.076|-7161.076|    14.10%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7160.984|-7160.984|    14.10%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7160.263|-7160.263|    14.10%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7159.193|-7159.193|    14.11%|   0:00:02.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_17_/D   |
| -27.589|  -27.589|-7158.143|-7158.143|    14.11%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
| -27.589|  -27.589|-7157.276|-7157.276|    14.11%|   0:00:03.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
| -27.589|  -27.589|-7157.123|-7157.123|    14.11%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
| -27.589|  -27.589|-7156.386|-7156.386|    14.11%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
| -27.589|  -27.589|-7155.407|-7155.407|    14.11%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
| -27.589|  -27.589|-7155.248|-7155.248|    14.11%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
| -27.589|  -27.589|-7154.235|-7154.235|    14.12%|   0:00:02.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7154.146|-7154.146|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7153.945|-7153.945|    14.12%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7153.592|-7153.592|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7153.032|-7153.032|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7152.884|-7152.884|    14.12%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7152.852|-7152.852|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7152.580|-7152.580|    14.12%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.589|  -27.589|-7152.373|-7152.373|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_17_/D                       |
| -27.589|  -27.589|-7152.341|-7152.341|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_17_/D                       |
| -27.589|  -27.589|-7152.124|-7152.124|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
| -27.589|  -27.589|-7151.803|-7151.803|    14.12%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_16_/D  |
| -27.589|  -27.589|-7151.210|-7151.210|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
| -27.589|  -27.589|-7151.165|-7151.165|    14.12%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
| -27.589|  -27.589|-7151.069|-7151.069|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_16_/D   |
| -27.589|  -27.589|-7151.049|-7151.049|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_16_/D   |
| -27.589|  -27.589|-7149.931|-7149.931|    14.12%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
| -27.589|  -27.589|-7149.626|-7149.626|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_16_/D   |
| -27.589|  -27.589|-7149.124|-7149.124|    14.12%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
| -27.589|  -27.589|-7148.979|-7148.979|    14.12%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
| -27.589|  -27.589|-7148.114|-7148.114|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
| -27.589|  -27.589|-7147.829|-7147.829|    14.13%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
| -27.589|  -27.589|-7147.400|-7147.400|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_/D   |
| -27.589|  -27.589|-7146.875|-7146.875|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
| -27.589|  -27.589|-7146.689|-7146.689|    14.13%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
| -27.589|  -27.589|-7146.456|-7146.456|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
| -27.589|  -27.589|-7146.239|-7146.239|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
| -27.589|  -27.589|-7146.156|-7146.156|    14.13%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_16_/D  |
| -27.589|  -27.589|-7146.011|-7146.011|    14.13%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
| -27.589|  -27.589|-7145.967|-7145.967|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
| -27.589|  -27.589|-7145.143|-7145.143|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
| -27.589|  -27.589|-7144.666|-7144.666|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
| -27.589|  -27.589|-7143.882|-7143.882|    14.13%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
| -27.589|  -27.589|-7143.834|-7143.834|    14.13%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_/D   |
| -27.589|  -27.589|-7142.736|-7142.736|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -27.589|  -27.589|-7142.273|-7142.273|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -27.589|  -27.589|-7141.711|-7141.711|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -27.589|  -27.589|-7140.982|-7140.982|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -27.589|  -27.589|-7140.833|-7140.833|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -27.589|  -27.589|-7140.578|-7140.578|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -27.589|  -27.589|-7140.204|-7140.204|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -27.589|  -27.589|-7139.002|-7139.002|    14.14%|   0:00:02.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
| -27.589|  -27.589|-7138.955|-7138.955|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
| -27.589|  -27.589|-7138.859|-7138.859|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
| -27.589|  -27.589|-7138.596|-7138.596|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
| -27.589|  -27.589|-7138.582|-7138.582|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
| -27.589|  -27.589|-7138.325|-7138.325|    14.14%|   0:00:02.0| 1582.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_15_/D   |
| -27.589|  -27.589|-7138.252|-7138.252|    14.14%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_15_/D   |
| -27.589|  -27.589|-7138.005|-7138.005|    14.14%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_15_/D  |
| -27.589|  -27.589|-7137.712|-7137.712|    14.14%|   0:00:01.0| 1582.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
| -27.589|  -27.589|-7137.644|-7137.644|    14.14%|   0:00:00.0| 1582.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
| -27.589|  -27.589|-7137.161|-7137.161|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_15_/D   |
| -27.589|  -27.589|-7137.113|-7137.113|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_15_/D   |
| -27.589|  -27.589|-7137.004|-7137.004|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_15_/D   |
| -27.589|  -27.589|-7136.916|-7136.916|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_14_/D  |
| -27.589|  -27.589|-7136.885|-7136.885|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_14_/D  |
| -27.589|  -27.589|-7136.870|-7136.870|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_14_/D  |
| -27.589|  -27.589|-7135.799|-7135.799|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
| -27.589|  -27.589|-7135.520|-7135.520|    14.14%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
| -27.589|  -27.589|-7135.374|-7135.374|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
| -27.589|  -27.589|-7135.374|-7135.374|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:11 real=0:07:12 mem=1563.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.011|  -27.589|  -0.095|-7135.374|    14.14%|   0:00:00.0| 1563.0M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/D    |
|   0.013|  -27.589|   0.000|-7135.378|    14.14%|   0:00:01.0| 1582.0M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|   0.021|  -27.589|   0.000|-7130.573|    14.15%|   0:00:00.0| 1582.0M|        NA|       NA| NA                                                 |
|   0.021|  -27.589|   0.000|-7130.573|    14.15%|   0:00:00.0| 1582.0M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1582.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:12 real=0:07:13 mem=1582.0M) ***
** GigaOpt Optimizer WNS Slack -27.589 TNS Slack -7130.573 Density 14.15
*** Starting refinePlace (0:38:32 mem=1598.0M) ***
Total net bbox length = 1.289e+06 (6.935e+05 5.955e+05) (ext = 1.214e+05)
Move report: Timing Driven Placement moves 677 insts, mean move: 3.82 um, max move: 14.00 um
	Max move on inst (sfp_instance/U6757): (790.40, 343.00) --> (799.00, 337.60)
	Runtime: CPU: 0:00:07.1 REAL: 0:00:07.0 MEM: 1694.0MB
Move report: Detail placement moves 8430 insts, mean move: 1.12 um, max move: 11.40 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1476): (636.80, 1068.40) --> (648.20, 1068.40)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 1694.0MB
Summary Report:
Instances move: 8789 (out of 40814 movable)
Mean displacement: 1.33 um
Max displacement: 14.20 um (Instance: sfp_instance/U6838) (793, 344.8) -> (801.8, 339.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.283e+06 (6.872e+05 5.961e+05) (ext = 1.214e+05)
Runtime: CPU: 0:00:11.7 REAL: 0:00:11.0 MEM: 1694.0MB
*** Finished refinePlace (0:38:44 mem=1694.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1694.0M)


Density : 0.1415
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:12.7 real=0:00:13.0 mem=1694.0M) ***
** GigaOpt Optimizer WNS Slack -27.589 TNS Slack -7130.694 Density 14.15
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 197 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:26 real=0:07:26 mem=1694.0M) ***

End: GigaOpt Optimization in TNS mode
Info: 99 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.589  TNS Slack -7130.694 Density 14.15
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    14.15%|        -| -27.589|-7130.694|   0:00:00.0| 1590.1M|
|    14.14%|       26| -27.589|-7130.694|   0:00:01.0| 1591.1M|
|    14.13%|      191| -27.589|-7130.725|   0:00:02.0| 1591.1M|
|    14.13%|        6| -27.589|-7130.731|   0:00:00.0| 1591.1M|
|    14.13%|        0| -27.589|-7130.731|   0:00:00.0| 1591.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.589  TNS Slack -7130.731 Density 14.13
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 197 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:03.0) **
*** Starting refinePlace (0:38:49 mem=1591.1M) ***
Total net bbox length = 1.283e+06 (6.873e+05 5.961e+05) (ext = 1.218e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1591.1MB
Summary Report:
Instances move: 0 (out of 40788 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.283e+06 (6.873e+05 5.961e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1591.1MB
*** Finished refinePlace (0:38:50 mem=1591.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1591.1M)


Density : 0.1413
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1591.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1442.25M, totSessionCpu=0:38:50).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=46505  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 46505 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 197 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.152880e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 46308 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 1.347113e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 161008
[NR-eagl] Layer2(M2)(V) length: 3.654488e+05um, number of vias: 224889
[NR-eagl] Layer3(M3)(H) length: 4.686776e+05um, number of vias: 17670
[NR-eagl] Layer4(M4)(V) length: 2.018445e+05um, number of vias: 7486
[NR-eagl] Layer5(M5)(H) length: 2.419533e+05um, number of vias: 2811
[NR-eagl] Layer6(M6)(V) length: 6.798025e+04um, number of vias: 1402
[NR-eagl] Layer7(M7)(H) length: 2.975594e+04um, number of vias: 1664
[NR-eagl] Layer8(M8)(V) length: 2.759426e+04um, number of vias: 0
[NR-eagl] Total length: 1.403255e+06um, number of vias: 416930
[NR-eagl] End Peak syMemory usage = 1415.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.19 seconds
Extraction called for design 'core' of instances=40791 and nets=47972 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1407.863M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1498.96 CPU=0:00:07.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1499.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 99 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6   |    92   |     3   |      3  |     0   |     0   |     0   |     0   | -27.76 |          0|          0|          0|  14.13  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.76 |          3|          0|          4|  14.13  |   0:00:00.0|    1594.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.76 |          0|          0|          0|  14.13  |   0:00:00.0|    1594.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1594.4M) ***

*** Starting refinePlace (0:39:13 mem=1626.4M) ***
Total net bbox length = 1.283e+06 (6.873e+05 5.961e+05) (ext = 1.218e+05)
Move report: Detail placement moves 4 insts, mean move: 2.15 um, max move: 3.40 um
	Max move on inst (sfp_instance/U2035): (692.20, 427.60) --> (688.80, 427.60)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1626.4MB
Summary Report:
Instances move: 4 (out of 40791 movable)
Mean displacement: 2.15 um
Max displacement: 3.40 um (Instance: sfp_instance/U2035) (692.2, 427.6) -> (688.8, 427.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 1.283e+06 (6.873e+05 5.961e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1626.4MB
*** Finished refinePlace (0:39:14 mem=1626.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1626.4M)


Density : 0.1413
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1626.4M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.589 -> -27.761 (bump = 0.172)
Begin: GigaOpt postEco optimization
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.761 TNS Slack -7166.764 Density 14.13
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.761|  -27.761|-7166.764|-7166.764|    14.13%|   0:00:00.0| 1609.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.712|  -27.712|-7166.103|-7166.103|    14.14%|   0:00:03.0| 1590.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.702|  -27.702|-7165.927|-7165.927|    14.14%|   0:00:00.0| 1590.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.697|  -27.697|-7165.541|-7165.541|    14.14%|   0:00:01.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.693|  -27.693|-7165.477|-7165.477|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.695|  -27.695|-7163.852|-7163.852|    14.14%|   0:00:01.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.695|  -27.695|-7164.428|-7164.428|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.688|  -27.688|-7164.270|-7164.270|    14.14%|   0:00:01.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.685|  -27.685|-7164.216|-7164.216|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.678|  -27.678|-7163.943|-7163.943|    14.14%|   0:00:01.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.674|  -27.674|-7164.270|-7164.270|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.666|  -27.666|-7164.117|-7164.117|    14.14%|   0:00:08.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.666|  -27.666|-7163.935|-7163.935|    14.14%|   0:00:01.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.663|  -27.663|-7163.873|-7163.873|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.659|  -27.659|-7163.823|-7163.823|    14.14%|   0:00:01.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.659|  -27.659|-7163.631|-7163.631|    14.14%|   0:00:01.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.659|  -27.659|-7163.535|-7163.535|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.659|  -27.659|-7163.535|-7163.535|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.2 real=0:00:18.0 mem=1589.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.002|  -27.659|  -0.005|-7163.535|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|   0.000|  -27.659|   0.000|-7163.536|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1589.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.5 real=0:00:18.0 mem=1589.3M) ***
** GigaOpt Optimizer WNS Slack -27.659 TNS Slack -7163.536 Density 14.14
*** Starting refinePlace (0:39:38 mem=1589.3M) ***
Total net bbox length = 1.284e+06 (6.874e+05 5.961e+05) (ext = 1.218e+05)
Move report: Detail placement moves 4 insts, mean move: 1.40 um, max move: 1.80 um
	Max move on inst (sfp_instance/FE_OCPC9320_n1531): (631.00, 346.60) --> (631.00, 348.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1589.3MB
Summary Report:
Instances move: 4 (out of 40840 movable)
Mean displacement: 1.40 um
Max displacement: 1.80 um (Instance: sfp_instance/FE_OCPC9320_n1531) (631, 346.6) -> (631, 348.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.284e+06 (6.874e+05 5.961e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1589.3MB
*** Finished refinePlace (0:39:38 mem=1589.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1589.3M)


Density : 0.1414
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1589.3M) ***
** GigaOpt Optimizer WNS Slack -27.659 TNS Slack -7163.536 Density 14.14
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 144 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:20.6 real=0:00:21.0 mem=1589.3M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.589 -> -27.659 (bump = 0.07)
Begin: GigaOpt nonLegal postEco optimization
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.659 TNS Slack -7163.536 Density 14.14
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.659|  -27.659|-7163.536|-7163.536|    14.14%|   0:00:00.0| 1589.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.654|  -27.654|-7163.546|-7163.546|    14.14%|   0:00:03.0| 1610.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.654|  -27.654|-7163.546|-7163.546|    14.14%|   0:00:00.0| 1610.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=1610.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1610.4M) ***
** GigaOpt Optimizer WNS Slack -27.654 TNS Slack -7163.546 Density 14.14
*** Starting refinePlace (0:39:47 mem=1610.4M) ***
Total net bbox length = 1.284e+06 (6.874e+05 5.962e+05) (ext = 1.218e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1610.4MB
Summary Report:
Instances move: 0 (out of 40840 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.284e+06 (6.874e+05 5.962e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1610.4MB
*** Finished refinePlace (0:39:47 mem=1610.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1610.4M)


Density : 0.1414
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1610.4M) ***
** GigaOpt Optimizer WNS Slack -27.654 TNS Slack -7163.546 Density 14.14
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.654|  -27.654|-7163.546|-7163.546|    14.14%|   0:00:00.0| 1610.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.650|  -27.650|-7163.413|-7163.413|    14.14%|   0:00:02.0| 1610.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.650|  -27.650|-7163.413|-7163.413|    14.14%|   0:00:00.0| 1610.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1610.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=1610.4M) ***
** GigaOpt Optimizer WNS Slack -27.650 TNS Slack -7163.413 Density 14.14
*** Starting refinePlace (0:39:51 mem=1610.4M) ***
Total net bbox length = 1.284e+06 (6.875e+05 5.964e+05) (ext = 1.218e+05)
Move report: Detail placement moves 47 insts, mean move: 1.49 um, max move: 6.40 um
	Max move on inst (sfp_instance/FE_OCPC7973_n5568): (787.80, 352.00) --> (788.80, 357.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1610.4MB
Summary Report:
Instances move: 47 (out of 40842 movable)
Mean displacement: 1.49 um
Max displacement: 6.40 um (Instance: sfp_instance/FE_OCPC7973_n5568) (787.8, 352) -> (788.8, 357.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 1.284e+06 (6.875e+05 5.964e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1610.4MB
*** Finished refinePlace (0:39:52 mem=1610.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1610.4M)


Density : 0.1414
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1610.4M) ***
** GigaOpt Optimizer WNS Slack -27.650 TNS Slack -7163.413 Density 14.14
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.5 real=0:00:09.0 mem=1610.4M) ***

End: GigaOpt nonLegal postEco optimization
GigaOpt: WNS changes after routing: -27.589 -> -27.650 (bump = 0.061)
Begin: GigaOpt postEco optimization
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.650 TNS Slack -7163.413 Density 14.14
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.650|  -27.650|-7163.413|-7163.413|    14.14%|   0:00:00.0| 1610.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.646|  -27.646|-7162.963|-7162.963|    14.14%|   0:00:12.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.646|  -27.646|-7163.305|-7163.305|    14.15%|   0:00:10.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.640|  -27.640|-7163.047|-7163.047|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.5 real=0:00:23.0 mem=1608.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.5 real=0:00:23.0 mem=1608.4M) ***
** GigaOpt Optimizer WNS Slack -27.640 TNS Slack -7163.007 Density 14.15
*** Starting refinePlace (0:40:21 mem=1608.4M) ***
Total net bbox length = 1.284e+06 (6.875e+05 5.965e+05) (ext = 1.218e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1608.4MB
Summary Report:
Instances move: 0 (out of 40854 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.284e+06 (6.875e+05 5.965e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1608.4MB
*** Finished refinePlace (0:40:21 mem=1608.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1608.4M)


Density : 0.1415
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1608.4M) ***
** GigaOpt Optimizer WNS Slack -27.640 TNS Slack -7163.007 Density 14.15
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:25.6 real=0:00:26.0 mem=1608.4M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.077%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1574.0M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.640 TNS Slack -7163.007 Density 14.15
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
| -27.640|  -27.640|-7163.007|-7163.007|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:02.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_19_/D  |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:03.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_17_/D  |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_14_/D                       |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_12_/D  |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:02.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_10_/D                       |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_/D    |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_5_/D    |
| -27.640|  -27.640|-7161.931|-7161.931|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
| -27.640|  -27.640|-7161.838|-7161.838|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_3_/D    |
| -27.640|  -27.640|-7161.154|-7161.154|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_3_/D   |
| -27.640|  -27.640|-7160.862|-7160.862|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_3_/D    |
| -27.640|  -27.640|-7160.854|-7160.854|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
| -27.640|  -27.640|-7160.854|-7160.854|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_2_/D    |
| -27.640|  -27.640|-7160.854|-7160.854|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
| -27.640|  -27.640|-7160.854|-7160.854|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.640|  -27.640|-7155.995|-7155.995|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.640|  -27.640|-7151.689|-7151.689|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.640|  -27.640|-7148.667|-7148.667|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_95_/E                                           |
| -27.640|  -27.640|-7148.664|-7148.664|    14.15%|   0:00:01.0| 1608.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_121_/E                                          |
| -27.640|  -27.640|-7148.465|-7148.465|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |         |         |          |            |        |          |         | _reg_77_/D                                         |
| -27.640|  -27.640|-7148.465|-7148.465|    14.15%|   0:00:00.0| 1608.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.5 real=0:00:16.0 mem=1608.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.6 real=0:00:16.0 mem=1608.4M) ***
** GigaOpt Optimizer WNS Slack -27.640 TNS Slack -7148.465 Density 14.15
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:16.1 real=0:00:16.0 mem=1608.4M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:32:16, real = 0:32:13, mem = 1440.5M, totSessionCpu=0:40:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=1440.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1440.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1448.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1448.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.640 | -27.640 |  0.003  |
|           TNS (ns):| -7148.5 | -7148.5 |  0.000  |
|    Violating Paths:|  3495   |  3495   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     97 (97)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.145%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1448.5M
Info: 99 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.17MB/1185.17MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.17MB/1185.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.17MB/1185.17MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 13:16:11 (2025-Mar-20 20:16:11 GMT)
2025-Mar-20 13:16:11 (2025-Mar-20 20:16:11 GMT): 10%
2025-Mar-20 13:16:11 (2025-Mar-20 20:16:11 GMT): 20%
2025-Mar-20 13:16:11 (2025-Mar-20 20:16:11 GMT): 30%
2025-Mar-20 13:16:11 (2025-Mar-20 20:16:11 GMT): 40%
2025-Mar-20 13:16:11 (2025-Mar-20 20:16:11 GMT): 50%
2025-Mar-20 13:16:12 (2025-Mar-20 20:16:12 GMT): 60%
2025-Mar-20 13:16:12 (2025-Mar-20 20:16:12 GMT): 70%
2025-Mar-20 13:16:12 (2025-Mar-20 20:16:12 GMT): 80%
2025-Mar-20 13:16:12 (2025-Mar-20 20:16:12 GMT): 90%

Finished Levelizing
2025-Mar-20 13:16:12 (2025-Mar-20 20:16:12 GMT)

Starting Activity Propagation
2025-Mar-20 13:16:12 (2025-Mar-20 20:16:12 GMT)
2025-Mar-20 13:16:12 (2025-Mar-20 20:16:12 GMT): 10%
2025-Mar-20 13:16:13 (2025-Mar-20 20:16:13 GMT): 20%

Finished Activity Propagation
2025-Mar-20 13:16:14 (2025-Mar-20 20:16:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1186.71MB/1186.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 13:16:14 (2025-Mar-20 20:16:14 GMT)
 ... Calculating switching power
2025-Mar-20 13:16:14 (2025-Mar-20 20:16:14 GMT): 10%
2025-Mar-20 13:16:14 (2025-Mar-20 20:16:14 GMT): 20%
2025-Mar-20 13:16:14 (2025-Mar-20 20:16:14 GMT): 30%
2025-Mar-20 13:16:14 (2025-Mar-20 20:16:14 GMT): 40%
2025-Mar-20 13:16:14 (2025-Mar-20 20:16:14 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 13:16:16 (2025-Mar-20 20:16:16 GMT): 60%
2025-Mar-20 13:16:19 (2025-Mar-20 20:16:19 GMT): 70%
2025-Mar-20 13:16:22 (2025-Mar-20 20:16:22 GMT): 80%
2025-Mar-20 13:16:23 (2025-Mar-20 20:16:23 GMT): 90%

Finished Calculating power
2025-Mar-20 13:16:24 (2025-Mar-20 20:16:24 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1186.81MB/1186.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1186.81MB/1186.81MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:13, mem(process/total)=1186.81MB/1186.81MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 13:16:24 (2025-Mar-20 20:16:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.67980939 	   64.7168%
Total Switching Power:      59.13323851 	   34.2668%
Total Leakage Power:         1.75391088 	    1.0164%
Total Power:               172.56695839
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         49.02       3.677      0.3286       53.03       30.73
Macro                                  0       1.405           0       1.405      0.8142
IO                                     0           0     7.6e-07     7.6e-07   4.404e-07
Combinational                      62.41       54.05       1.424       117.9       68.31
Clock (Combinational)             0.2456           0    0.001127      0.2468       0.143
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.7       59.13       1.754       172.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.7       59.13       1.754       172.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2456           0    0.001127      0.2468       0.143
-----------------------------------------------------------------------------------------
Total                             0.2456           0    0.001127      0.2468       0.143
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5056
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.76642e-10 F
* 		Total instances in design: 40857
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1187.07MB/1187.07MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -27.640  TNS Slack -7148.465 Density 14.15
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    14.15%|        -| -27.640|-7148.465|   0:00:00.0| 1597.3M|
|    14.15%|        0| -27.640|-7148.465|   0:00:04.0| 1597.3M|
|    14.15%|       16| -27.640|-7145.907|   0:00:37.0| 1597.3M|
|    14.15%|        5| -27.640|-7145.896|   0:00:04.0| 1597.3M|
|    14.13%|     1797| -27.637|-7141.181|   0:00:14.0| 1597.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.637  TNS Slack -7141.181 Density 14.13
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:01) (real = 0:01:01) **
Executing incremental physical updates
*** Starting refinePlace (0:42:00 mem=1562.9M) ***
Total net bbox length = 1.284e+06 (6.876e+05 5.964e+05) (ext = 1.218e+05)
Move report: Detail placement moves 32 insts, mean move: 1.29 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/U107): (482.80, 438.40) --> (482.80, 443.80)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1562.9MB
Summary Report:
Instances move: 32 (out of 40849 movable)
Mean displacement: 1.29 um
Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/U107) (482.8, 438.4) -> (482.8, 443.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 1.284e+06 (6.877e+05 5.964e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1562.9MB
*** Finished refinePlace (0:42:01 mem=1562.9M) ***
Checking setup slack degradation ...
Info: 99 clock nets excluded from IPO operation.
Info: 99 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.637|  -27.637|-7141.181|-7141.181|    14.13%|   0:00:00.0| 1597.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1597.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1597.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1248.66MB/1248.66MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1248.66MB/1248.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1248.66MB/1248.66MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT)
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 10%
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 20%
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 30%
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 40%
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 50%
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 60%
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 70%
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 80%
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT): 90%

Finished Levelizing
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT)

Starting Activity Propagation
2025-Mar-20 13:17:34 (2025-Mar-20 20:17:34 GMT)
2025-Mar-20 13:17:35 (2025-Mar-20 20:17:35 GMT): 10%
2025-Mar-20 13:17:35 (2025-Mar-20 20:17:35 GMT): 20%

Finished Activity Propagation
2025-Mar-20 13:17:36 (2025-Mar-20 20:17:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1248.81MB/1248.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 13:17:36 (2025-Mar-20 20:17:36 GMT)
 ... Calculating switching power
2025-Mar-20 13:17:37 (2025-Mar-20 20:17:37 GMT): 10%
2025-Mar-20 13:17:37 (2025-Mar-20 20:17:37 GMT): 20%
2025-Mar-20 13:17:37 (2025-Mar-20 20:17:37 GMT): 30%
2025-Mar-20 13:17:37 (2025-Mar-20 20:17:37 GMT): 40%
2025-Mar-20 13:17:37 (2025-Mar-20 20:17:37 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 13:17:39 (2025-Mar-20 20:17:39 GMT): 60%
2025-Mar-20 13:17:42 (2025-Mar-20 20:17:42 GMT): 70%
2025-Mar-20 13:17:45 (2025-Mar-20 20:17:45 GMT): 80%
2025-Mar-20 13:17:46 (2025-Mar-20 20:17:46 GMT): 90%

Finished Calculating power
2025-Mar-20 13:17:46 (2025-Mar-20 20:17:46 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total)=1248.81MB/1248.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1248.81MB/1248.81MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1248.81MB/1248.81MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 13:17:46 (2025-Mar-20 20:17:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.48339901 	   64.7093%
Total Switching Power:      59.05719166 	   34.2791%
Total Leakage Power:         1.74295723 	    1.0117%
Total Power:               172.28354743
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         49.03       3.666      0.3286       53.02       30.78
Macro                                  0       1.403           0       1.403      0.8145
IO                                     0           0     7.6e-07     7.6e-07   4.411e-07
Combinational                      62.21       53.99       1.413       117.6       68.26
Clock (Combinational)             0.2456           0    0.001127      0.2468      0.1432
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.5       59.06       1.743       172.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.5       59.06       1.743       172.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2456           0    0.001127      0.2468      0.1432
-----------------------------------------------------------------------------------------
Total                             0.2456           0    0.001127      0.2468      0.1432
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5049
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.76093e-10 F
* 		Total instances in design: 40852
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1248.81MB/1248.81MB)

*** Finished Leakage Power Optimization (cpu=0:01:22, real=0:01:22, mem=1440.75M, totSessionCpu=0:42:21).
Extraction called for design 'core' of instances=40852 and nets=48033 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 1413.910M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1495.97 CPU=0:00:07.8 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.2  real=0:00:11.0  mem= 1496.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1195.32MB/1195.32MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1195.33MB/1195.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1195.33MB/1195.33MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-20 13:18:00 (2025-Mar-20 20:18:00 GMT)
2025-Mar-20 13:18:01 (2025-Mar-20 20:18:01 GMT): 10%
2025-Mar-20 13:18:01 (2025-Mar-20 20:18:01 GMT): 20%

Finished Activity Propagation
2025-Mar-20 13:18:02 (2025-Mar-20 20:18:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1196.19MB/1196.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 13:18:02 (2025-Mar-20 20:18:02 GMT)
 ... Calculating switching power
2025-Mar-20 13:18:03 (2025-Mar-20 20:18:03 GMT): 10%
2025-Mar-20 13:18:03 (2025-Mar-20 20:18:03 GMT): 20%
2025-Mar-20 13:18:03 (2025-Mar-20 20:18:03 GMT): 30%
2025-Mar-20 13:18:03 (2025-Mar-20 20:18:03 GMT): 40%
2025-Mar-20 13:18:03 (2025-Mar-20 20:18:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 13:18:05 (2025-Mar-20 20:18:05 GMT): 60%
2025-Mar-20 13:18:08 (2025-Mar-20 20:18:08 GMT): 70%
2025-Mar-20 13:18:11 (2025-Mar-20 20:18:11 GMT): 80%
2025-Mar-20 13:18:11 (2025-Mar-20 20:18:11 GMT): 90%

Finished Calculating power
2025-Mar-20 13:18:12 (2025-Mar-20 20:18:12 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1196.19MB/1196.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1196.19MB/1196.19MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1196.19MB/1196.19MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 13:18:12 (2025-Mar-20 20:18:12 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.48340036 	   64.7093%
Total Switching Power:      59.05719166 	   34.2791%
Total Leakage Power:         1.74295723 	    1.0117%
Total Power:               172.28354879
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         49.03       3.666      0.3286       53.02       30.78
Macro                                  0       1.403           0       1.403      0.8145
IO                                     0           0     7.6e-07     7.6e-07   4.411e-07
Combinational                      62.21       53.99       1.413       117.6       68.26
Clock (Combinational)             0.2456           0    0.001127      0.2468      0.1432
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.5       59.06       1.743       172.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.5       59.06       1.743       172.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2456           0    0.001127      0.2468      0.1432
-----------------------------------------------------------------------------------------
Total                             0.2456           0    0.001127      0.2468      0.1432
-----------------------------------------------------------------------------------------
Total leakage power = 1.74296 mW
Cell usage statistics:  
Library tcbn65gpluswc , 40849 cells ( 100.000000%) , 1.74296 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1196.61MB/1196.61MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:34:20, real = 0:34:17, mem = 1438.7M, totSessionCpu=0:42:47 **
** Profile ** Start :  cpu=0:00:00.0, mem=1438.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=1438.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1448.8M
** Profile ** Total reports :  cpu=0:00:02.4, mem=1440.7M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1440.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.633 | -27.633 |  0.003  |
|           TNS (ns):| -7140.4 | -7140.4 |  0.000  |
|    Violating Paths:|  3450   |  3450   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     97 (97)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.132%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1440.7M
**optDesign ... cpu = 0:34:23, real = 0:34:21, mem = 1438.7M, totSessionCpu=0:42:50 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:42:20, real = 0:42:18, mem = 1368.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 42 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 87911 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 3614 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 6207 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 9330 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 27848 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 134910 filler insts added - prefix FILLER (CPU: 0:00:01.8).
For 134910 new insts, 134910 new pwr-pin connections were made to global net 'VDD'.
134910 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 175762 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1406.1M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5585 sinks and 0 clock gates.
    Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1398.9M, init mem=1398.9M)
*info: Placed = 175762         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:99.58%(1276023/1281377)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.4; mem=1398.9M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1357642.260um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5585
    Delay constrained sinks:     5582
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=46566  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 46566 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 145 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.960820e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 46421 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 1.349768e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 161130
[NR-eagl] Layer2(M2)(V) length: 3.650652e+05um, number of vias: 225141
[NR-eagl] Layer3(M3)(H) length: 4.692288e+05um, number of vias: 17588
[NR-eagl] Layer4(M4)(V) length: 2.050226e+05um, number of vias: 7294
[NR-eagl] Layer5(M5)(H) length: 2.420909e+05um, number of vias: 2611
[NR-eagl] Layer6(M6)(V) length: 6.654706e+04um, number of vias: 1229
[NR-eagl] Layer7(M7)(H) length: 2.947764e+04um, number of vias: 1474
[NR-eagl] Layer8(M8)(V) length: 2.669654e+04um, number of vias: 0
[NR-eagl] Total length: 1.404129e+06um, number of vias: 416467
[NR-eagl] End Peak syMemory usage = 1428.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.16 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1357642.260um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5585
    Delay constrained sinks:     5582
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=114, i=0, cg=0, l=0, total=114
      cell areas     : b=1149.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1149.120um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:43:18 mem=1493.8M) ***
Total net bbox length = 1.279e+06 (6.841e+05 5.950e+05) (ext = 1.217e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.279e+06 (6.841e+05 5.950e+05) (ext = 1.217e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1493.8MB
*** Finished refinePlace (0:43:18 mem=1493.8M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.2,3.855)            11
      [3.855,4.51)            0
      [4.51,5.165)            1
      [5.165,5.82)            0
      [5.82,6.475)            5
      [6.475,7.13)            1
      [7.13,7.785)            4
      [7.785,8.44)            1
      [8.44,9.095)            0
      [9.095,9.75)            2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired               Achieved              Node
                       location              location              
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
          9.75         (1003.307,538.117)    (1007.293,543.883)    ccl clock buffer, uid:A1af58 (a lib_cell CKBD16) at (1004.200,542.800), in power domain auto-default
          9.4          (1003.307,538.117)    (993.908,538.117)     ccl clock buffer, uid:A1af55 (a lib_cell CKBD16) at (991.400,537.400), in power domain auto-default
          8.4          (709.508,610.117)     (701.107,610.117)     ccl clock buffer, uid:A1aff9 (a lib_cell CKBD16) at (698.600,609.400), in power domain auto-default
          7.6          (708.893,108.282)     (701.293,108.282)     ccl clock buffer, uid:A1ac87 (a lib_cell CKBD16) at (698.200,107.200), in power domain auto-default
          7.6          (851.492,497.083)     (859.092,497.083)     ccl clock buffer, uid:A1af57 (a lib_cell CKBD16) at (856.000,496.000), in power domain auto-default
          7.6          (851.492,497.083)     (843.893,497.083)     ccl clock buffer, uid:A1af4b (a lib_cell CKBD16) at (840.800,496.000), in power domain auto-default
          7.2          (851.492,497.083)     (851.492,504.283)     ccl clock buffer, uid:A1af54 (a lib_cell CKBD16) at (848.400,503.200), in power domain auto-default
          6.55         (736.107,610.117)     (740.492,612.283)     ccl clock buffer, uid:A1b001 (a lib_cell CKBD16) at (737.400,611.200), in power domain auto-default
          6.4          (1003.307,538.117)    (1000.508,534.518)    ccl clock buffer, uid:A1af4c (a lib_cell CKBD16) at (998.000,533.800), in power domain auto-default
          6.35         (709.707,610.117)     (710.293,615.883)     ccl clock buffer, uid:A1af49 (a lib_cell CKBD16) at (707.200,614.800), in power domain auto-default
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=114, i=0, cg=0, l=0, total=114
      cell areas     : b=1149.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1149.120um^2
      gate capacitance : top=0.000pF, trunk=0.621pF, leaf=5.001pF, total=5.622pF
      wire capacitance : top=0.000pF, trunk=0.991pF, leaf=4.655pF, total=5.646pF
      wire lengths   : top=0.000um, trunk=6487.221um, leaf=25322.042um, total=31809.264um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.095),top(nil), margined worst slew is leaf(0.098),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.361, max=0.446, avg=0.398, sd=0.016], skew [0.084 vs 0.057*, 91% {0.367, 0.396, 0.424}] (wid=0.066 ws=0.032) (gid=0.403 gs=0.097)
    Clock network insertion delays are now [0.361ns, 0.446ns] average 0.398ns std.dev 0.016ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=175778 and nets=52102 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1428.535M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=114, i=0, cg=0, l=0, total=114
  Rebuilding timing graph   cell areas     : b=1149.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1149.120um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.621pF, leaf=5.001pF, total=5.622pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.998pF, leaf=4.706pF, total=5.704pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6487.221um, leaf=25322.042um, total=31809.264um
  Rebuilding timing graph   sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
    skew_group clk/CON: insertion delay [min=0.362, max=0.447, avg=0.399, sd=0.016], skew [0.085 vs 0.057*, 90.7% {0.368, 0.397, 0.425}] (wid=0.066 ws=0.032) (gid=0.405 gs=0.098)
  Clock network insertion delays are now [0.362ns, 0.447ns] average 0.399ns std.dev 0.016ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=114, i=0, cg=0, l=0, total=114
      cell areas     : b=1149.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1149.120um^2
      gate capacitance : top=0.000pF, trunk=0.621pF, leaf=5.001pF, total=5.622pF
      wire capacitance : top=0.000pF, trunk=0.998pF, leaf=4.706pF, total=5.704pF
      wire lengths   : top=0.000um, trunk=6487.221um, leaf=25322.042um, total=31809.264um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.362, max=0.447, avg=0.399, sd=0.016], skew [0.085 vs 0.057*, 90.7% {0.368, 0.397, 0.425}] (wid=0.066 ws=0.032) (gid=0.405 gs=0.098)
    Clock network insertion delays are now [0.362ns, 0.447ns] average 0.399ns std.dev 0.016ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=114, i=0, cg=0, l=0, total=114
      cell areas     : b=1149.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1149.120um^2
      gate capacitance : top=0.000pF, trunk=0.621pF, leaf=5.001pF, total=5.622pF
      wire capacitance : top=0.000pF, trunk=0.998pF, leaf=4.706pF, total=5.704pF
      wire lengths   : top=0.000um, trunk=6487.221um, leaf=25322.042um, total=31809.264um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.362, max=0.447, avg=0.399, sd=0.016], skew [0.085 vs 0.057*, 90.7% {0.368, 0.397, 0.425}] (wid=0.066 ws=0.032) (gid=0.405 gs=0.098)
    Clock network insertion delays are now [0.362ns, 0.447ns] average 0.399ns std.dev 0.016ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=113, i=0, cg=0, l=0, total=113
      cell areas     : b=1139.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1139.040um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=5.001pF, total=5.617pF
      wire capacitance : top=0.000pF, trunk=0.963pF, leaf=4.706pF, total=5.669pF
      wire lengths   : top=0.000um, trunk=6193.249um, leaf=25322.042um, total=31515.292um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.310, max=0.395, avg=0.347, sd=0.016], skew [0.084 vs 0.057*, 90.9% {0.317, 0.345, 0.374}] (wid=0.068 ws=0.033) (gid=0.351 gs=0.098)
    Clock network insertion delays are now [0.310ns, 0.395ns] average 0.347ns std.dev 0.016ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=113, i=0, cg=0, l=0, total=113
      cell areas     : b=1139.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1139.040um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=5.001pF, total=5.617pF
      wire capacitance : top=0.000pF, trunk=0.963pF, leaf=4.706pF, total=5.669pF
      wire lengths   : top=0.000um, trunk=6193.249um, leaf=25322.042um, total=31515.292um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.310, max=0.395, avg=0.347, sd=0.016], skew [0.084 vs 0.057*, 90.9% {0.317, 0.345, 0.374}] (wid=0.068 ws=0.033) (gid=0.351 gs=0.098)
    Clock network insertion delays are now [0.310ns, 0.395ns] average 0.347ns std.dev 0.016ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=113, i=0, cg=0, l=0, total=113
      cell areas     : b=1139.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1139.040um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=5.001pF, total=5.617pF
      wire capacitance : top=0.000pF, trunk=0.963pF, leaf=4.706pF, total=5.669pF
      wire lengths   : top=0.000um, trunk=6193.249um, leaf=25322.042um, total=31515.292um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.310, max=0.395, avg=0.347, sd=0.016], skew [0.084 vs 0.057*, 90.9% {0.317, 0.345, 0.374}] (wid=0.068 ws=0.033) (gid=0.351 gs=0.098)
    Clock network insertion delays are now [0.310ns, 0.395ns] average 0.347ns std.dev 0.016ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=1118.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1118.880um^2
      gate capacitance : top=0.000pF, trunk=0.605pF, leaf=5.001pF, total=5.606pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6177.187um, leaf=25323.998um, total=31501.184um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.310, max=0.363, avg=0.343, sd=0.011], skew [0.052 vs 0.057, 98.7% {0.316, 0.345, 0.363}] (wid=0.070 ws=0.035) (gid=0.312 gs=0.059)
    Clock network insertion delays are now [0.310ns, 0.363ns] average 0.343ns std.dev 0.011ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=1118.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1118.880um^2
      gate capacitance : top=0.000pF, trunk=0.605pF, leaf=5.001pF, total=5.606pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6177.187um, leaf=25323.998um, total=31501.184um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.310, max=0.363, avg=0.343, sd=0.011], skew [0.052 vs 0.057, 98.7% {0.316, 0.345, 0.363}] (wid=0.070 ws=0.035) (gid=0.312 gs=0.059)
    Clock network insertion delays are now [0.310ns, 0.363ns] average 0.343ns std.dev 0.011ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 454 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=1118.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1118.880um^2
      gate capacitance : top=0.000pF, trunk=0.605pF, leaf=5.001pF, total=5.606pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.707pF, total=5.668pF
      wire lengths   : top=0.000um, trunk=6175.919um, leaf=25331.465um, total=31507.384um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.096),top(nil), margined worst slew is leaf(0.098),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.310, max=0.361, avg=0.342, sd=0.011], skew [0.051 vs 0.057, 98.9% {0.315, 0.343, 0.361}] (wid=0.071 ws=0.039) (gid=0.310 gs=0.057)
    Clock network insertion delays are now [0.310ns, 0.361ns] average 0.342ns std.dev 0.011ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
    Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
    Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=111, i=0, cg=0, l=0, total=111
          cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
          gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
          wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
          wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
          sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
    Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=111, i=0, cg=0, l=0, total=111
    cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
    gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
    wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
    wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
    sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
    skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
  Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
    Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=111, i=0, cg=0, l=0, total=111
          cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
          gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
          wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
          wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
          sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
    Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
    Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.961pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
    Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=175775 and nets=52100 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1428.539M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=111, i=0, cg=0, l=0, total=111
  Rebuilding timing graph   cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.962pF, leaf=4.706pF, total=5.668pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
  Rebuilding timing graph   sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
    skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
  Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=844.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=844.920um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.962pF, leaf=4.706pF, total=5.668pF
      wire lengths   : top=0.000um, trunk=6176.257um, leaf=25313.980um, total=31490.237um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.350, max=0.377, avg=0.365, sd=0.005], skew [0.027 vs 0.057, 100% {0.350, 0.365, 0.377}] (wid=0.066 ws=0.035) (gid=0.328 gs=0.035)
    Clock network insertion delays are now [0.350ns, 0.377ns] average 0.365ns std.dev 0.005ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.461pF fall=5.443pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.454pF fall=5.436pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=832.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=832.320um^2
      gate capacitance : top=0.000pF, trunk=0.454pF, leaf=5.001pF, total=5.454pF
      wire capacitance : top=0.000pF, trunk=0.962pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6175.441um, leaf=25314.010um, total=31489.452um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.350, max=0.378, avg=0.366, sd=0.006], skew [0.029 vs 0.057, 100% {0.350, 0.366, 0.378}] (wid=0.065 ws=0.034) (gid=0.333 gs=0.034)
    Clock network insertion delays are now [0.350ns, 0.378ns] average 0.366ns std.dev 0.006ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3772.86 -> 3784}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      gate capacitance : top=0.000pF, trunk=0.455pF, leaf=5.001pF, total=5.456pF
      wire capacitance : top=0.000pF, trunk=0.962pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6174.536um, leaf=25314.010um, total=31488.547um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.085),top(nil), margined worst slew is leaf(0.105),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.335, max=0.365, avg=0.353, sd=0.006], skew [0.030 vs 0.057, 100% {0.335, 0.353, 0.365}] (wid=0.064 ws=0.034) (gid=0.320 gs=0.034)
    Clock network insertion delays are now [0.335ns, 0.365ns] average 0.353ns std.dev 0.006ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      gate capacitance : top=0.000pF, trunk=0.455pF, leaf=5.001pF, total=5.456pF
      wire capacitance : top=0.000pF, trunk=0.962pF, leaf=4.706pF, total=5.667pF
      wire lengths   : top=0.000um, trunk=6174.536um, leaf=25314.010um, total=31488.547um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.085),top(nil), margined worst slew is leaf(0.105),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.335, max=0.365, avg=0.353, sd=0.006], skew [0.030 vs 0.057, 100% {0.335, 0.353, 0.365}] (wid=0.064 ws=0.034) (gid=0.320 gs=0.034)
    Clock network insertion delays are now [0.335ns, 0.365ns] average 0.353ns std.dev 0.006ns
  Improving insertion delay done.
  Total capacitance is (rise=11.123pF fall=11.105pF), of which (rise=5.667pF fall=5.667pF) is wire, and (rise=5.456pF fall=5.438pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:43:38 mem=1493.8M) ***
Total net bbox length = 1.279e+06 (6.838e+05 5.950e+05) (ext = 1.220e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.279e+06 (6.838e+05 5.950e+05) (ext = 1.220e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1493.8MB
*** Finished refinePlace (0:43:38 mem=1493.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:43:38 mem=1493.8M) ***
Total net bbox length = 1.279e+06 (6.838e+05 5.950e+05) (ext = 1.220e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.279e+06 (6.838e+05 5.950e+05) (ext = 1.220e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1493.8MB
*** Finished refinePlace (0:43:38 mem=1493.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       112 (unrouted=112, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 46467 (unrouted=0, trialRouted=46467, noStatus=0, routed=0, fixed=0)
(Not counting 5521 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=175775 and nets=52100 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1495.312M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 112 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 112 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 20 13:19:09 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 52098 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac83 FILLER_38233. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac83 FILLER_38232. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac83 ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U5. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac85 ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac85 ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac85 FILLER_53884. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac85 FILLER_53883. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac89 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1537. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac89 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U268. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac89 FILLER_69611. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac89 FILLER_69610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac89 FILLER_69609. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac89 FILLER_69612. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d FILLER_45400. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d FILLER_45399. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U417. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC7498_q_temp_923_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d FILLER_45401. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8e mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U896. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8e FILLER_44385. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 244 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1261.85 (MB), peak = 1604.98 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 13:19:40 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 13:19:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    93.03%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.48%
#
#  112 nets (0.21%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1275.69 (MB), peak = 1604.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1440.95 (MB), peak = 1604.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1450.78 (MB), peak = 1604.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5521 (skipped).
#Total number of selected nets for routing = 112.
#Total number of unselected nets (but routable) for routing = 46467 (skipped).
#Total number of nets in the design = 52100.
#
#46467 skipped nets do not have any wires.
#112 routable nets have only global wires.
#112 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                112               0  
#------------------------------------------------
#        Total                112               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                112                144           46323  
#-------------------------------------------------------------------
#        Total                112                144           46323  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 112
#Total wire length = 31521 um.
#Total half perimeter of net bounding box = 14870 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER M3 = 19577 um.
#Total wire length on LAYER M4 = 11716 um.
#Total wire length on LAYER M5 = 225 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14315
#Up-Via Summary (total 14315):
#           
#-----------------------
#  Metal 1         5804
#  Metal 2         5131
#  Metal 3         3378
#  Metal 4            2
#-----------------------
#                 14315 
#
#Total number of involved priority nets 112
#Maximum src to sink distance for priority net 579.8
#Average of max src_to_sink distance for priority net 122.2
#Average of ave src_to_sink distance for priority net 75.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1451.18 (MB), peak = 1604.98 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.97 (MB), peak = 1604.98 (MB)
#Start Track Assignment.
#Done with 4052 horizontal wires in 4 hboxes and 2531 vertical wires in 4 hboxes.
#Done with 23 horizontal wires in 4 hboxes and 11 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 112
#Total wire length = 34643 um.
#Total half perimeter of net bounding box = 14870 um.
#Total wire length on LAYER M1 = 3225 um.
#Total wire length on LAYER M2 = 3 um.
#Total wire length on LAYER M3 = 19466 um.
#Total wire length on LAYER M4 = 11727 um.
#Total wire length on LAYER M5 = 224 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14315
#Up-Via Summary (total 14315):
#           
#-----------------------
#  Metal 1         5804
#  Metal 2         5131
#  Metal 3         3378
#  Metal 4            2
#-----------------------
#                 14315 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1292.36 (MB), peak = 1604.98 (MB)
#
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = 62.09 (MB)
#Total memory = 1292.39 (MB)
#Peak memory = 1604.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1306.64 (MB), peak = 1604.98 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1304.54 (MB), peak = 1604.98 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1304.65 (MB), peak = 1604.98 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1303.79 (MB), peak = 1604.98 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1305.36 (MB), peak = 1604.98 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1303.82 (MB), peak = 1604.98 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1304.97 (MB), peak = 1604.98 (MB)
#    completing 80% with 3 violations
#    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1305.23 (MB), peak = 1604.98 (MB)
#    completing 90% with 2 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1306.78 (MB), peak = 1604.98 (MB)
#    completing 100% with 2 violations
#    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1305.45 (MB), peak = 1604.98 (MB)
# ECO: 4.3% of the total area was rechecked for DRC, and 13.0% required routing.
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        0        1
#	M3            0        0        0
#	M4            0        1        1
#	Totals        1        1        2
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1305.47 (MB), peak = 1604.98 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.53 (MB), peak = 1604.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 112
#Total wire length = 32357 um.
#Total half perimeter of net bounding box = 14870 um.
#Total wire length on LAYER M1 = 21 um.
#Total wire length on LAYER M2 = 1445 um.
#Total wire length on LAYER M3 = 17609 um.
#Total wire length on LAYER M4 = 13058 um.
#Total wire length on LAYER M5 = 223 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16423
#Total number of multi-cut vias = 107 (  0.7%)
#Total number of single cut vias = 16316 ( 99.3%)
#Up-Via Summary (total 16423):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5676 ( 98.1%)       107 (  1.9%)       5783
#  Metal 2        5519 (100.0%)         0 (  0.0%)       5519
#  Metal 3        5115 (100.0%)         0 (  0.0%)       5115
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                16316 ( 99.3%)       107 (  0.7%)      16423 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = -6.21 (MB)
#Total memory = 1286.18 (MB)
#Peak memory = 1604.98 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = -6.21 (MB)
#Total memory = 1286.18 (MB)
#Peak memory = 1604.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:28
#Elapsed time = 00:01:27
#Increased memory = 60.82 (MB)
#Total memory = 1234.88 (MB)
#Peak memory = 1604.98 (MB)
#Number of warnings = 71
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 13:20:36 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 112 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          81
       100.000     200.000          20
       200.000     300.000           3
       300.000     400.000           1
       400.000     500.000           4
       500.000     600.000           3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          10
        0.000      10.000          40
       10.000      20.000          23
       20.000      30.000          15
       30.000      40.000           9
       40.000      50.000           8
       50.000      60.000           3
       60.000      70.000           2
       70.000      80.000           1
       80.000      90.000           0
       90.000     100.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_119 (101 terminals)
    Guided length:  max path =    70.332um, total =   355.085um
    Routed length:  max path =   137.200um, total =   423.020um
    Deviation:      max path =    95.073%,  total =    19.132%

    Net sfp_instance/fifo_inst_int/CTS_10 (92 terminals)
    Guided length:  max path =    65.498um, total =   399.720um
    Routed length:  max path =   111.600um, total =   440.580um
    Deviation:      max path =    70.388%,  total =    10.222%

    Net ofifo_inst/col_idx_0__fifo_instance/CTS_10 (82 terminals)
    Guided length:  max path =    76.067um, total =   312.118um
    Routed length:  max path =   128.800um, total =   354.580um
    Deviation:      max path =    69.323%,  total =    13.605%

    Net CTS_127 (91 terminals)
    Guided length:  max path =    90.513um, total =   377.923um
    Routed length:  max path =   149.400um, total =   428.420um
    Deviation:      max path =    65.060%,  total =    13.362%

    Net sfp_instance/fifo_inst_ext/CTS_23 (58 terminals)
    Guided length:  max path =    65.347um, total =   282.243um
    Routed length:  max path =   103.200um, total =   312.080um
    Deviation:      max path =    57.925%,  total =    10.572%

    Net mac_array_instance/col_idx_6__mac_col_inst/CTS_12 (63 terminals)
    Guided length:  max path =    77.480um, total =   235.520um
    Routed length:  max path =   121.200um, total =   267.340um
    Deviation:      max path =    56.427%,  total =    13.511%

    Net ofifo_inst/col_idx_0__fifo_instance/CTS_11 (70 terminals)
    Guided length:  max path =    67.535um, total =   268.808um
    Routed length:  max path =   101.800um, total =   321.040um
    Deviation:      max path =    50.737%,  total =    19.431%

    Net CTS_125 (97 terminals)
    Guided length:  max path =    91.670um, total =   380.065um
    Routed length:  max path =   137.200um, total =   445.760um
    Deviation:      max path =    49.667%,  total =    17.285%

    Net ofifo_inst/CTS_62 (98 terminals)
    Guided length:  max path =    86.190um, total =   398.697um
    Routed length:  max path =   128.000um, total =   458.340um
    Deviation:      max path =    48.509%,  total =    14.959%

    Net CTS_118 (84 terminals)
    Guided length:  max path =    81.293um, total =   391.070um
    Routed length:  max path =   118.200um, total =   419.160um
    Deviation:      max path =    45.401%,  total =     7.183%

Set FIXED routing status on 112 net(s)
Set FIXED placed status on 111 instance(s)
Net route status summary:
  Clock:       112 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=112)
  Non-clock: 46467 (unrouted=46467, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 5521 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 112  numPreroutedWires = 17153
[NR-eagl] Read numTotalNets=46579  numIgnoredNets=112
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 46467 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 142 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.949300e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 46325 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.00% V. EstWL: 1.308580e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 2.080000e+01um, number of vias: 161135
[NR-eagl] Layer2(M2)(V) length: 3.481953e+05um, number of vias: 220353
[NR-eagl] Layer3(M3)(H) length: 4.560940e+05um, number of vias: 23112
[NR-eagl] Layer4(M4)(V) length: 2.089028e+05um, number of vias: 8141
[NR-eagl] Layer5(M5)(H) length: 2.497418e+05um, number of vias: 2765
[NR-eagl] Layer6(M6)(V) length: 7.345536e+04um, number of vias: 1234
[NR-eagl] Layer7(M7)(H) length: 3.068404e+04um, number of vias: 1471
[NR-eagl] Layer8(M8)(V) length: 2.696823e+04um, number of vias: 0
[NR-eagl] Total length: 1.394062e+06um, number of vias: 418211
End of congRepair (cpu=0:00:03.2, real=0:00:03.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=175775 and nets=52100 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1492.051M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.070        0.070      1.002       0.007        0.007      1.000      0.992         1.008
    S->S Wire Len.       um        207.142      209.179      1.010     209.085      211.145      1.000      1.010         0.990
    S->S Wire Res.       Ohm       234.598      236.366      1.008     228.274      230.512      1.000      1.010         0.990
    S->S Wire Res./um    Ohm         1.313        1.271      0.968       0.531        0.445      0.981      0.822         1.171
    Total Wire Len.      um        352.532      355.000      1.007     225.641      226.739      1.000      1.005         0.995
    Trans. Time          ns          0.063        0.063      1.007       0.018        0.018      1.000      1.017         0.982
    Wire Cap.            fF         52.186       52.560      1.007      32.594       32.814      1.000      1.007         0.993
    Wire Cap./um         fF          0.137        0.137      0.997       0.055        0.054      1.000      0.992         1.008
    Wire Delay           ns          0.010        0.010      1.014       0.011        0.012      1.000      1.022         0.978
    Wire Skew            ns          0.008        0.008      1.010       0.009        0.009      1.000      1.017         0.983
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.079        0.079      1.008       0.005        0.005      0.992      1.079         0.912
    S->S Wire Len.       um         81.172       82.696      1.019      58.994       59.443      0.999      1.007         0.992
    S->S Wire Res.       Ohm        99.820      100.117      1.003      66.037       66.933      0.998      1.012         0.985
    S->S Wire Res./um    Ohm         1.393        1.359      0.975       0.364        0.378      0.968      1.004         0.933
    Total Wire Len.      um        333.527      343.422      1.030     137.139      140.122      0.996      1.018         0.975
    Trans. Time          ns          0.073        0.074      1.013       0.008        0.008      0.988      0.996         0.979
    Wire Cap.            fF         54.652       56.130      1.027      22.921       23.102      0.996      1.004         0.988
    Wire Cap./um         fF          0.163        0.163      1.001       0.004        0.004      0.801      0.738         0.870
    Wire Delay           ns          0.004        0.004      1.004       0.003        0.003      0.997      1.036         0.961
    Wire Skew            ns          0.005        0.005      1.037       0.003        0.003      0.998      1.072         0.928
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.092        0.091      0.990      0.006         0.006      0.967      1.003         0.932
    S->S Wire Len.       um         45.434       55.877      1.230     23.153        28.808      0.884      1.100         0.711
    S->S Wire Res.       Ohm        72.533       80.819      1.114     32.217        38.106      0.870      1.030         0.736
    S->S Wire Res./um    Ohm         1.677        1.504      0.897      0.289         0.213      0.781      0.575         1.060
    Total Wire Len.      um        266.463      274.438      1.030     78.069        79.495      0.993      1.011         0.975
    Trans. Time          ns          0.091        0.091      1.002      0.008         0.008      0.977      1.014         0.942
    Wire Cap.            fF         49.534       48.344      0.976     14.576        14.143      0.983      0.954         1.014
    Wire Cap./um         fF          0.186        0.176      0.947      0.014         0.011      0.872      0.685         1.110
    Wire Delay           ns          0.004        0.005      1.385      0.002         0.003      0.773      1.173         0.510
    Wire Skew            ns          0.000        0.000      0.881      0.003         0.002      1.000      0.881         1.135
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                    Difference (%)
    ------------------------------------------------------------------------------------------------
    mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1aec7/I       -50.000
    mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1aed7/I       -33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A1b0b5/I                                                   25.000
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1b07b/I                                11.111
    CTS_ccl_BUF_CLOCK_NODE_UID_A1b0a6/I                                                    8.824
    ------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.200um       1.787         0.272         0.487
    M2                              0.000um       4.200um       1.599         0.282         0.451
    M3                           1580.302um    1598.400um       1.599         0.282         0.451
    M4                           1592.490um    1591.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.831%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    --------------------------------------------------------------------------------
    Route Sink Pin                                                    Difference (%)
    --------------------------------------------------------------------------------
    ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1aec4/I                        50.000
    sfp_instance/fifo_inst_ext/CTS_ccl_BUF_CLOCK_NODE_UID_A1af4c/I        33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A1aedd/I                                   25.000
    sfp_instance/fifo_inst_ext/CTS_ccl_BUF_CLOCK_NODE_UID_A1af50/I       -16.667
    ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1af56/I                        15.385
    --------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.000um       1.787         0.272         0.487
    M2                              0.000um      12.000um       1.599         0.282         0.451
    M3                           1700.665um    1750.400um       1.599         0.282         0.451
    M4                           1301.080um    1327.400um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.579%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/CP        -566.667
    ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/CP       -458.333
    ofifo_inst/col_idx_2__fifo_instance/q5_reg_6_/CP        -445.455
    ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_/CP       -441.667
    ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/CP        -425.000
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       18.600um       1.787         0.272         0.487
    M2                               0.000um     1429.000um       1.599         0.282         0.451
    M3                           12799.788um    14260.000um       1.599         0.282         0.451
    M4                           12514.222um    10139.575um       1.599         0.282         0.451
    M5                               0.000um      222.600um       1.599         0.282         0.450
    M6                               0.000um        1.800um       1.599         0.277         0.442
    Preferred Layer Adherence      100.000%        93.587%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: sfp_instance/fifo_inst_int/CTS_11:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      56             6.200um         56
    M3                   117.620um      56           141.000um         53
    M4                   141.607um      78           121.200um         60
    -------------------------------------------------------------------------
    Totals               258.000um     190           268.000um        169
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.107ns         -             -
    S->WS Wire Len.       33.500um      23.600um         -             -
    S->WS Wire Res.       57.467Ohm     39.940Ohm        -             -
    Wire Cap.             44.739fF      45.110fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: sfp_instance/fifo_inst_int/q15_reg_16_/CP.
    Post-route worst sink: sfp_instance/fifo_inst_int/q8_reg_15_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    sfp_instance/fifo_inst_int/CTS_ccl_BUF_CLOCK_NODE_UID_A1af57.
    Driver fanout: 55.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: ofifo_inst/CTS_55:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      86            13.400um         84
    M3                   168.923um      86           215.000um         78
    M4                   161.200um     117           128.400um         73
    -------------------------------------------------------------------------
    Totals               329.000um     289           357.000um        235
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.106ns         -             -
    S->WS Wire Len.       47.178um      55.600um         -             -
    S->WS Wire Res.       72.356Ohm     83.775Ohm        -             -
    Wire Cap.             63.489fF      64.855fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/CP.
    Post-route worst sink: ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/CP.
    -------------------------------------------------------------------------
    Driver instance: ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1aff7.
    Driver fanout: 85.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: ofifo_inst/CTS_60:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      80            21.400um         80
    M3                   154.705um      80           198.400um         81
    M4                   156.898um     116           131.000um         57
    -------------------------------------------------------------------------
    Totals               310.000um     276           350.000um        218
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.101ns       0.106ns         -             -
    S->WS Wire Len.       58.070um      75.400um         -             -
    S->WS Wire Res.       99.214Ohm    114.329Ohm        -             -
    Wire Cap.             57.096fF      59.335fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/CP.
    Post-route worst sink: ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/CP.
    -------------------------------------------------------------------------
    Driver instance: ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1b002.
    Driver fanout: 79.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: ofifo_inst/col_idx_6__fifo_instance/CTS_7:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      78            13.800um         77
    M3                   146.875um      78           189.600um         73
    M4                   184.822um     118           142.800um         72
    -------------------------------------------------------------------------
    Totals               330.000um     274           344.000um        222
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.       84.623um      57.800um         -             -
    S->WS Wire Res.      137.118Ohm     83.170Ohm        -             -
    Wire Cap.             63.412fF      63.108fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/CP.
    Post-route worst sink: ofifo_inst/col_idx_6__fifo_instance/q14_reg_5_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    ofifo_inst/col_idx_6__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8a.
    Driver fanout: 77.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: ofifo_inst/col_idx_0__fifo_instance/CTS_10:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      82            32.600um         82
    M3                   122.010um      82           153.400um         73
    M4                   190.107um     120           135.400um         64
    -------------------------------------------------------------------------
    Totals               312.000um     284           321.000um        219
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.104ns       0.105ns         -             -
    S->WS Wire Len.       57.695um      94.800um         -             -
    S->WS Wire Res.       98.806Ohm    138.447Ohm        -             -
    Wire Cap.             59.177fF      56.849fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/CP.
    Post-route worst sink: ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1aff8.
    Driver fanout: 81.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       8          0%        -         2          2%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       7          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5551         98%       ER       108         86%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      54          1%        -         8          6%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      37          1%        -         8          6%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    5392        100%       ER       126        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4957        100%       ER       157        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       4        100%       ER        -           -           -        -          -         -
    M5-M6    VIA56_1cut          1.500    0.028    0.043       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      gate capacitance : top=0.000pF, trunk=0.455pF, leaf=5.001pF, total=5.456pF
      wire capacitance : top=0.000pF, trunk=0.978pF, leaf=4.593pF, total=5.571pF
      wire lengths   : top=0.000um, trunk=6285.800um, leaf=26071.575um, total=32357.375um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.107),trunk(0.085),top(nil), margined worst slew is leaf(0.107),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.334, max=0.368, avg=0.354, sd=0.006], skew [0.034 vs 0.057, 100% {0.334, 0.354, 0.368}] (wid=0.067 ws=0.037) (gid=0.324 gs=0.036)
    Clock network insertion delays are now [0.334ns, 0.368ns] average 0.354ns std.dev 0.006ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1630.84 CPU=0:00:08.0 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1630.8M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=111, i=0, cg=0, l=0, total=111
      Rebuilding timing graph   cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.455pF, leaf=5.001pF, total=5.456pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.978pF, leaf=4.593pF, total=5.571pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6285.800um, leaf=26071.575um, total=32357.375um
      Rebuilding timing graph   sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=111, i=0, cg=0, l=0, total=111
        cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
        gate capacitance : top=0.000pF, trunk=0.455pF, leaf=5.001pF, total=5.456pF
        wire capacitance : top=0.000pF, trunk=0.978pF, leaf=4.593pF, total=5.571pF
        wire lengths   : top=0.000um, trunk=6285.800um, leaf=26071.575um, total=32357.375um
        sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=5, worst=[0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 112, tested: 112, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 5
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            5          5
        ------------------------------
        Total           5          5
        ------------------------------
        
        Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 10.800um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=111, i=0, cg=0, l=0, total=111
          cell areas     : b=845.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=845.280um^2
          gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
          wire capacitance : top=0.000pF, trunk=0.978pF, leaf=4.593pF, total=5.571pF
          wire lengths   : top=0.000um, trunk=6285.800um, leaf=26071.575um, total=32357.375um
          sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
          skew_group clk/CON: insertion delay [min=0.334, max=0.368, avg=0.353, sd=0.006], skew [0.034 vs 0.057, 100% {0.334, 0.353, 0.368}] (wid=0.067 ws=0.037) (gid=0.324 gs=0.036)
        Clock network insertion delays are now [0.334ns, 0.368ns] average 0.353ns std.dev 0.006ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:45:30 mem=1501.5M) ***
Total net bbox length = 1.279e+06 (6.838e+05 5.950e+05) (ext = 1.220e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.279e+06 (6.838e+05 5.950e+05) (ext = 1.220e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1502.8MB
*** Finished refinePlace (0:45:30 mem=1502.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:45:30 mem=1502.8M) ***
Total net bbox length = 1.279e+06 (6.838e+05 5.950e+05) (ext = 1.220e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.279e+06 (6.838e+05 5.950e+05) (ext = 1.220e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1506.8MB
*** Finished refinePlace (0:45:31 mem=1506.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 10 insts, 20 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=175775 and nets=52100 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1502.816M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=111, i=0, cg=0, l=0, total=111
      Rebuilding timing graph   cell areas     : b=845.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=845.280um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.978pF, leaf=4.593pF, total=5.571pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6285.800um, leaf=26071.575um, total=32357.375um
      Rebuilding timing graph   sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:       112 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=112)
  Non-clock: 46467 (unrouted=0, trialRouted=46467, noStatus=0, routed=0, fixed=0)
(Not counting 5521 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=111, i=0, cg=0, l=0, total=111
      cell areas     : b=845.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=845.280um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
      wire capacitance : top=0.000pF, trunk=0.978pF, leaf=4.593pF, total=5.571pF
      wire lengths   : top=0.000um, trunk=6285.800um, leaf=26071.575um, total=32357.375um
      sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.334, max=0.368, avg=0.353, sd=0.006], skew [0.034 vs 0.057, 100% {0.334, 0.353, 0.368}] (wid=0.067 ws=0.037) (gid=0.324 gs=0.036)
    Clock network insertion delays are now [0.334ns, 0.368ns] average 0.353ns std.dev 0.006ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         111     845.280
  Inverters         0       0.000
  Clock Gates       0       0.000
  Clock Logic       0       0.000
  All             111     845.280
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      6285.800
  Leaf      26071.575
  Total     32357.375
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.460    0.978     1.439
  Leaf     5.001    4.593     9.593
  Total    5.461    5.571    11.032
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5585     4.995     0.001       0.001      0.001    0.039
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.085               0.103
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.334     0.368     0.034       0.057         0.037           0.016           0.353        0.006     100% {0.334, 0.353, 0.368}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.334ns, 0.368ns] average 0.353ns std.dev 0.006ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=111, i=0, cg=0, l=0, total=111
  cell areas     : b=845.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=845.280um^2
  gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.001pF, total=5.461pF
  wire capacitance : top=0.000pF, trunk=0.978pF, leaf=4.593pF, total=5.571pF
  wire lengths   : top=0.000um, trunk=6285.800um, leaf=26071.575um, total=32357.375um
  sink capacitance : count=5585, total=4.995pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
  skew_group clk/CON: insertion delay [min=0.334, max=0.368, avg=0.353, sd=0.006], skew [0.034 vs 0.057, 100% {0.334, 0.353, 0.368}] (wid=0.067 ws=0.037) (gid=0.324 gs=0.036)
Clock network insertion delays are now [0.334ns, 0.368ns] average 0.353ns std.dev 0.006ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1492.0M, totSessionCpu=0:45:39 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1492.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1492.0M
** Profile ** Other data :  cpu=0:00:00.4, mem=1492.0M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1583.13 CPU=0:00:07.8 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 1583.1M) ***
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:45:49 mem=1583.1M)
** Profile ** Overall slacks :  cpu=0:00:09.5, mem=1583.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1583.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -27.697 |
|           TNS (ns):| -7171.4 |
|    Violating Paths:|  3480   |
|          All Paths:|  8303   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.186%
       (99.636% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1583.1M
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1506.8M, totSessionCpu=0:45:50 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40865

Instance distribution across the VT partitions:

 LVT : inst = 14178 (34.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14178 (34.7%)

 HVT : inst = 26683 (65.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26683 (65.3%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1506.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1506.8M) ***
*** Starting optimizing excluded clock nets MEM= 1506.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1506.8M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -27.697
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 112 nets with fixed/cover wires excluded.
Info: 108 clock nets excluded from IPO operation.
*info: 108 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 112 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.697 TNS Slack -7171.440 Density 99.64
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.697|  -27.697|-7162.662|-7171.440|    99.64%|   0:00:01.0| 1738.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.698|  -27.698|-7162.543|-7171.321|    99.64%|   0:00:03.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -27.698|  -27.698|-7162.515|-7171.292|    99.64%|   0:00:01.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
| -27.699|  -27.699|-7162.504|-7171.282|    99.64%|   0:00:00.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -27.699|  -27.699|-7162.500|-7171.278|    99.64%|   0:00:00.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.699|  -27.699|-7162.482|-7171.260|    99.64%|   0:00:00.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.700|  -27.700|-7162.446|-7171.224|    99.64%|   0:00:00.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -27.700|  -27.700|-7162.414|-7171.192|    99.64%|   0:00:00.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -27.701|  -27.701|-7162.394|-7171.171|    99.64%|   0:00:01.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
| -27.701|  -27.701|-7162.341|-7171.118|    99.64%|   0:00:00.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -27.701|  -27.701|-7162.324|-7171.102|    99.64%|   0:00:00.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -27.701|  -27.701|-7162.315|-7171.092|    99.64%|   0:00:00.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
| -27.701|  -27.701|-7162.245|-7171.023|    99.64%|   0:00:01.0| 1743.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -27.701|  -27.701|-7162.233|-7171.011|    99.64%|   0:00:01.0| 1745.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_7_/D                |
| -27.701|  -27.701|-7162.202|-7170.980|    99.63%|   0:00:00.0| 1745.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
| -27.702|  -27.702|-7162.170|-7170.948|    99.63%|   0:00:00.0| 1745.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -27.702|  -27.702|-7162.168|-7170.946|    99.63%|   0:00:01.0| 1745.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -27.702|  -27.702|-7162.153|-7170.931|    99.63%|   0:00:01.0| 1745.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -27.702|  -27.702|-7162.166|-7170.944|    99.63%|   0:00:00.0| 1745.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
| -27.702|  -27.702|-7162.166|-7170.944|    99.63%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
| -27.702|  -27.702|-7162.148|-7170.926|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
| -27.702|  -27.702|-7162.140|-7170.918|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_0_/D                |
| -27.702|  -27.702|-7162.140|-7170.918|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.702|  -27.702|-7162.140|-7170.918|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -27.702|  -27.702|-7161.987|-7170.764|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:04.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:03.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_17_/D  |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_15_/D  |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_13_/D   |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_11_/D  |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_10_/D  |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_8_/D    |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_5_/D                        |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
| -27.702|  -27.702|-7161.539|-7170.316|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_4_/D    |
| -27.702|  -27.702|-7161.574|-7170.351|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
| -27.702|  -27.702|-7161.574|-7170.351|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_2_/D   |
| -27.702|  -27.702|-7161.192|-7169.970|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
| -27.702|  -27.702|-7160.862|-7169.640|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_1_/D    |
| -27.702|  -27.702|-7160.309|-7169.087|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_0_/D                        |
| -27.702|  -27.702|-7159.208|-7167.986|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7158.458|-7167.236|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7157.996|-7166.773|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7157.689|-7166.467|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7156.769|-7165.546|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7156.607|-7165.385|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7156.263|-7165.041|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7155.877|-7164.655|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7153.894|-7162.671|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7153.423|-7162.201|    99.63%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7152.874|-7161.652|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7152.863|-7161.641|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7149.696|-7158.474|    99.63%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7149.356|-7158.134|    99.63%|   0:00:01.0| 1783.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7136.956|-7145.733|    99.63%|   0:00:00.0| 1746.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D    |
| -27.702|  -27.702|-7136.885|-7145.663|    99.63%|   0:00:00.0| 1746.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D    |
| -27.702|  -27.702|-7135.451|-7144.229|    99.63%|   0:00:00.0| 1746.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_0_/D    |
| -27.702|  -27.702|-7127.466|-7136.244|    99.63%|   0:00:01.0| 1746.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_0_/D    |
| -27.702|  -27.702|-7127.343|-7136.121|    99.63%|   0:00:00.0| 1749.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_47_/E                                           |
| -27.702|  -27.702|-7126.533|-7135.311|    99.63%|   0:00:00.0| 1749.3M|   WC_VIEW|  reg2reg| sfp_instance/fifo_inst_int/rd_ptr_reg_1_/E         |
| -27.702|  -27.702|-7116.262|-7125.039|    99.63%|   0:00:01.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D    |
| -27.702|  -27.702|-7113.563|-7122.341|    99.63%|   0:00:00.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7113.446|-7122.224|    99.63%|   0:00:00.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7112.879|-7121.657|    99.63%|   0:00:00.0| 1768.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.702|  -27.702|-7109.792|-7118.569|    99.63%|   0:00:00.0| 1768.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_47_/E                                           |
| -27.702|  -27.702|-7107.938|-7116.716|    99.63%|   0:00:00.0| 1768.4M|   WC_VIEW|  reg2reg| sfp_instance/fifo_inst_int/q11_reg_23_/D           |
| -27.702|  -27.702|-7107.905|-7116.683|    99.63%|   0:00:01.0| 1768.4M|        NA|       NA| NA                                                 |
| -27.702|  -27.702|-7107.905|-7116.682|    99.63%|   0:00:00.0| 1768.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:44.1 real=0:00:45.0 mem=1768.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:44.2 real=0:00:45.0 mem=1768.4M) ***
** GigaOpt Optimizer WNS Slack -27.702 TNS Slack -7116.682 Density 99.63
*** Starting refinePlace (0:46:48 mem=1784.4M) ***
Total net bbox length = 1.278e+06 (6.836e+05 5.946e+05) (ext = 1.220e+05)
Density distribution unevenness ratio = 0.327%
Density distribution unevenness ratio = 1.388%
Move report: Timing Driven Placement moves 136102 insts, mean move: 3.35 um, max move: 67.20 um
	Max move on inst (sfp_instance/FE_OCPC8298_sum_this_core_22_): (805.80, 490.60) --> (771.00, 458.20)
	Runtime: CPU: 0:00:22.5 REAL: 0:00:23.0 MEM: 1990.5MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.205e+06 (6.730e+05 5.319e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:22.6 REAL: 0:00:23.0 MEM: 1990.5MB
*** Finished refinePlace (0:47:11 mem=1990.5M) ***
Finished re-routing un-routed nets (0:00:00.3 1990.5M)


Density : 0.9963
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:32.2 real=0:00:32.0 mem=1990.5M) ***
** GigaOpt Optimizer WNS Slack -27.711 TNS Slack -7202.912 Density 99.63
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 112 constrained nets 
Layer 7 has 142 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:21 real=0:01:21 mem=1990.5M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in WNS mode
Info: 112 nets with fixed/cover wires excluded.
Info: 108 clock nets excluded from IPO operation.
*info: 108 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 112 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.711 TNS Slack -7202.912 Density 99.63
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.711|  -27.711|-7194.134|-7202.912|    99.63%|   0:00:00.0| 1740.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.4  real=0:00:10.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.053 } { 0 } { 8099 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 28 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.495|  -27.495|-7125.820|-7136.551|    99.63%|   0:00:30.0| 1787.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 38 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.139|  -27.139|-7015.928|-7026.660|    99.63%|   0:00:05.0| 1800.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.139|  -27.139|-7015.917|-7026.648|    99.63%|   0:00:00.0| 1800.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.139|  -27.139|-7015.917|-7026.648|    99.63%|   0:00:00.0| 1800.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.7 real=0:00:35.0 mem=1800.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.460|  -27.139| -10.731|-7026.648|    99.63%|   0:00:01.0| 1800.6M|   WC_VIEW|  default| sum_out[11]                                        |
|  -0.447|  -27.139| -10.492|-7026.409|    99.63%|   0:00:05.0| 1819.6M|   WC_VIEW|  default| sum_out[8]                                         |
|  -0.447|  -27.139| -10.491|-7026.408|    99.63%|   0:00:01.0| 1819.6M|   WC_VIEW|  default| sum_out[8]                                         |
|  -0.447|  -27.139| -10.491|-7026.408|    99.63%|   0:00:00.0| 1819.6M|   WC_VIEW|  default| sum_out[8]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:07.0 mem=1819.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.2 real=0:00:42.0 mem=1819.6M) ***
** GigaOpt Optimizer WNS Slack -27.139 TNS Slack -7026.408 Density 99.63
*** Starting refinePlace (0:48:10 mem=1835.7M) ***
Total net bbox length = 1.211e+06 (6.746e+05 5.365e+05) (ext = 1.218e+05)
Density distribution unevenness ratio = 1.375%
Density distribution unevenness ratio = 1.937%
Move report: Timing Driven Placement moves 141707 insts, mean move: 2.30 um, max move: 76.60 um
	Max move on inst (sfp_instance/FE_USKC9358_CTS_35): (657.40, 101.80) --> (698.00, 65.80)
	Runtime: CPU: 0:00:22.4 REAL: 0:00:22.0 MEM: 2036.5MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.169e+06 (6.521e+05 5.169e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:22.5 REAL: 0:00:23.0 MEM: 2036.5MB
*** Finished refinePlace (0:48:32 mem=2036.5M) ***
Finished re-routing un-routed nets (0:00:00.5 2036.5M)


Density : 0.9967
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:31.5 real=0:00:31.0 mem=2036.5M) ***
** GigaOpt Optimizer WNS Slack -27.119 TNS Slack -7017.526 Density 99.67
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.119|  -27.119|-7007.045|-7017.526|    99.67%|   0:00:00.0| 2036.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.131|  -27.131|-7004.814|-7015.295|    99.67%|   0:00:00.0| 2036.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.108|  -27.108|-7006.027|-7016.508|    99.67%|   0:00:00.0| 2036.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.093|  -27.093|-7006.123|-7016.604|    99.67%|   0:00:00.0| 2036.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.087|  -27.087|-7006.007|-7016.488|    99.67%|   0:00:08.0| 2036.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.087|  -27.087|-7005.033|-7015.514|    99.67%|   0:00:01.0| 2036.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 52 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.893|  -26.893|-6921.903|-6935.075|    99.67%|   0:00:06.0| 1830.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 76 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.454|  -26.454|-6729.194|-6742.366|    99.67%|   0:00:05.0| 1830.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.454|  -26.454|-6728.311|-6741.482|    99.67%|   0:00:00.0| 1830.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.454|  -26.454|-6728.310|-6741.482|    99.67%|   0:00:00.0| 1830.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.0 real=0:00:20.0 mem=1830.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.557|  -26.454| -13.172|-6741.482|    99.67%|   0:00:00.0| 1830.5M|   WC_VIEW|  default| sum_out[8]                                         |
|  -0.557|  -26.454| -13.150|-6741.460|    99.67%|   0:00:04.0| 1849.6M|   WC_VIEW|  default| sum_out[8]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:04.0 mem=1849.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.3 real=0:00:24.0 mem=1849.6M) ***
** GigaOpt Optimizer WNS Slack -26.454 TNS Slack -6741.460 Density 99.67
*** Starting refinePlace (0:49:07 mem=1849.6M) ***
Total net bbox length = 1.175e+06 (6.534e+05 5.220e+05) (ext = 1.218e+05)
Density distribution unevenness ratio = 1.922%
Density distribution unevenness ratio = 1.734%
Move report: Timing Driven Placement moves 122892 insts, mean move: 0.86 um, max move: 30.80 um
	Max move on inst (sfp_instance/FE_USKC9537_CTS_39): (594.40, 535.60) --> (609.00, 519.40)
	Runtime: CPU: 0:00:19.4 REAL: 0:00:19.0 MEM: 2051.5MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.172e+06 (6.521e+05 5.202e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:19.5 REAL: 0:00:19.0 MEM: 2051.5MB
*** Finished refinePlace (0:49:27 mem=2051.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2051.5M)


Density : 0.9972
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:22.2 real=0:00:22.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.451 TNS Slack -6740.778 Density 99.72
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.451|  -26.451|-6727.634|-6740.778|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.434|  -26.434|-6726.744|-6739.888|    99.72%|   0:00:01.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -26.404|  -26.404|-6726.354|-6739.497|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
| -26.390|  -26.390|-6725.554|-6738.698|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.364|  -26.364|-6725.339|-6738.483|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -26.348|  -26.348|-6725.255|-6738.399|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
| -26.328|  -26.328|-6724.716|-6737.859|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -26.321|  -26.321|-6724.471|-6737.614|    99.72%|   0:00:01.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.313|  -26.313|-6723.955|-6737.098|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.313|  -26.313|-6723.652|-6736.795|    99.72%|   0:00:06.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.307|  -26.307|-6723.560|-6736.703|    99.72%|   0:00:02.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.304|  -26.304|-6723.308|-6736.451|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.304|  -26.304|-6723.308|-6736.451|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.0 real=0:00:10.0 mem=2051.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.555|  -26.304| -13.144|-6736.451|    99.72%|   0:00:01.0| 2051.5M|   WC_VIEW|  default| sum_out[13]                                        |
|  -0.555|  -26.304| -13.128|-6736.435|    99.72%|   0:00:04.0| 2051.5M|   WC_VIEW|  default| sum_out[10]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=2051.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.1 real=0:00:15.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.304 TNS Slack -6736.435 Density 99.72
*** Starting refinePlace (0:49:45 mem=2051.5M) ***
Total net bbox length = 1.175e+06 (6.521e+05 5.233e+05) (ext = 1.218e+05)
Density distribution unevenness ratio = 1.734%
Density distribution unevenness ratio = 1.840%
Move report: Timing Driven Placement moves 103670 insts, mean move: 0.58 um, max move: 14.60 um
	Max move on inst (sfp_instance/FE_USKC9495_CTS_33): (810.40, 380.80) --> (799.40, 377.20)
	Runtime: CPU: 0:00:17.3 REAL: 0:00:17.0 MEM: 2051.5MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.165e+06 (6.489e+05 5.162e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:17.4 REAL: 0:00:17.0 MEM: 2051.5MB
*** Finished refinePlace (0:50:03 mem=2051.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2051.5M)


Density : 0.9972
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:20.4 real=0:00:20.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.283 TNS Slack -6728.417 Density 99.72
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.283|  -26.283|-6715.289|-6728.417|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -26.254|  -26.254|-6712.951|-6726.079|    99.72%|   0:00:08.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.247|  -26.247|-6713.002|-6726.130|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.240|  -26.240|-6712.882|-6726.010|    99.72%|   0:00:02.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.237|  -26.237|-6712.817|-6725.945|    99.72%|   0:00:06.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.237|  -26.237|-6712.962|-6726.089|    99.72%|   0:00:01.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.6 real=0:00:17.0 mem=2051.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.555|  -26.237| -13.128|-6726.089|    99.72%|   0:00:01.0| 2051.5M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.555|  -26.237| -13.128|-6726.089|    99.72%|   0:00:05.0| 2051.5M|   WC_VIEW|  default| sum_out[10]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:06.0 mem=2051.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.8 real=0:00:23.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.237 TNS Slack -6726.089 Density 99.72
*** Starting refinePlace (0:50:30 mem=2051.5M) ***
Total net bbox length = 1.168e+06 (6.489e+05 5.195e+05) (ext = 1.218e+05)
Density distribution unevenness ratio = 1.840%
Density distribution unevenness ratio = 1.888%
Move report: Timing Driven Placement moves 94617 insts, mean move: 0.46 um, max move: 10.40 um
	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/FE_USKC9460_CTS_10): (790.20, 569.80) --> (781.60, 568.00)
	Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 2051.5MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.162e+06 (6.471e+05 5.152e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:17.3 REAL: 0:00:17.0 MEM: 2051.5MB
*** Finished refinePlace (0:50:47 mem=2051.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2051.5M)


Density : 0.9972
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:19.8 real=0:00:19.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.226 TNS Slack -6723.977 Density 99.72
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.226|  -26.226|-6710.850|-6723.977|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.213|  -26.213|-6710.606|-6723.734|    99.72%|   0:00:11.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.4 real=0:00:11.0 mem=2051.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.555|  -26.213| -13.128|-6723.734|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.555|  -26.213| -13.128|-6723.734|    99.72%|   0:00:05.0| 2051.5M|   WC_VIEW|  default| sum_out[10]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=2051.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.7 real=0:00:16.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.213 TNS Slack -6723.734 Density 99.72
*** Starting refinePlace (0:51:07 mem=2051.5M) ***
Total net bbox length = 1.166e+06 (6.472e+05 5.185e+05) (ext = 1.218e+05)
Density distribution unevenness ratio = 1.888%
Density distribution unevenness ratio = 1.913%
Move report: Timing Driven Placement moves 89763 insts, mean move: 0.43 um, max move: 7.60 um
	Max move on inst (FILLER_116893): (649.40, 1037.80) --> (653.40, 1034.20)
	Runtime: CPU: 0:00:17.2 REAL: 0:00:18.0 MEM: 2051.5MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.160e+06 (6.457e+05 5.143e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:17.3 REAL: 0:00:18.0 MEM: 2051.5MB
*** Finished refinePlace (0:51:24 mem=2051.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2051.5M)


Density : 0.9972
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:19.7 real=0:00:19.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.208 TNS Slack -6723.909 Density 99.72
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.208|  -26.208|-6710.782|-6723.909|    99.72%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.200|  -26.200|-6710.245|-6723.373|    99.72%|   0:00:10.0| 2051.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.6 real=0:00:10.0 mem=2051.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.555|  -26.200| -13.128|-6723.373|    99.72%|   0:00:01.0| 2051.5M|   WC_VIEW|  default| sum_out[10]                                        |
|  -0.555|  -26.200| -13.128|-6723.373|    99.72%|   0:00:04.0| 2051.5M|   WC_VIEW|  default| sum_out[10]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=2051.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.6 real=0:00:15.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.200 TNS Slack -6723.373 Density 99.72
*** Starting refinePlace (0:51:43 mem=2051.5M) ***
Total net bbox length = 1.163e+06 (6.457e+05 5.176e+05) (ext = 1.218e+05)
Density distribution unevenness ratio = 1.914%
Density distribution unevenness ratio = 1.897%
Move report: Timing Driven Placement moves 69492 insts, mean move: 0.34 um, max move: 6.40 um
	Max move on inst (sfp_instance/FE_OCPC7046_fifo_out_2_): (707.80, 751.60) --> (708.80, 746.20)
	Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 2051.5MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.161e+06 (6.455e+05 5.151e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 2051.5MB
*** Finished refinePlace (0:51:59 mem=2051.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2051.5M)


Density : 0.9972
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:17.9 real=0:00:18.0 mem=2051.5M) ***
** GigaOpt Optimizer WNS Slack -26.196 TNS Slack -6723.129 Density 99.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 152 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:04:34 real=0:04:34 mem=2051.5M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
*info: 302 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 112 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.196 TNS Slack -6723.129 Density 99.72
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.196|  -26.196|-6710.001|-6723.129|    99.72%|   0:00:00.0| 1812.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.196|  -26.196|-6709.775|-6722.903|    99.72%|   0:00:07.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -26.196|  -26.196|-6709.748|-6722.876|    99.72%|   0:00:08.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -26.196|  -26.196|-6709.737|-6722.864|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -26.196|  -26.196|-6708.738|-6721.866|    99.72%|   0:00:09.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_2_/D                |
| -26.196|  -26.196|-6707.604|-6720.732|    99.72%|   0:00:01.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -26.196|  -26.196|-6707.395|-6720.522|    99.72%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -26.196|  -26.196|-6706.819|-6719.947|    99.72%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -26.196|  -26.196|-6706.245|-6719.373|    99.72%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -26.196|  -26.196|-6705.410|-6718.538|    99.72%|   0:00:01.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -26.196|  -26.196|-6705.142|-6718.270|    99.72%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.196|  -26.196|-6704.696|-6717.824|    99.72%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
| -26.196|  -26.196|-6704.680|-6717.808|    99.72%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
| -26.196|  -26.196|-6704.334|-6717.462|    99.72%|   0:00:00.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
| -26.196|  -26.196|-6704.124|-6717.251|    99.72%|   0:00:04.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
| -26.196|  -26.196|-6702.775|-6715.903|    99.72%|   0:00:02.0| 1850.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.196|  -26.196|-6702.769|-6715.896|    99.72%|   0:00:06.0| 1812.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -26.196|  -26.196|-6701.789|-6714.917|    99.72%|   0:00:01.0| 1812.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.196|  -26.196|-6701.144|-6714.272|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -26.196|  -26.196|-6701.108|-6714.236|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -26.196|  -26.196|-6700.746|-6713.874|    99.72%|   0:00:06.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -26.196|  -26.196|-6700.578|-6713.706|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -26.196|  -26.196|-6700.651|-6713.779|    99.72%|   0:00:10.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -26.196|  -26.196|-6700.638|-6713.766|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
| -26.196|  -26.196|-6700.625|-6713.752|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -26.196|  -26.196|-6700.614|-6713.742|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
| -26.196|  -26.196|-6700.599|-6713.727|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -26.196|  -26.196|-6700.583|-6713.711|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
| -26.196|  -26.196|-6700.563|-6713.691|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -26.196|  -26.196|-6700.539|-6713.667|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -26.196|  -26.196|-6700.516|-6713.644|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -26.196|  -26.196|-6700.499|-6713.626|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -26.196|  -26.196|-6700.461|-6713.588|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -26.196|  -26.196|-6700.445|-6713.573|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -26.196|  -26.196|-6700.425|-6713.553|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -26.196|  -26.196|-6700.416|-6713.544|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -26.196|  -26.196|-6700.400|-6713.528|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
| -26.196|  -26.196|-6700.379|-6713.507|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
| -26.196|  -26.196|-6700.351|-6713.479|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -26.196|  -26.196|-6700.339|-6713.467|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
| -26.196|  -26.196|-6700.328|-6713.456|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
| -26.196|  -26.196|-6700.311|-6713.439|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
| -26.196|  -26.196|-6700.288|-6713.416|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -26.196|  -26.196|-6700.280|-6713.408|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -26.196|  -26.196|-6700.256|-6713.384|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -26.196|  -26.196|-6700.242|-6713.370|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
| -26.196|  -26.196|-6700.220|-6713.348|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
| -26.196|  -26.196|-6700.208|-6713.336|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
| -26.196|  -26.196|-6700.194|-6713.322|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -26.196|  -26.196|-6700.190|-6713.317|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -26.196|  -26.196|-6700.162|-6713.290|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -26.196|  -26.196|-6700.143|-6713.271|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -26.196|  -26.196|-6700.130|-6713.258|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -26.196|  -26.196|-6700.113|-6713.241|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
| -26.196|  -26.196|-6700.103|-6713.230|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -26.196|  -26.196|-6700.068|-6713.196|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -26.196|  -26.196|-6700.055|-6713.183|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -26.196|  -26.196|-6700.040|-6713.167|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
| -26.183|  -26.183|-6699.776|-6712.904|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -26.183|  -26.183|-6699.753|-6712.881|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -26.183|  -26.183|-6699.747|-6712.875|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
| -26.183|  -26.183|-6699.735|-6712.863|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -26.183|  -26.183|-6699.683|-6712.811|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -26.183|  -26.183|-6694.207|-6707.334|    99.72%|   0:00:03.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_19_/D  |
| -26.183|  -26.183|-6684.885|-6698.013|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -26.183|  -26.183|-6683.771|-6696.899|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
| -26.183|  -26.183|-6681.541|-6694.668|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
| -26.183|  -26.183|-6674.187|-6687.315|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_18_/D   |
| -26.183|  -26.183|-6674.112|-6687.240|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_18_/D   |
| -26.183|  -26.183|-6673.795|-6686.923|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_19_/D  |
| -26.183|  -26.183|-6673.574|-6686.702|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -26.183|  -26.183|-6669.312|-6682.440|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_17_/D   |
| -26.183|  -26.183|-6668.928|-6682.056|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
| -26.183|  -26.183|-6668.805|-6681.933|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
| -26.183|  -26.183|-6667.206|-6680.334|    99.72%|   0:00:03.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
| -26.183|  -26.183|-6667.014|-6680.142|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_17_/D   |
| -26.183|  -26.183|-6663.805|-6676.933|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_16_/D  |
| -26.183|  -26.183|-6663.345|-6676.473|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
| -26.183|  -26.183|-6663.345|-6676.473|    99.72%|   0:00:03.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_16_/D  |
| -26.183|  -26.183|-6663.345|-6676.473|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_15_/D  |
| -26.183|  -26.183|-6663.345|-6676.473|    99.72%|   0:00:04.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_12_/D  |
| -26.183|  -26.183|-6663.296|-6676.424|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/D   |
| -26.183|  -26.183|-6663.235|-6676.363|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D    |
| -26.183|  -26.183|-6662.333|-6675.461|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D    |
| -26.183|  -26.183|-6662.053|-6675.181|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D   |
| -26.183|  -26.183|-6661.072|-6674.200|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_9_/D   |
| -26.183|  -26.183|-6660.958|-6674.086|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
| -26.183|  -26.183|-6660.524|-6673.651|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
| -26.183|  -26.183|-6659.880|-6673.008|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D    |
| -26.183|  -26.183|-6659.391|-6672.519|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_11_/D  |
| -26.183|  -26.183|-6659.380|-6672.508|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_7_/D    |
| -26.183|  -26.183|-6659.273|-6672.401|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
| -26.183|  -26.183|-6659.226|-6672.354|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_6_/D   |
| -26.183|  -26.183|-6658.967|-6672.095|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
| -26.183|  -26.183|-6658.773|-6671.901|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
| -26.183|  -26.183|-6658.581|-6671.708|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
| -26.183|  -26.183|-6658.273|-6671.401|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_5_/D    |
| -26.183|  -26.183|-6658.235|-6671.363|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
| -26.183|  -26.183|-6658.113|-6671.241|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D    |
| -26.183|  -26.183|-6658.229|-6671.356|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D    |
| -26.183|  -26.183|-6657.901|-6671.029|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
| -26.183|  -26.183|-6657.804|-6670.932|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
| -26.183|  -26.183|-6657.746|-6670.874|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
| -26.183|  -26.183|-6657.745|-6670.873|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
| -26.183|  -26.183|-6654.905|-6668.033|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
| -26.183|  -26.183|-6653.747|-6666.875|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_4_/D    |
| -26.183|  -26.183|-6653.398|-6666.526|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_3_/D                        |
| -26.183|  -26.183|-6652.988|-6666.116|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
| -26.183|  -26.183|-6652.537|-6665.665|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_4_/D   |
| -26.183|  -26.183|-6651.961|-6665.089|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
| -26.183|  -26.183|-6651.385|-6664.513|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_1_/D                        |
| -26.183|  -26.183|-6651.361|-6664.489|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_1_/D                        |
| -26.183|  -26.183|-6651.294|-6664.422|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
| -26.183|  -26.183|-6651.278|-6664.406|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
| -26.183|  -26.183|-6650.697|-6663.825|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
| -26.183|  -26.183|-6649.591|-6662.719|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_3_/D    |
| -26.183|  -26.183|-6649.421|-6662.549|    99.72%|   0:00:03.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_2_/D    |
| -26.183|  -26.183|-6648.253|-6661.381|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
| -26.183|  -26.183|-6648.191|-6661.319|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
| -26.183|  -26.183|-6648.012|-6661.140|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_1_/D   |
| -26.183|  -26.183|-6647.808|-6660.936|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
| -26.183|  -26.183|-6647.637|-6660.765|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_1_/D    |
| -26.183|  -26.183|-6647.442|-6660.570|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_1_/D   |
| -26.183|  -26.183|-6647.554|-6660.682|    99.72%|   0:00:02.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_1_/D   |
| -26.183|  -26.183|-6647.490|-6660.618|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_0_/D    |
| -26.183|  -26.183|-6647.432|-6660.560|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6647.280|-6660.408|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6647.215|-6660.343|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6647.058|-6660.186|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6647.020|-6660.147|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6646.950|-6660.078|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6646.928|-6660.055|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6646.867|-6659.995|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6646.851|-6659.979|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6646.839|-6659.967|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6646.810|-6659.938|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6646.721|-6659.849|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6646.645|-6659.772|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6645.639|-6658.767|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6642.107|-6655.235|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6641.674|-6654.802|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6641.341|-6654.468|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_0_/D   |
| -26.183|  -26.183|-6641.228|-6654.355|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6641.222|-6654.350|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6641.154|-6654.282|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_0_/D    |
| -26.183|  -26.183|-6639.320|-6652.448|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D    |
| -26.183|  -26.183|-6637.681|-6650.809|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6636.980|-6650.108|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_0_/D   |
| -26.183|  -26.183|-6636.707|-6649.834|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.183|  -26.183|-6636.705|-6649.833|    99.72%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/fifo_inst_int/q2_reg_7_/E             |
| -26.183|  -26.183|-6636.703|-6649.831|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D    |
| -26.183|  -26.183|-6636.703|-6649.831|    99.72%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:30 real=0:02:30 mem=1831.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:30 real=0:02:30 mem=1831.5M) ***
** GigaOpt Optimizer WNS Slack -26.183 TNS Slack -6649.831 Density 99.72
*** Starting refinePlace (0:54:39 mem=1847.5M) ***
Total net bbox length = 1.163e+06 (6.456e+05 5.179e+05) (ext = 1.218e+05)
Density distribution unevenness ratio = 1.897%
Density distribution unevenness ratio = 1.922%
Move report: Timing Driven Placement moves 71796 insts, mean move: 0.35 um, max move: 6.80 um
	Max move on inst (sfp_instance/FE_OCPC7046_fifo_out_2_): (708.80, 746.20) --> (707.40, 740.80)
	Runtime: CPU: 0:00:16.7 REAL: 0:00:17.0 MEM: 2051.9MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.159e+06 (6.445e+05 5.141e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:16.9 REAL: 0:00:17.0 MEM: 2051.9MB
*** Finished refinePlace (0:54:56 mem=2051.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2051.9M)


Density : 0.9972
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:18.9 real=0:00:19.0 mem=2051.9M) ***
** GigaOpt Optimizer WNS Slack -26.209 TNS Slack -6650.489 Density 99.72
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.209|  -26.209|-6637.361|-6650.489|    99.72%|   0:00:01.0| 2051.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.203|  -26.203|-6637.512|-6650.640|    99.72%|   0:00:05.0| 2051.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:06.0 mem=2051.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:06.0 mem=2051.9M) ***
** GigaOpt Optimizer WNS Slack -26.203 TNS Slack -6650.640 Density 99.72
*** Starting refinePlace (0:55:04 mem=2051.9M) ***
Total net bbox length = 1.162e+06 (6.445e+05 5.172e+05) (ext = 1.218e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.162e+06 (6.445e+05 5.172e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2051.9MB
*** Finished refinePlace (0:55:04 mem=2051.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2051.9M)


Density : 0.9972
Max route overflow : 0.0003


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=2051.9M) ***
** GigaOpt Optimizer WNS Slack -26.202 TNS Slack -6652.049 Density 99.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 196 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:59 real=0:02:59 mem=2051.9M) ***

End: GigaOpt Optimization in TNS mode
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 112  numPreroutedWires = 17176
[NR-eagl] Read numTotalNets=46745  numIgnoredNets=132
[NR-eagl] There are 194 clock nets ( 194 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 194 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 46419 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 196 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.079080e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 194 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.566000e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 46223 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.10% H + 0.00% V. EstWL: 1.170202e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.12% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 2.080000e+01um, number of vias: 161467
[NR-eagl] Layer2(M2)(V) length: 2.381317e+05um, number of vias: 201417
[NR-eagl] Layer3(M3)(H) length: 3.909547e+05um, number of vias: 36466
[NR-eagl] Layer4(M4)(V) length: 2.069289e+05um, number of vias: 14284
[NR-eagl] Layer5(M5)(H) length: 2.583045e+05um, number of vias: 5404
[NR-eagl] Layer6(M6)(V) length: 1.035518e+05um, number of vias: 2657
[NR-eagl] Layer7(M7)(H) length: 3.797904e+04um, number of vias: 2973
[NR-eagl] Layer8(M8)(V) length: 2.698633e+04um, number of vias: 0
[NR-eagl] Total length: 1.262858e+06um, number of vias: 424668
[NR-eagl] End Peak syMemory usage = 1654.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.47 seconds
Extraction called for design 'core' of instances=175941 and nets=48212 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1646.613M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 5.12, normalized total congestion hotspot area = 5.46 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (528.40 1046.80 672.40 1133.20)
HotSpot [2] box (557.20 816.40 643.60 902.80)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1737.71 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1737.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13   |    37   |    30   |     30  |     0   |     0   |     0   |     0   | -26.11 |          0|          0|          0|  99.72  |            |           |
|     9   |    29   |    30   |     30  |     0   |     0   |     0   |     0   | -26.11 |          0|          0|          5|  99.72  |   0:00:01.0|    1814.0M|
|     9   |    29   |    30   |     30  |     0   |     0   |     0   |     0   | -26.11 |          0|          0|          0|  99.72  |   0:00:00.0|    1814.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1814.0M) ***

*** Starting refinePlace (0:55:31 mem=1846.0M) ***
Total net bbox length = 1.162e+06 (6.445e+05 5.172e+05) (ext = 1.218e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.162e+06 (6.445e+05 5.172e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1846.0MB
*** Finished refinePlace (0:55:31 mem=1846.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1846.0M)


Density : 0.9972
Max route overflow : 0.0012


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1846.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -26.202 -> -26.111 (bump = -0.091)
Begin: GigaOpt postEco optimization
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
*info: 302 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 112 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.111 TNS Slack -6679.633 Density 99.72
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.111|  -26.111|-6666.640|-6679.633|    99.72%|   0:00:01.0| 1829.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.094|  -26.094|-6666.358|-6679.351|    99.72%|   0:00:04.0| 1829.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:05.0 mem=1829.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.556|  -26.094| -12.992|-6679.351|    99.72%|   0:00:00.0| 1829.3M|   WC_VIEW|  default| sum_out[22]                                        |
|  -0.555|  -26.094| -12.960|-6679.318|    99.72%|   0:00:02.0| 1867.5M|   WC_VIEW|  default| sum_out[21]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1867.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:07.0 mem=1867.5M) ***
** GigaOpt Optimizer WNS Slack -26.094 TNS Slack -6679.318 Density 99.72
*** Starting refinePlace (0:55:44 mem=1867.5M) ***
Total net bbox length = 1.162e+06 (6.445e+05 5.172e+05) (ext = 1.218e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.162e+06 (6.445e+05 5.172e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1867.5MB
*** Finished refinePlace (0:55:44 mem=1867.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1867.5M)


Density : 0.9972
Max route overflow : 0.0012


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1867.5M) ***
** GigaOpt Optimizer WNS Slack -26.094 TNS Slack -6679.318 Density 99.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.9 real=0:00:08.0 mem=1867.5M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -26.202 -> -26.094 (bump = -0.108)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -6651.949 -> -6679.218
Begin: GigaOpt TNS recovery
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
*info: 302 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 112 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.094 TNS Slack -6679.318 Density 99.72
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.094|  -26.094|-6666.358|-6679.318|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.094|  -26.094|-6665.710|-6678.670|    99.72%|   0:00:02.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.094|  -26.094|-6665.634|-6678.594|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.094|  -26.094|-6665.413|-6678.372|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -26.094|  -26.094|-6665.232|-6678.192|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -26.094|  -26.094|-6665.019|-6677.978|    99.72%|   0:00:02.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
| -26.094|  -26.094|-6664.776|-6677.736|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
| -26.094|  -26.094|-6664.610|-6677.569|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -26.094|  -26.094|-6664.500|-6677.460|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -26.094|  -26.094|-6664.462|-6677.422|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -26.094|  -26.094|-6664.453|-6677.413|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -26.094|  -26.094|-6664.438|-6677.397|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -26.094|  -26.094|-6664.424|-6677.383|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -26.094|  -26.094|-6664.366|-6677.325|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -26.094|  -26.094|-6664.351|-6677.311|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -26.094|  -26.094|-6664.321|-6677.280|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -26.094|  -26.094|-6664.302|-6677.262|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
| -26.094|  -26.094|-6664.291|-6677.251|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
| -26.094|  -26.094|-6664.263|-6677.223|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
| -26.094|  -26.094|-6664.250|-6677.209|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -26.094|  -26.094|-6664.233|-6677.193|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
| -26.094|  -26.094|-6664.219|-6677.179|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -26.094|  -26.094|-6664.207|-6677.167|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -26.094|  -26.094|-6664.198|-6677.158|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
| -26.094|  -26.094|-6664.207|-6677.167|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
| -26.094|  -26.094|-6664.195|-6677.154|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
| -26.094|  -26.094|-6660.675|-6673.634|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_18_/D   |
| -26.094|  -26.094|-6657.593|-6670.553|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -26.094|  -26.094|-6655.695|-6668.655|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_18_/D   |
| -26.094|  -26.094|-6653.140|-6666.100|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_18_/D   |
| -26.094|  -26.094|-6646.279|-6659.239|    99.72%|   0:00:02.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.094|  -26.094|-6644.969|-6657.929|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.094|  -26.094|-6644.303|-6657.263|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.094|  -26.094|-6643.507|-6656.466|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.094|  -26.094|-6640.786|-6653.746|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
| -26.094|  -26.094|-6640.267|-6653.226|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
| -26.094|  -26.094|-6640.205|-6653.164|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_18_/D   |
| -26.094|  -26.094|-6640.205|-6653.164|    99.72%|   0:00:02.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
| -26.094|  -26.094|-6640.205|-6653.164|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
| -26.094|  -26.094|-6640.186|-6653.145|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_14_/D  |
| -26.094|  -26.094|-6640.064|-6653.024|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_14_/D   |
| -26.094|  -26.094|-6640.018|-6652.977|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_14_/D   |
| -26.094|  -26.094|-6639.985|-6652.945|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_16_/D   |
| -26.094|  -26.094|-6639.950|-6652.909|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_15_/D  |
| -26.094|  -26.094|-6639.899|-6652.858|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_/D   |
| -26.094|  -26.094|-6639.861|-6652.820|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_15_/D                       |
| -26.094|  -26.094|-6639.711|-6652.671|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_16_/D  |
| -26.094|  -26.094|-6639.678|-6652.638|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_16_/D  |
| -26.094|  -26.094|-6639.595|-6652.555|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_/D   |
| -26.094|  -26.094|-6639.557|-6652.516|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
| -26.094|  -26.094|-6639.489|-6652.449|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_12_/D   |
| -26.094|  -26.094|-6639.459|-6652.418|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
| -26.094|  -26.094|-6639.282|-6652.242|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
| -26.094|  -26.094|-6639.264|-6652.224|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
| -26.094|  -26.094|-6639.127|-6652.086|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_12_/D  |
| -26.094|  -26.094|-6638.958|-6651.917|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_12_/D   |
| -26.094|  -26.094|-6638.853|-6651.812|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_12_/D   |
| -26.094|  -26.094|-6638.818|-6651.778|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_14_/D  |
| -26.094|  -26.094|-6638.799|-6651.759|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_11_/D   |
| -26.094|  -26.094|-6638.673|-6651.632|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
| -26.094|  -26.094|-6638.481|-6651.441|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D   |
| -26.094|  -26.094|-6638.288|-6651.247|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_12_/D   |
| -26.094|  -26.094|-6638.270|-6651.229|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_12_/D   |
| -26.094|  -26.094|-6638.183|-6651.143|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_10_/D   |
| -26.094|  -26.094|-6638.168|-6651.127|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_10_/D   |
| -26.094|  -26.094|-6638.065|-6651.025|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_11_/D   |
| -26.094|  -26.094|-6637.907|-6650.866|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
| -26.094|  -26.094|-6637.890|-6650.850|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
| -26.094|  -26.094|-6637.087|-6650.046|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
| -26.094|  -26.094|-6637.021|-6649.981|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_/D   |
| -26.094|  -26.094|-6636.851|-6649.810|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_10_/D  |
| -26.094|  -26.094|-6636.828|-6649.788|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_10_/D  |
| -26.094|  -26.094|-6636.806|-6649.766|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_10_/D  |
| -26.094|  -26.094|-6636.648|-6649.607|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
| -26.094|  -26.094|-6635.682|-6648.641|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_10_/D   |
| -26.094|  -26.094|-6635.571|-6648.531|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
| -26.094|  -26.094|-6635.518|-6648.478|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
| -26.094|  -26.094|-6635.310|-6648.270|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_9_/D   |
| -26.094|  -26.094|-6635.062|-6648.021|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
| -26.094|  -26.094|-6629.557|-6642.517|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
| -26.094|  -26.094|-6629.396|-6642.355|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D    |
| -26.094|  -26.094|-6629.382|-6642.341|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D    |
| -26.094|  -26.094|-6629.330|-6642.290|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D    |
| -26.094|  -26.094|-6629.149|-6642.109|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
| -26.094|  -26.094|-6629.116|-6642.076|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
| -26.094|  -26.094|-6629.066|-6642.026|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
| -26.094|  -26.094|-6628.798|-6641.758|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_10_/D  |
| -26.094|  -26.094|-6628.543|-6641.503|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
| -26.094|  -26.094|-6628.527|-6641.487|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
| -26.094|  -26.094|-6626.923|-6639.883|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
| -26.094|  -26.094|-6626.893|-6639.853|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
| -26.094|  -26.094|-6626.608|-6639.568|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_9_/D                        |
| -26.094|  -26.094|-6626.298|-6639.257|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_9_/D                        |
| -26.094|  -26.094|-6626.186|-6639.146|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_9_/D                        |
| -26.094|  -26.094|-6626.133|-6639.092|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_9_/D                        |
| -26.094|  -26.094|-6625.953|-6638.913|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_8_/D   |
| -26.094|  -26.094|-6625.934|-6638.894|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_7_/D   |
| -26.094|  -26.094|-6625.753|-6638.713|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
| -26.094|  -26.094|-6625.391|-6638.350|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_8_/D    |
| -26.094|  -26.094|-6625.186|-6638.146|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
| -26.094|  -26.094|-6625.170|-6638.130|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
| -26.094|  -26.094|-6625.011|-6637.970|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_7_/D   |
| -26.094|  -26.094|-6624.997|-6637.957|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_7_/D   |
| -26.094|  -26.094|-6624.819|-6637.779|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
| -26.094|  -26.094|-6624.800|-6637.759|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
| -26.094|  -26.094|-6624.717|-6637.677|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_6_/D   |
| -26.094|  -26.094|-6624.542|-6637.501|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
| -26.094|  -26.094|-6624.439|-6637.398|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_7_/D   |
| -26.094|  -26.094|-6624.350|-6637.310|    99.72%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q15_reg_6_/D   |
| -26.094|  -26.094|-6624.308|-6637.268|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
| -26.094|  -26.094|-6624.085|-6637.045|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
| -26.094|  -26.094|-6624.063|-6637.022|    99.72%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
| -26.094|  -26.094|-6623.974|-6636.933|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_6_/D    |
| -26.094|  -26.094|-6623.905|-6636.865|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_5_/D    |
| -26.094|  -26.094|-6623.834|-6636.793|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/D    |
| -26.094|  -26.094|-6623.699|-6636.659|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_5_/D                        |
| -26.094|  -26.094|-6623.621|-6636.580|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
| -26.094|  -26.094|-6623.604|-6636.563|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
| -26.094|  -26.094|-6623.499|-6636.458|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
| -26.094|  -26.094|-6623.481|-6636.441|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D    |
| -26.094|  -26.094|-6623.478|-6636.437|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D    |
| -26.094|  -26.094|-6621.695|-6634.655|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_4_/D    |
| -26.094|  -26.094|-6621.532|-6634.491|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
| -26.094|  -26.094|-6621.410|-6634.370|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
| -26.094|  -26.094|-6621.351|-6634.310|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_4_/D   |
| -26.094|  -26.094|-6621.155|-6634.115|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_4_/D   |
| -26.094|  -26.094|-6621.082|-6634.042|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_4_/D   |
| -26.094|  -26.094|-6620.959|-6633.918|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_5_/D   |
| -26.094|  -26.094|-6620.931|-6633.890|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
| -26.094|  -26.094|-6620.828|-6633.788|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_4_/D    |
| -26.094|  -26.094|-6620.780|-6633.739|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_3_/D   |
| -26.094|  -26.094|-6619.874|-6632.833|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_4_/D   |
| -26.094|  -26.094|-6619.804|-6632.763|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
| -26.094|  -26.094|-6619.621|-6632.581|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
| -26.094|  -26.094|-6619.243|-6632.203|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D    |
| -26.094|  -26.094|-6618.831|-6631.790|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_3_/D    |
| -26.094|  -26.094|-6618.311|-6631.270|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_3_/D    |
| -26.094|  -26.094|-6618.219|-6631.178|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_4_/D   |
| -26.094|  -26.094|-6617.961|-6630.921|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_4_/D   |
| -26.094|  -26.094|-6617.590|-6630.550|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_3_/D   |
| -26.094|  -26.094|-6617.164|-6630.123|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_3_/D   |
| -26.094|  -26.094|-6616.958|-6629.917|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
| -26.094|  -26.094|-6614.725|-6627.684|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
| -26.094|  -26.094|-6614.598|-6627.558|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D    |
| -26.094|  -26.094|-6614.529|-6627.488|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_3_/D   |
| -26.094|  -26.094|-6614.511|-6627.470|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
| -26.094|  -26.094|-6614.264|-6627.224|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_3_/D    |
| -26.094|  -26.094|-6614.184|-6627.144|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_3_/D   |
| -26.094|  -26.094|-6614.124|-6627.083|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_3_/D   |
| -26.094|  -26.094|-6613.571|-6626.531|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_2_/D   |
| -26.094|  -26.094|-6613.200|-6626.160|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/D   |
| -26.094|  -26.094|-6612.963|-6625.923|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/D   |
| -26.094|  -26.094|-6612.943|-6625.902|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
| -26.094|  -26.094|-6612.830|-6625.789|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
| -26.094|  -26.094|-6612.734|-6625.694|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
| -26.094|  -26.094|-6612.560|-6625.520|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_2_/D   |
| -26.094|  -26.094|-6612.424|-6625.383|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
| -26.094|  -26.094|-6612.227|-6625.187|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
| -26.094|  -26.094|-6612.024|-6624.984|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
| -26.094|  -26.094|-6611.935|-6624.895|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
| -26.094|  -26.094|-6611.394|-6624.354|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_1_/D    |
| -26.094|  -26.094|-6611.282|-6624.242|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D    |
| -26.094|  -26.094|-6610.508|-6623.467|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
| -26.094|  -26.094|-6610.243|-6623.203|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D    |
| -26.094|  -26.094|-6610.003|-6622.962|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D    |
| -26.094|  -26.094|-6608.852|-6621.811|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_1_/D   |
| -26.094|  -26.094|-6608.834|-6621.794|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
| -26.094|  -26.094|-6608.688|-6621.648|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
| -26.094|  -26.094|-6608.527|-6621.487|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
| -26.094|  -26.094|-6608.441|-6621.401|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_1_/D    |
| -26.094|  -26.094|-6608.403|-6621.363|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
| -26.094|  -26.094|-6608.392|-6621.351|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_0_/D    |
| -26.094|  -26.094|-6608.373|-6621.333|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_0_/D    |
| -26.094|  -26.094|-6607.825|-6620.785|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_0_/D    |
| -26.094|  -26.094|-6606.005|-6618.965|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.094|  -26.094|-6605.307|-6618.267|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.094|  -26.094|-6603.118|-6616.078|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_0_/D   |
| -26.094|  -26.094|-6596.227|-6609.186|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_0_/D   |
| -26.094|  -26.094|-6595.395|-6608.354|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_0_/D   |
| -26.094|  -26.094|-6595.348|-6608.308|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_0_/D   |
| -26.094|  -26.094|-6592.044|-6605.003|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_0_/D   |
| -26.094|  -26.094|-6591.602|-6604.561|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D    |
| -26.094|  -26.094|-6591.587|-6604.546|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D    |
| -26.094|  -26.094|-6591.397|-6604.357|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_0_/D    |
| -26.094|  -26.094|-6591.280|-6604.240|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.094|  -26.094|-6590.901|-6603.861|    99.73%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D    |
| -26.094|  -26.094|-6590.841|-6603.801|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D    |
| -26.094|  -26.094|-6590.750|-6603.709|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D    |
| -26.094|  -26.094|-6590.737|-6603.696|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.094|  -26.094|-6590.737|-6603.696|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:11 real=0:01:11 mem=1867.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.555|  -26.094| -12.960|-6603.696|    99.73%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.555|  -26.094| -12.719|-6603.456|    99.74%|   0:00:02.0| 1867.5M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.555|  -26.094| -12.689|-6603.426|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[1]                                         |
|  -0.555|  -26.094| -12.688|-6603.424|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[1]                                         |
|  -0.555|  -26.094| -12.675|-6603.412|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[1]                                         |
|  -0.555|  -26.094| -12.664|-6603.400|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[20]                                        |
|  -0.555|  -26.094| -12.654|-6603.391|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[17]                                        |
|  -0.555|  -26.094| -12.654|-6603.391|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[21]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1867.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:13 real=0:01:13 mem=1867.5M) ***
** GigaOpt Optimizer WNS Slack -26.094 TNS Slack -6603.391 Density 99.74
*** Starting refinePlace (0:57:04 mem=1867.5M) ***
Total net bbox length = 1.163e+06 (6.451e+05 5.181e+05) (ext = 1.218e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.163e+06 (6.451e+05 5.181e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1867.5MB
*** Finished refinePlace (0:57:05 mem=1867.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1867.5M)


Density : 0.9974
Max route overflow : 0.0012


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1867.5M) ***
** GigaOpt Optimizer WNS Slack -26.094 TNS Slack -6603.577 Density 99.74
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:16 real=0:01:16 mem=1867.5M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.167%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
*info: 302 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 112 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.094 TNS Slack -6603.577 Density 99.74
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:04.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_18_/D   |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_17_/D  |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_15_/D  |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_/D   |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_8_/D   |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_6_/D    |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_3_/D   |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:01.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/D   |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D    |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_0_/D    |
| -26.094|  -26.094|-6590.923|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.3 real=0:00:13.0 mem=1867.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.555|  -26.094| -12.654|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[21]                                        |
|  -0.555|  -26.094| -12.654|-6603.577|    99.74%|   0:00:00.0| 1867.5M|   WC_VIEW|  default| sum_out[21]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1867.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.7 real=0:00:14.0 mem=1867.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.4 real=0:00:15.0 mem=1867.5M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:11:46, real = 0:11:43, mem = 1673.5M, totSessionCpu=0:57:25 **
** Profile ** Start :  cpu=0:00:00.0, mem=1673.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=1673.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1681.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1681.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.094 | -26.094 | -0.555  |
|           TNS (ns):| -6603.6 | -6590.9 | -12.654 |
|    Violating Paths:|  2717   |  2693   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.287%
       (99.737% with Fillers)
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1681.5M
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1447.96MB/1447.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1447.96MB/1447.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1447.96MB/1447.96MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT)
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 10%
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 20%
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 30%
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 40%
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 50%
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 60%
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 70%
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 80%
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT): 90%

Finished Levelizing
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT)

Starting Activity Propagation
2025-Mar-20 13:32:52 (2025-Mar-20 20:32:52 GMT)
2025-Mar-20 13:32:53 (2025-Mar-20 20:32:53 GMT): 10%
2025-Mar-20 13:32:53 (2025-Mar-20 20:32:53 GMT): 20%

Finished Activity Propagation
2025-Mar-20 13:32:54 (2025-Mar-20 20:32:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1452.86MB/1452.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 13:32:54 (2025-Mar-20 20:32:54 GMT)
 ... Calculating switching power
2025-Mar-20 13:32:55 (2025-Mar-20 20:32:55 GMT): 10%
2025-Mar-20 13:32:55 (2025-Mar-20 20:32:55 GMT): 20%
2025-Mar-20 13:32:55 (2025-Mar-20 20:32:55 GMT): 30%
2025-Mar-20 13:32:55 (2025-Mar-20 20:32:55 GMT): 40%
2025-Mar-20 13:32:55 (2025-Mar-20 20:32:55 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 13:32:57 (2025-Mar-20 20:32:57 GMT): 60%
2025-Mar-20 13:33:00 (2025-Mar-20 20:33:00 GMT): 70%
2025-Mar-20 13:33:03 (2025-Mar-20 20:33:03 GMT): 80%
2025-Mar-20 13:33:03 (2025-Mar-20 20:33:03 GMT): 90%

Finished Calculating power
2025-Mar-20 13:33:04 (2025-Mar-20 20:33:04 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1452.86MB/1452.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1452.86MB/1452.86MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1452.86MB/1452.86MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 13:33:04 (2025-Mar-20 20:33:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      116.72592480 	   61.0079%
Total Switching Power:      65.47564786 	   34.2215%
Total Leakage Power:         9.12755016 	    4.7706%
Total Power:               191.32912269
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.31       3.582      0.3303       52.23        27.3
Macro                                  0       1.455       7.332       8.787       4.593
IO                                     0           0     7.6e-07     7.6e-07   3.972e-07
Combinational                      62.27       51.11       1.423       114.8          60
Clock (Combinational)              6.143       9.332     0.04224       15.52        8.11
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              116.7       65.48       9.128       191.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      116.7       65.48       9.128       191.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.143       9.332     0.04224       15.52        8.11
-----------------------------------------------------------------------------------------
Total                              6.143       9.332     0.04224       15.52        8.11
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5087
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.66379e-10 F
* 		Total instances in design: 175918
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 134910
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1466.52MB/1466.52MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -26.094  TNS Slack -6603.577 Density 99.74
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.74%|        -| -26.094|-6603.577|   0:00:00.0| 1873.7M|
|    99.74%|        0| -26.094|-6603.577|   0:00:04.0| 1879.7M|
|    99.74%|        0| -26.094|-6603.577|   0:00:28.0| 1885.9M|
|    99.74%|        2| -26.094|-6603.577|   0:00:04.0| 1889.6M|
|    99.72%|      749| -26.084|-6600.761|   0:00:13.0| 1898.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -26.084  TNS Slack -6600.761 Density 99.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:51.9) (real = 0:00:52.0) **
Executing incremental physical updates
*** Starting refinePlace (0:58:35 mem=1863.8M) ***
Total net bbox length = 1.163e+06 (6.451e+05 5.183e+05) (ext = 1.218e+05)
Density distribution unevenness ratio = 1.920%
Density distribution unevenness ratio = 1.904%
Move report: Timing Driven Placement moves 61992 insts, mean move: 0.35 um, max move: 14.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U401): (390.20, 505.00) --> (395.20, 514.00)
	Runtime: CPU: 0:00:16.0 REAL: 0:00:15.0 MEM: 1962.3MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.159e+06 (6.446e+05 5.148e+05) (ext = 1.218e+05)
Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 1962.3MB
*** Finished refinePlace (0:58:51 mem=1962.3M) ***
Checking setup slack degradation ...
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.084|  -26.084|-6600.761|-6600.761|    99.72%|   0:00:01.0| 1996.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1996.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1996.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1737.68MB/1737.68MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1737.68MB/1737.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1737.68MB/1737.68MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT)
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 10%
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 20%
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 30%
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 40%
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 50%
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 60%
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 70%
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 80%
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT): 90%

Finished Levelizing
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT)

Starting Activity Propagation
2025-Mar-20 13:34:23 (2025-Mar-20 20:34:23 GMT)
2025-Mar-20 13:34:24 (2025-Mar-20 20:34:24 GMT): 10%
2025-Mar-20 13:34:24 (2025-Mar-20 20:34:24 GMT): 20%

Finished Activity Propagation
2025-Mar-20 13:34:25 (2025-Mar-20 20:34:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1737.68MB/1737.68MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 13:34:25 (2025-Mar-20 20:34:25 GMT)
 ... Calculating switching power
2025-Mar-20 13:34:26 (2025-Mar-20 20:34:26 GMT): 10%
2025-Mar-20 13:34:26 (2025-Mar-20 20:34:26 GMT): 20%
2025-Mar-20 13:34:26 (2025-Mar-20 20:34:26 GMT): 30%
2025-Mar-20 13:34:26 (2025-Mar-20 20:34:26 GMT): 40%
2025-Mar-20 13:34:26 (2025-Mar-20 20:34:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 13:34:28 (2025-Mar-20 20:34:28 GMT): 60%
2025-Mar-20 13:34:31 (2025-Mar-20 20:34:31 GMT): 70%
2025-Mar-20 13:34:34 (2025-Mar-20 20:34:34 GMT): 80%
2025-Mar-20 13:34:35 (2025-Mar-20 20:34:35 GMT): 90%

Finished Calculating power
2025-Mar-20 13:34:36 (2025-Mar-20 20:34:36 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total)=1737.68MB/1737.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1737.68MB/1737.68MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1737.68MB/1737.68MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 13:34:36 (2025-Mar-20 20:34:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      116.56302827 	   60.9973%
Total Switching Power:      65.41139973 	   34.2297%
Total Leakage Power:         9.12091453 	    4.7730%
Total Power:               191.09534240
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.31       3.578      0.3303       52.22       27.33
Macro                                  0       1.455       7.332       8.787       4.598
IO                                     0           0     7.6e-07     7.6e-07   3.977e-07
Combinational                      62.11       51.05       1.416       114.6       59.95
Clock (Combinational)              6.143       9.332     0.04224       15.52        8.12
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              116.6       65.41       9.121       191.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      116.6       65.41       9.121       191.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.143       9.332     0.04224       15.52        8.12
-----------------------------------------------------------------------------------------
Total                              6.143       9.332     0.04224       15.52        8.12
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.5084
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.65966e-10 F
* 		Total instances in design: 175920
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 134910
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1737.68MB/1737.68MB)

*** Finished Leakage Power Optimization (cpu=0:01:31, real=0:01:30, mem=1738.96M, totSessionCpu=0:59:13).
Extraction called for design 'core' of instances=175920 and nets=48191 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1712.121M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1819.53 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.0  real=0:00:10.0  mem= 1819.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1495.34MB/1495.34MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1495.34MB/1495.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1495.34MB/1495.34MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-20 13:34:50 (2025-Mar-20 20:34:50 GMT)
2025-Mar-20 13:34:51 (2025-Mar-20 20:34:51 GMT): 10%
2025-Mar-20 13:34:51 (2025-Mar-20 20:34:51 GMT): 20%

Finished Activity Propagation
2025-Mar-20 13:34:52 (2025-Mar-20 20:34:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1495.92MB/1495.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 13:34:52 (2025-Mar-20 20:34:52 GMT)
 ... Calculating switching power
2025-Mar-20 13:34:52 (2025-Mar-20 20:34:52 GMT): 10%
2025-Mar-20 13:34:52 (2025-Mar-20 20:34:52 GMT): 20%
2025-Mar-20 13:34:52 (2025-Mar-20 20:34:52 GMT): 30%
2025-Mar-20 13:34:52 (2025-Mar-20 20:34:52 GMT): 40%
2025-Mar-20 13:34:52 (2025-Mar-20 20:34:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 13:34:54 (2025-Mar-20 20:34:54 GMT): 60%
2025-Mar-20 13:34:57 (2025-Mar-20 20:34:57 GMT): 70%
2025-Mar-20 13:35:00 (2025-Mar-20 20:35:00 GMT): 80%
2025-Mar-20 13:35:01 (2025-Mar-20 20:35:01 GMT): 90%

Finished Calculating power
2025-Mar-20 13:35:02 (2025-Mar-20 20:35:02 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total)=1496.74MB/1496.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1496.74MB/1496.74MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1496.74MB/1496.74MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 13:35:02 (2025-Mar-20 20:35:02 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      116.56266857 	   60.9972%
Total Switching Power:      65.41139973 	   34.2298%
Total Leakage Power:         9.12091453 	    4.7730%
Total Power:               191.09498271
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.31       3.578      0.3303       52.22       27.33
Macro                                  0       1.455       7.332       8.787       4.598
IO                                     0           0     7.6e-07     7.6e-07   3.977e-07
Combinational                      62.11       51.05       1.416       114.6       59.95
Clock (Combinational)              6.143       9.332     0.04224       15.52        8.12
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              116.6       65.41       9.121       191.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      116.6       65.41       9.121       191.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.143       9.332     0.04224       15.52        8.12
-----------------------------------------------------------------------------------------
Total                              6.143       9.332     0.04224       15.52        8.12
-----------------------------------------------------------------------------------------
Total leakage power = 9.12091 mW
Cell usage statistics:  
Library tcbn65gpluswc , 175917 cells ( 100.000000%) , 9.12091 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1509.80MB/1509.80MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:01, real = 0:13:57, mem = 1737.0M, totSessionCpu=0:59:39 **
** Profile ** Start :  cpu=0:00:00.0, mem=1737.0M
** Profile ** Other data :  cpu=0:00:00.4, mem=1737.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1747.0M
** Profile ** Total reports :  cpu=0:00:02.8, mem=1739.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1739.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.083 | -26.083 | -0.555  |
|           TNS (ns):| -6601.4 | -6588.8 | -12.653 |
|    Violating Paths:|  2727   |  2703   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.268%
       (99.718% with Fillers)
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1739.0M
**optDesign ... cpu = 0:14:05, real = 0:14:01, mem = 1737.0M, totSessionCpu=0:59:44 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          18  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 18 error(s)

**ccopt_design ... cpu = 0:16:46, real = 0:16:42, mem = 1663.7M, totSessionCpu=0:59:44 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1669.8M, totSessionCpu=0:59:46 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1669.8M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 660
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 660
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:59:48 mem=1669.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.8 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.6 real=0:00:09.0 totSessionCpu=0:00:24.0 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:00:24.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [62616 node(s), 96982 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=0:00:26.8 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=1:00:04 mem=1669.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1669.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1677.8M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1677.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=1677.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1677.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.083 | -26.083 | -0.555  |
|           TNS (ns):| -6601.4 | -6588.8 | -12.653 |
|    Violating Paths:|  2727   |  2703   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.099  | -1.099  |  0.000  |
|           TNS (ns):|-109.320 |-109.320 |  0.000  |
|    Violating Paths:|   132   |   132   |    0    |
|          All Paths:|  8099   |  8099   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.268%
       (99.718% with Fillers)
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1677.8M, totSessionCpu=1:00:09 **
*info: Run optDesign holdfix with 1 thread.
Info: 112 nets with fixed/cover wires excluded.
Info: 302 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:22.9 real=0:00:24.0 totSessionCpu=1:00:10 mem=1907.5M density=99.718% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.0986
      TNS :    -109.3204
      #VP :          132
  Density :      99.718%
------------------------------------------------------------------------------------------
 cpu=0:00:23.7 real=0:00:25.0 totSessionCpu=1:00:11 mem=1907.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.0986
      TNS :    -109.3204
      #VP :          132
  Density :      99.718%
------------------------------------------------------------------------------------------
 cpu=0:00:24.1 real=0:00:25.0 totSessionCpu=1:00:12 mem=1907.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:24.3 real=0:00:26.0 totSessionCpu=1:00:12 mem=1907.5M density=99.718% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 14467 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:24.6 real=0:00:26.0 totSessionCpu=1:00:12 mem=1907.5M density=99.718%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1740.1M, totSessionCpu=1:00:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=1740.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=1740.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:00:37.8 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-9:0-4.-7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.3, mem=1748.1M
** Profile ** Total reports :  cpu=0:00:02.7, mem=1737.8M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1737.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.083 | -26.083 | -0.555  |
|           TNS (ns):| -6601.4 | -6588.8 | -12.653 |
|    Violating Paths:|  2727   |  2703   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.099  | -1.099  |  0.000  |
|           TNS (ns):|-109.320 |-109.320 |  0.000  |
|    Violating Paths:|   132   |   132   |    0    |
|          All Paths:|  8099   |  8099   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.268%
       (99.718% with Fillers)
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1737.8M
**optDesign ... cpu = 0:00:42, real = 0:00:44, mem = 1735.8M, totSessionCpu=1:00:29 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1735.8M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1380.96 (MB), peak = 1740.49 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1674.9M, init mem=1674.9M)
Overlapping with other instance:	79109
Orientation Violation:	87896
*info: Placed = 175920         (Fixed = 114)
*info: Unplaced = 0           
Placement Density:99.72%(1277760/1281377)
Finished checkPlace (cpu: total=0:00:01.9, vio checks=0:00:00.7; mem=1674.9M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (112) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1674.9M) ***
#Start route 306 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 20 13:36:01 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_15_ connects to NET sfp_instance/CTS_37 at location ( 731.300 104.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_17_ connects to NET sfp_instance/CTS_37 at location ( 727.500 106.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_6_ connects to NET sfp_instance/CTS_37 at location ( 726.700 106.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_6_ connects to NET sfp_instance/CTS_37 at location ( 744.700 102.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_11_ connects to NET sfp_instance/CTS_37 at location ( 748.500 102.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_7_ connects to NET sfp_instance/CTS_37 at location ( 745.900 106.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_2_ connects to NET sfp_instance/CTS_37 at location ( 743.900 108.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_16_ connects to NET sfp_instance/CTS_37 at location ( 736.300 106.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_19_ connects to NET sfp_instance/CTS_37 at location ( 748.300 99.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_5_ connects to NET sfp_instance/CTS_37 at location ( 745.700 99.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_8_ connects to NET sfp_instance/CTS_37 at location ( 744.700 95.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_0_ connects to NET sfp_instance/CTS_37 at location ( 739.900 102.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_14_ connects to NET sfp_instance/CTS_37 at location ( 739.700 99.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_18_ connects to NET sfp_instance/CTS_37 at location ( 735.900 101.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_19_ connects to NET sfp_instance/CTS_37 at location ( 733.700 95.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign4_reg_9_ connects to NET sfp_instance/CTS_37 at location ( 741.100 88.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_12_ connects to NET sfp_instance/CTS_37 at location ( 738.300 90.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_11_ connects to NET sfp_instance/CTS_37 at location ( 732.900 88.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_13_ connects to NET sfp_instance/CTS_37 at location ( 730.700 101.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/sfp_out_sign3_reg_8_ connects to NET sfp_instance/CTS_37 at location ( 726.100 101.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET sfp_instance/CTS_37 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_145 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_144 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_143 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_142 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_141 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/fifo_inst_int/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_139 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_138 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/fifo_inst_ext/CTS_27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/fifo_inst_ext/CTS_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/fifo_inst_ext/CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/fifo_inst_ext/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/fifo_inst_ext/CTS_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 48189 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U317. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 FE_OFC2172_array_out_127_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 FE_OFC2173_array_out_127_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U871. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U642. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1519. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U546. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1905. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_108894. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 FE_USKC9438_CTS_147. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_5 FILLER_101538. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1732. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1945. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1899. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_2 FILLER_85081. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_2 FILLER_85317. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_4 ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_4 ofifo_inst/col_idx_2__fifo_instance/FE_OCPC8468_rd_ptr_0_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_5 ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U12. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_6 mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1736. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55598 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1454.36 (MB), peak = 1740.49 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 699.520 772.290 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 699.720 784.890 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 700.320 779.490 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 703.720 770.490 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 701.920 768.690 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 699.720 774.090 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 699.920 783.090 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 687.720 747.090 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 689.320 738.090 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 689.320 739.890 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 690.720 761.490 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 690.720 750.690 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 691.920 729.090 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 703.920 761.490 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 690.920 756.090 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 690.520 730.890 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 686.920 745.290 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 687.720 754.290 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 687.120 736.290 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 686.920 743.490 ) on M1 for NET CTS_116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#101 routed nets are extracted.
#    96 (0.20%) extracted nets are partially routed.
#11 routed nets are imported.
#194 (0.40%) nets are without wires.
#47885 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48191.
#
#Number of eco nets is 96
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 13:36:09 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 13:36:11 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    92.59%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.43%
#
#  306 nets (0.63%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1474.52 (MB), peak = 1740.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1478.45 (MB), peak = 1740.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1478.73 (MB), peak = 1740.49 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1493.17 (MB), peak = 1740.49 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1481.05 (MB), peak = 1740.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1467 (skipped).
#Total number of nets with skipped attribute = 46418 (skipped).
#Total number of routable nets = 306.
#Total number of nets in the design = 48191.
#
#284 routable nets have only global wires.
#22 routable nets have only detail routed wires.
#46418 skipped nets have only detail routed wires.
#284 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                284               0  
#------------------------------------------------
#        Total                284               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                306                166           46252  
#-------------------------------------------------------------------
#        Total                306                166           46252  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      2(0.01%)   (0.01%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 42314 um.
#Total half perimeter of net bounding box = 16351 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 659 um.
#Total wire length on LAYER M3 = 23896 um.
#Total wire length on LAYER M4 = 17339 um.
#Total wire length on LAYER M5 = 415 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16665
#Total number of multi-cut vias = 81 (  0.5%)
#Total number of single cut vias = 16584 ( 99.5%)
#Up-Via Summary (total 16665):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        6030 ( 98.7%)        81 (  1.3%)       6111
#  Metal 2        5152 (100.0%)         0 (  0.0%)       5152
#  Metal 3        5288 (100.0%)         0 (  0.0%)       5288
#  Metal 4         112 (100.0%)         0 (  0.0%)        112
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                16584 ( 99.5%)        81 (  0.5%)      16665 
#
#Total number of involved priority nets 284
#Maximum src to sink distance for priority net 592.1
#Average of max src_to_sink distance for priority net 46.3
#Average of ave src_to_sink distance for priority net 28.4
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1484.13 (MB), peak = 1740.49 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1469.81 (MB), peak = 1740.49 (MB)
#Start Track Assignment.
#Done with 2079 horizontal wires in 4 hboxes and 1089 vertical wires in 4 hboxes.
#Done with 21 horizontal wires in 4 hboxes and 11 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 43855 um.
#Total half perimeter of net bounding box = 16351 um.
#Total wire length on LAYER M1 = 1505 um.
#Total wire length on LAYER M2 = 662 um.
#Total wire length on LAYER M3 = 23865 um.
#Total wire length on LAYER M4 = 17346 um.
#Total wire length on LAYER M5 = 476 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16403
#Total number of multi-cut vias = 81 (  0.5%)
#Total number of single cut vias = 16322 ( 99.5%)
#Up-Via Summary (total 16403):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5908 ( 98.6%)        81 (  1.4%)       5989
#  Metal 2        5031 (100.0%)         0 (  0.0%)       5031
#  Metal 3        5271 (100.0%)         0 (  0.0%)       5271
#  Metal 4         110 (100.0%)         0 (  0.0%)        110
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                16322 ( 99.5%)        81 (  0.5%)      16403 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1487.48 (MB), peak = 1740.49 (MB)
#
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 43.87 (MB)
#Total memory = 1487.48 (MB)
#Peak memory = 1740.49 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1522.32 (MB), peak = 1740.49 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1522.43 (MB), peak = 1740.49 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1522.43 (MB), peak = 1740.49 (MB)
#    completing 40% with 1 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1524.96 (MB), peak = 1740.49 (MB)
#    completing 50% with 6 violations
#    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1517.51 (MB), peak = 1740.49 (MB)
#    completing 60% with 6 violations
#    cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1514.80 (MB), peak = 1740.49 (MB)
#    completing 70% with 7 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1524.30 (MB), peak = 1740.49 (MB)
#    completing 80% with 8 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1517.39 (MB), peak = 1740.49 (MB)
#    completing 90% with 8 violations
#    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1520.43 (MB), peak = 1740.49 (MB)
#    completing 100% with 8 violations
#    cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1520.49 (MB), peak = 1740.49 (MB)
# ECO: 2.7% of the total area was rechecked for DRC, and 11.8% required routing.
#    number of violations = 8
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            6        2        8
#	Totals        6        2        8
#1909 out of 175920 instances need to be verified(marked ipoed).
#7.4% of the total area is being checked for drcs
#7.4% of the total area was checked
#    number of violations = 8
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            6        2        8
#	Totals        6        2        8
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1515.32 (MB), peak = 1740.49 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.91 (MB), peak = 1740.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 36404 um.
#Total half perimeter of net bounding box = 16351 um.
#Total wire length on LAYER M1 = 119 um.
#Total wire length on LAYER M2 = 6596 um.
#Total wire length on LAYER M3 = 18102 um.
#Total wire length on LAYER M4 = 11358 um.
#Total wire length on LAYER M5 = 228 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13408
#Total number of multi-cut vias = 287 (  2.1%)
#Total number of single cut vias = 13121 ( 97.9%)
#Up-Via Summary (total 13408):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5902 ( 95.4%)       287 (  4.6%)       6189
#  Metal 2        4514 (100.0%)         0 (  0.0%)       4514
#  Metal 3        2695 (100.0%)         0 (  0.0%)       2695
#  Metal 4           8 (100.0%)         0 (  0.0%)          8
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                13121 ( 97.9%)       287 (  2.1%)      13408 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = -4.52 (MB)
#Total memory = 1482.96 (MB)
#Peak memory = 1740.49 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = -4.52 (MB)
#Total memory = 1482.96 (MB)
#Peak memory = 1740.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:16
#Elapsed time = 00:01:16
#Increased memory = -38.68 (MB)
#Total memory = 1409.29 (MB)
#Peak memory = 1740.49 (MB)
#Number of warnings = 85
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 13:37:17 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 20 13:37:17 2025
#
#Generating timing data, please wait...
#46724 total nets, 306 already routed, 306 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1756.31 CPU=0:00:07.7 REAL=0:00:08.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1406.38 (MB), peak = 1740.49 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_24707.tif.gz ...
#Read in timing information for 358 ports, 41010 instances from timing file .timing_file_24707.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 48189 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 55598 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#166/46724 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1408.89 (MB), peak = 1740.49 (MB)
#Merging special wires...
#Number of eco nets is 1386
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 13:37:41 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 13:37:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    92.59%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.43%
#
#  306 nets (0.63%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1429.35 (MB), peak = 1740.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1433.34 (MB), peak = 1740.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1447.50 (MB), peak = 1740.49 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1459.10 (MB), peak = 1740.49 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1474.58 (MB), peak = 1740.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1467 (skipped).
#Total number of routable nets = 46724.
#Total number of nets in the design = 48191.
#
#45769 routable nets have only global wires.
#955 routable nets have only detail routed wires.
#166 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#306 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                166           45603  
#------------------------------------------------
#        Total                166           45603  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                306                166           46252  
#-------------------------------------------------------------------
#        Total                306                166           46252  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     32(0.18%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.18%)
#   Metal 2    793(0.52%)    281(0.18%)     94(0.06%)     23(0.02%)   (0.78%)
#   Metal 3    158(0.10%)      2(0.00%)      0(0.00%)      0(0.00%)   (0.10%)
#   Metal 4      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    984(0.09%)    283(0.02%)     94(0.01%)     23(0.00%)   (0.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#  Overflow after GR: 0.04% H + 0.18% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 1249424 um.
#Total half perimeter of net bounding box = 1214174 um.
#Total wire length on LAYER M1 = 155 um.
#Total wire length on LAYER M2 = 270986 um.
#Total wire length on LAYER M3 = 399436 um.
#Total wire length on LAYER M4 = 210693 um.
#Total wire length on LAYER M5 = 245897 um.
#Total wire length on LAYER M6 = 77443 um.
#Total wire length on LAYER M7 = 26471 um.
#Total wire length on LAYER M8 = 18344 um.
#Total number of vias = 303171
#Total number of multi-cut vias = 287 (  0.1%)
#Total number of single cut vias = 302884 ( 99.9%)
#Up-Via Summary (total 303171):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      153511 ( 99.8%)       287 (  0.2%)     153798
#  Metal 2       99226 (100.0%)         0 (  0.0%)      99226
#  Metal 3       29454 (100.0%)         0 (  0.0%)      29454
#  Metal 4       13207 (100.0%)         0 (  0.0%)      13207
#  Metal 5        3856 (100.0%)         0 (  0.0%)       3856
#  Metal 6        2261 (100.0%)         0 (  0.0%)       2261
#  Metal 7        1369 (100.0%)         0 (  0.0%)       1369
#-----------------------------------------------------------
#               302884 ( 99.9%)       287 (  0.1%)     303171 
#
#Max overcon = 13 tracks.
#Total overcon = 0.12%.
#Worst layer Gcell overcon rate = 0.10%.
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1474.64 (MB), peak = 1740.49 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1439.23 (MB), peak = 1740.49 (MB)
#Start Track Assignment.
#Done with 59727 horizontal wires in 4 hboxes and 61197 vertical wires in 4 hboxes.
#Done with 11954 horizontal wires in 4 hboxes and 10884 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 1289373 um.
#Total half perimeter of net bounding box = 1214174 um.
#Total wire length on LAYER M1 = 29894 um.
#Total wire length on LAYER M2 = 269020 um.
#Total wire length on LAYER M3 = 409021 um.
#Total wire length on LAYER M4 = 210896 um.
#Total wire length on LAYER M5 = 247633 um.
#Total wire length on LAYER M6 = 77764 um.
#Total wire length on LAYER M7 = 26661 um.
#Total wire length on LAYER M8 = 18484 um.
#Total number of vias = 303171
#Total number of multi-cut vias = 287 (  0.1%)
#Total number of single cut vias = 302884 ( 99.9%)
#Up-Via Summary (total 303171):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      153511 ( 99.8%)       287 (  0.2%)     153798
#  Metal 2       99226 (100.0%)         0 (  0.0%)      99226
#  Metal 3       29454 (100.0%)         0 (  0.0%)      29454
#  Metal 4       13207 (100.0%)         0 (  0.0%)      13207
#  Metal 5        3856 (100.0%)         0 (  0.0%)       3856
#  Metal 6        2261 (100.0%)         0 (  0.0%)       2261
#  Metal 7        1369 (100.0%)         0 (  0.0%)       1369
#-----------------------------------------------------------
#               302884 ( 99.9%)       287 (  0.1%)     303171 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1468.46 (MB), peak = 1740.49 (MB)
#
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = 68.00 (MB)
#Total memory = 1468.46 (MB)
#Peak memory = 1740.49 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 110 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1505.86 (MB), peak = 1740.49 (MB)
#    completing 20% with 137 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1498.24 (MB), peak = 1740.49 (MB)
#    completing 30% with 747 violations
#    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1505.79 (MB), peak = 1740.49 (MB)
#    completing 40% with 6971 violations
#    cpu time = 00:02:26, elapsed time = 00:02:26, memory = 1510.22 (MB), peak = 1740.49 (MB)
#    completing 50% with 14314 violations
#    cpu time = 00:04:42, elapsed time = 00:04:42, memory = 1519.05 (MB), peak = 1740.49 (MB)
#    completing 60% with 18549 violations
#    cpu time = 00:06:01, elapsed time = 00:06:01, memory = 1524.47 (MB), peak = 1740.49 (MB)
#    completing 70% with 22807 violations
#    cpu time = 00:07:25, elapsed time = 00:07:25, memory = 1528.92 (MB), peak = 1740.49 (MB)
#    completing 80% with 26296 violations
#    cpu time = 00:08:27, elapsed time = 00:08:27, memory = 1534.61 (MB), peak = 1740.49 (MB)
#    completing 90% with 30055 violations
#    cpu time = 00:09:34, elapsed time = 00:09:34, memory = 1541.96 (MB), peak = 1740.49 (MB)
#    completing 100% with 30327 violations
#    cpu time = 00:09:40, elapsed time = 00:09:40, memory = 1521.48 (MB), peak = 1740.49 (MB)
#    number of violations = 30327
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          904      225     2727    11430     1721      830      503    18340
#	M2         4944     3903     2838        2        0        0      223    11910
#	M3            2        0       42        1        0        0        6       51
#	M4            0        0       16        0        0        0        7       23
#	M5            0        0        2        0        0        0        1        3
#	Totals     5850     4128     5625    11433     1721      830      740    30327
#cpu time = 00:09:41, elapsed time = 00:09:40, memory = 1521.53 (MB), peak = 1740.49 (MB)
#start 1st optimization iteration ...
#    completing 10% with 29432 violations
#    cpu time = 00:05:53, elapsed time = 00:05:53, memory = 1766.66 (MB), peak = 1877.01 (MB)
#    completing 20% with 28540 violations
#    cpu time = 00:11:01, elapsed time = 00:11:01, memory = 1699.93 (MB), peak = 1893.90 (MB)
#    completing 30% with 27831 violations
#    cpu time = 00:16:24, elapsed time = 00:16:24, memory = 1832.82 (MB), peak = 1907.09 (MB)
#    completing 40% with 27049 violations
#    cpu time = 00:22:18, elapsed time = 00:22:18, memory = 1892.05 (MB), peak = 1907.09 (MB)
#    completing 50% with 26154 violations
#    cpu time = 00:27:04, elapsed time = 00:27:03, memory = 1904.55 (MB), peak = 1907.09 (MB)
#    completing 60% with 25599 violations
#    cpu time = 00:31:21, elapsed time = 00:31:21, memory = 1640.58 (MB), peak = 1907.09 (MB)
#    completing 70% with 24993 violations
#    cpu time = 00:36:56, elapsed time = 00:36:56, memory = 1927.76 (MB), peak = 1956.44 (MB)
#    completing 80% with 24170 violations
#    cpu time = 00:42:05, elapsed time = 00:42:05, memory = 1888.54 (MB), peak = 1956.44 (MB)
#    completing 90% with 23483 violations
#    cpu time = 00:45:55, elapsed time = 00:45:54, memory = 1762.46 (MB), peak = 1956.44 (MB)
#    completing 100% with 23035 violations
#    cpu time = 00:48:04, elapsed time = 00:48:03, memory = 1697.55 (MB), peak = 1956.44 (MB)
#    number of violations = 23035
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2060      375     6701     3213      775      608      451    14183
#	M2         2738     3684     1421       28       63        0      602     8536
#	M3           65       30      156        4        0        0       46      301
#	M4            1        1        7        0        0        0        1       10
#	M5            0        0        4        0        0        0        1        5
#	Totals     4864     4090     8289     3245      838      608     1101    23035
#cpu time = 00:48:05, elapsed time = 00:48:04, memory = 1697.55 (MB), peak = 1956.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 1297111 um.
#Total half perimeter of net bounding box = 1214174 um.
#Total wire length on LAYER M1 = 2672 um.
#Total wire length on LAYER M2 = 282665 um.
#Total wire length on LAYER M3 = 420636 um.
#Total wire length on LAYER M4 = 230605 um.
#Total wire length on LAYER M5 = 239443 um.
#Total wire length on LAYER M6 = 80155 um.
#Total wire length on LAYER M7 = 24384 um.
#Total wire length on LAYER M8 = 16550 um.
#Total number of vias = 365103
#Total number of multi-cut vias = 3320 (  0.9%)
#Total number of single cut vias = 361783 ( 99.1%)
#Up-Via Summary (total 365103):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      158086 ( 98.5%)      2401 (  1.5%)     160487
#  Metal 2      146077 (100.0%)         0 (  0.0%)     146077
#  Metal 3       40900 (100.0%)         0 (  0.0%)      40900
#  Metal 4       12331 (100.0%)         0 (  0.0%)      12331
#  Metal 5        2376 ( 72.1%)       919 ( 27.9%)       3295
#  Metal 6        1346 (100.0%)         0 (  0.0%)       1346
#  Metal 7         667 (100.0%)         0 (  0.0%)        667
#-----------------------------------------------------------
#               361783 ( 99.1%)      3320 (  0.9%)     365103 
#
#Total number of DRC violations = 23035
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 14183
#Total number of violations on LAYER M2 = 8536
#Total number of violations on LAYER M3 = 301
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 5
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:57:47
#Elapsed time = 00:57:46
#Increased memory = 32.22 (MB)
#Total memory = 1500.68 (MB)
#Peak memory = 1956.44 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 20 14:36:12 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1502.42 (MB), peak = 1956.44 (MB)
#
#Start Post Route Wire Spread.
#Done with 13870 horizontal wires in 7 hboxes and 11043 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 1307153 um.
#Total half perimeter of net bounding box = 1214174 um.
#Total wire length on LAYER M1 = 2674 um.
#Total wire length on LAYER M2 = 284093 um.
#Total wire length on LAYER M3 = 424096 um.
#Total wire length on LAYER M4 = 233555 um.
#Total wire length on LAYER M5 = 241151 um.
#Total wire length on LAYER M6 = 80269 um.
#Total wire length on LAYER M7 = 24697 um.
#Total wire length on LAYER M8 = 16618 um.
#Total number of vias = 365103
#Total number of multi-cut vias = 3320 (  0.9%)
#Total number of single cut vias = 361783 ( 99.1%)
#Up-Via Summary (total 365103):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      158086 ( 98.5%)      2401 (  1.5%)     160487
#  Metal 2      146077 (100.0%)         0 (  0.0%)     146077
#  Metal 3       40900 (100.0%)         0 (  0.0%)      40900
#  Metal 4       12331 (100.0%)         0 (  0.0%)      12331
#  Metal 5        2376 ( 72.1%)       919 ( 27.9%)       3295
#  Metal 6        1346 (100.0%)         0 (  0.0%)       1346
#  Metal 7         667 (100.0%)         0 (  0.0%)        667
#-----------------------------------------------------------
#               361783 ( 99.1%)      3320 (  0.9%)     365103 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1573.30 (MB), peak = 1956.44 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 1307153 um.
#Total half perimeter of net bounding box = 1214174 um.
#Total wire length on LAYER M1 = 2674 um.
#Total wire length on LAYER M2 = 284093 um.
#Total wire length on LAYER M3 = 424096 um.
#Total wire length on LAYER M4 = 233555 um.
#Total wire length on LAYER M5 = 241151 um.
#Total wire length on LAYER M6 = 80269 um.
#Total wire length on LAYER M7 = 24697 um.
#Total wire length on LAYER M8 = 16618 um.
#Total number of vias = 365103
#Total number of multi-cut vias = 3320 (  0.9%)
#Total number of single cut vias = 361783 ( 99.1%)
#Up-Via Summary (total 365103):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      158086 ( 98.5%)      2401 (  1.5%)     160487
#  Metal 2      146077 (100.0%)         0 (  0.0%)     146077
#  Metal 3       40900 (100.0%)         0 (  0.0%)      40900
#  Metal 4       12331 (100.0%)         0 (  0.0%)      12331
#  Metal 5        2376 ( 72.1%)       919 ( 27.9%)       3295
#  Metal 6        1346 (100.0%)         0 (  0.0%)       1346
#  Metal 7         667 (100.0%)         0 (  0.0%)        667
#-----------------------------------------------------------
#               361783 ( 99.1%)      3320 (  0.9%)     365103 
#
#
#Start DRC checking..
#    number of violations = 23390
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2083      381     6764     3254      784      620      507    14393
#	M2         2779     3721     1492       28       63        0      605     8688
#	M3           61       29      153        4        0        0       47      294
#	M4            1        1        7        0        0        0        1       10
#	M5            0        0        4        0        0        0        1        5
#	Totals     4924     4132     8420     3286      847      620     1161    23390
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1594.34 (MB), peak = 1956.44 (MB)
#CELL_VIEW core,init has 23390 DRC violations
#Total number of DRC violations = 23390
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 14393
#Total number of violations on LAYER M2 = 8688
#Total number of violations on LAYER M3 = 294
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 5
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 355 DRCs
#
#Start Post Route via swapping..
#    number of violations = 23403
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2083      382     6764     3254      784      620      507    14394
#	M2         2779     3729     1496       28       63        0      605     8700
#	M3           61       29      153        4        0        0       47      294
#	M4            1        1        7        0        0        0        1       10
#	M5            0        0        4        0        0        0        1        5
#	Totals     4924     4141     8424     3286      847      620     1161    23403
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 1509.84 (MB), peak = 1956.44 (MB)
#    number of violations = 23101
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2051      377     6705     3232      782      613      497    14257
#	M2         2759     3624     1480       29       62        0      590     8544
#	M3           60       27      150        4        0        0       45      286
#	M4            1        1        7        0        0        0        1       10
#	M5            0        0        4        0        0        0        0        4
#	Totals     4871     4029     8346     3265      844      613     1133    23101
#cpu time = 00:02:46, elapsed time = 00:02:46, memory = 1511.85 (MB), peak = 1956.44 (MB)
#CELL_VIEW core,init has 23101 DRC violations
#Total number of DRC violations = 23101
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 14257
#Total number of violations on LAYER M2 = 8544
#Total number of violations on LAYER M3 = 286
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 4
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 1307153 um.
#Total half perimeter of net bounding box = 1214174 um.
#Total wire length on LAYER M1 = 2674 um.
#Total wire length on LAYER M2 = 284093 um.
#Total wire length on LAYER M3 = 424096 um.
#Total wire length on LAYER M4 = 233555 um.
#Total wire length on LAYER M5 = 241151 um.
#Total wire length on LAYER M6 = 80269 um.
#Total wire length on LAYER M7 = 24697 um.
#Total wire length on LAYER M8 = 16618 um.
#Total number of vias = 365103
#Total number of multi-cut vias = 208364 ( 57.1%)
#Total number of single cut vias = 156739 ( 42.9%)
#Up-Via Summary (total 365103):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132087 ( 82.3%)     28400 ( 17.7%)     160487
#  Metal 2       21555 ( 14.8%)    124522 ( 85.2%)     146077
#  Metal 3        2700 (  6.6%)     38200 ( 93.4%)      40900
#  Metal 4         359 (  2.9%)     11972 ( 97.1%)      12331
#  Metal 5           2 (  0.1%)      3293 ( 99.9%)       3295
#  Metal 6          26 (  1.9%)      1320 ( 98.1%)       1346
#  Metal 7          10 (  1.5%)       657 ( 98.5%)        667
#-----------------------------------------------------------
#               156739 ( 42.9%)    208364 ( 57.1%)     365103 
#
#detailRoute Statistics:
#Cpu time = 01:01:22
#Elapsed time = 01:01:21
#Increased memory = 41.66 (MB)
#Total memory = 1510.12 (MB)
#Peak memory = 1956.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 01:02:33
#Elapsed time = 01:02:33
#Increased memory = 12.26 (MB)
#Total memory = 1421.54 (MB)
#Peak memory = 1956.44 (MB)
#Number of warnings = 1
#Total number of warnings = 159
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 14:39:50 2025
#
#routeDesign: cpu time = 01:03:51, elapsed time = 01:03:51, memory = 1355.88 (MB), peak = 1956.44 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=175920 and nets=48191 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/core_24707_XXABHA.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1813.1M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 1881.4M)
Extracted 20.0003% (CPU Time= 0:00:02.0  MEM= 1881.4M)
Extracted 30.0004% (CPU Time= 0:00:02.4  MEM= 1881.4M)
Extracted 40.0002% (CPU Time= 0:00:02.8  MEM= 1881.4M)
Extracted 50.0003% (CPU Time= 0:00:03.2  MEM= 1881.4M)
Extracted 60.0004% (CPU Time= 0:00:03.7  MEM= 1885.4M)
Extracted 70.0002% (CPU Time= 0:00:04.4  MEM= 1885.4M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 1885.4M)
Extracted 90.0003% (CPU Time= 0:00:06.3  MEM= 1885.4M)
Extracted 100% (CPU Time= 0:00:08.0  MEM= 1885.4M)
Number of Extracted Resistors     : 939424
Number of Extracted Ground Cap.   : 909877
Number of Extracted Coupling Cap. : 1604040
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1873.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.5  Real Time: 0:00:09.0  MEM: 1873.363M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1847.1M, totSessionCpu=2:04:38 **
#Created 848 library cell signatures
#Created 48191 NETS and 0 SPECIALNETS signatures
#Created 175921 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.27 (MB), peak = 1956.44 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1441.33 (MB), peak = 1956.44 (MB)
Begin checking placement ... (start mem=1847.1M, init mem=1847.1M)
Overlapping with other instance:	79018
Orientation Violation:	87896
Placement Blockage Violation:	617
*info: Placed = 175920         (Fixed = 114)
*info: Unplaced = 0           
Placement Density:99.72%(1277760/1281377)
Finished checkPlace (cpu: total=0:00:01.9, vio checks=0:00:00.6; mem=1847.1M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 41010

Instance distribution across the VT partitions:

 LVT : inst = 14439 (35.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 14439 (35.2%)

 HVT : inst = 26567 (64.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26567 (64.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=175920 and nets=48191 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/core_24707_XXABHA.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1839.1M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 1915.4M)
Extracted 20.0003% (CPU Time= 0:00:02.1  MEM= 1915.4M)
Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 1915.4M)
Extracted 40.0002% (CPU Time= 0:00:02.9  MEM= 1915.4M)
Extracted 50.0003% (CPU Time= 0:00:03.3  MEM= 1915.4M)
Extracted 60.0004% (CPU Time= 0:00:03.8  MEM= 1919.4M)
Extracted 70.0002% (CPU Time= 0:00:04.6  MEM= 1919.4M)
Extracted 80.0003% (CPU Time= 0:00:05.2  MEM= 1919.4M)
Extracted 90.0003% (CPU Time= 0:00:06.6  MEM= 1919.4M)
Extracted 100% (CPU Time= 0:00:08.2  MEM= 1919.4M)
Number of Extracted Resistors     : 939424
Number of Extracted Ground Cap.   : 909877
Number of Extracted Coupling Cap. : 1604040
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1899.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.7  Real Time: 0:00:09.0  MEM: 1899.363M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:09.0)
*** CDM Built up (cpu=0:00:09.4  real=0:00:10.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:00:50.9 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:12.9 real=0:00:13.0 totSessionCpu=0:00:50.9 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
AAE_INFO-618: Total number of nets in the design is 48191,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1971.41 CPU=0:00:20.1 REAL=0:00:20.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_Q31ViL/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:21.7  real=0:00:21.0  mem= 1971.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 48191,  26.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1947.45 CPU=0:00:20.5 REAL=0:00:20.0)
*** CDM Built up (cpu=0:00:20.7  real=0:00:21.0  mem= 1947.4M) ***
*** Done Building Timing Graph (cpu=0:00:46.4 real=0:00:47.0 totSessionCpu=2:05:54 mem=1947.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1947.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=1947.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1947.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1947.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.170 | -26.170 | -0.530  |
|           TNS (ns):| -6641.6 | -6629.6 | -11.948 |
|    Violating Paths:|  2757   |  2733   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.268%
       (99.718% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1862.2M, totSessionCpu=2:05:55 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
**INFO: Start fixing DRV (Mem = 1928.93M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 302 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |    11   |    11   | -26.17 |          0|          0|          0|  99.72  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     2   |     2   | -26.17 |         11|          0|          0|  99.72  |   0:00:01.0|    2176.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.17 |          2|          0|          0|  99.72  |   0:00:00.0|    2179.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.17 |          0|          0|          0|  99.72  |   0:00:00.0|    2179.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 306 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=2179.4M) ***

*** Starting refinePlace (2:06:06 mem=2233.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2233.5MB
*** Finished refinePlace (2:06:06 mem=2233.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:28, real = 0:01:28, mem = 2057.6M, totSessionCpu=2:06:06 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2057.57M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2057.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2057.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2067.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2067.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.14min real=0.13min mem=2057.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.170 | -26.170 | -0.530  |
|           TNS (ns):| -6641.6 | -6629.6 | -11.948 |
|    Violating Paths:|  2757   |  2733   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.271%
       (99.722% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2067.6M
**optDesign ... cpu = 0:01:30, real = 0:01:29, mem = 2057.6M, totSessionCpu=2:06:08 **
*** Timing NOT met, worst failing slack is -26.170
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in WNS mode
Info: 302 clock nets excluded from IPO operation.
*info: 302 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -26.170 TNS Slack -6641.593 Density 99.72
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.170|  -26.170|-6629.645|-6641.593|    99.72%|   0:00:00.0| 2128.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.127|  -26.127|-6628.857|-6640.805|    99.72%|   0:00:00.0| 2136.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.118|  -26.118|-6628.768|-6640.716|    99.72%|   0:00:00.0| 2136.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.110|  -26.110|-6628.605|-6640.554|    99.72%|   0:00:02.0| 2138.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.110|  -26.110|-6628.472|-6640.419|    99.72%|   0:00:00.0| 2138.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.110|  -26.110|-6628.056|-6640.003|    99.72%|   0:00:03.0| 2160.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -24.646|  -24.646|-6136.591|-6148.539|    99.72%|   0:00:06.0| 2167.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -24.627|  -24.627|-6136.224|-6148.171|    99.72%|   0:00:00.0| 2167.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -24.612|  -24.612|-6136.089|-6148.037|    99.72%|   0:00:00.0| 2167.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -24.603|  -24.603|-6136.588|-6148.536|    99.72%|   0:00:01.0| 2167.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -24.585|  -24.585|-6136.052|-6148.000|    99.72%|   0:00:01.0| 2167.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -24.575|  -24.575|-6136.074|-6148.022|    99.73%|   0:00:00.0| 2167.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -24.568|  -24.568|-6136.411|-6148.359|    99.73%|   0:00:01.0| 2167.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -24.562|  -24.562|-6136.028|-6147.976|    99.73%|   0:00:00.0| 2167.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -24.556|  -24.556|-6135.950|-6147.898|    99.73%|   0:00:00.0| 2167.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
| -24.541|  -24.541|-6136.140|-6148.088|    99.73%|   0:00:00.0| 2167.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -24.524|  -24.524|-6134.500|-6146.447|    99.73%|   0:00:06.0| 2186.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -24.524|  -24.524|-6134.314|-6146.262|    99.73%|   0:00:01.0| 2167.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -24.523|  -24.523|-6133.584|-6145.532|    99.73%|   0:00:01.0| 2168.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -24.523|  -24.523|-6133.392|-6145.340|    99.73%|   0:00:01.0| 2168.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -24.523|  -24.523|-6133.392|-6145.340|    99.73%|   0:00:06.0| 2197.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.8 real=0:00:29.0 mem=2197.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.530|  -24.523| -11.948|-6145.340|    99.73%|   0:00:00.0| 2197.0M|   WC_VIEW|  default| sum_out[6]                                         |
|  -0.520|  -24.523| -11.788|-6145.180|    99.73%|   0:00:01.0| 2197.0M|   WC_VIEW|  default| sum_out[6]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2197.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.6 real=0:00:31.0 mem=2197.0M) ***
** GigaOpt Optimizer WNS Slack -24.523 TNS Slack -6145.180 Density 99.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 27 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -24.530|  -24.530|-6133.511|-6145.299|    99.73%|   0:00:00.0| 2197.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -24.516|  -24.516|-6133.461|-6145.249|    99.73%|   0:00:07.0| 2184.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.4 real=0:00:07.0 mem=2184.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.520|  -24.516| -11.788|-6145.249|    99.73%|   0:00:00.0| 2184.3M|   WC_VIEW|  default| sum_out[6]                                         |
|  -0.520|  -24.516| -11.788|-6145.249|    99.73%|   0:00:01.0| 2184.3M|   WC_VIEW|  default| sum_out[6]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=2184.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.8 real=0:00:08.0 mem=2184.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:41.5 real=0:00:41.0 mem=2184.3M) ***
*** Starting refinePlace (2:06:56 mem=2165.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2165.2MB
*** Finished refinePlace (2:06:56 mem=2165.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 324 clock nets excluded from IPO operation.
*info: 324 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -24.516 TNS Slack -6145.249 Density 99.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -24.516|  -24.516|-6133.461|-6145.249|    99.73%|   0:00:00.0| 2182.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -24.516|  -24.516|-6133.268|-6145.056|    99.73%|   0:00:06.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -24.516|  -24.516|-6133.193|-6144.981|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
| -24.516|  -24.516|-6133.204|-6144.991|    99.73%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
| -24.516|  -24.516|-6133.158|-6144.945|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -24.516|  -24.516|-6133.158|-6144.945|    99.73%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -24.516|  -24.516|-6133.134|-6144.922|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
| -24.516|  -24.516|-6133.114|-6144.902|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
| -24.516|  -24.516|-6133.079|-6144.867|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -24.516|  -24.516|-6133.009|-6144.797|    99.73%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
| -24.516|  -24.516|-6132.959|-6144.748|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -24.516|  -24.516|-6132.937|-6144.725|    99.73%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
| -24.516|  -24.516|-6132.937|-6144.725|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
| -24.516|  -24.516|-6132.937|-6144.725|    99.73%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -24.516|  -24.516|-6132.937|-6144.725|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
| -24.516|  -24.516|-6132.853|-6144.641|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -24.516|  -24.516|-6132.837|-6144.625|    99.73%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -24.516|  -24.516|-6132.805|-6144.593|    99.73%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -24.516|  -24.516|-6123.196|-6134.984|    99.73%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
| -24.516|  -24.516|-6119.781|-6131.569|    99.74%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
| -24.516|  -24.516|-6115.387|-6127.175|    99.74%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
| -24.516|  -24.516|-6109.581|-6121.369|    99.74%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
| -24.516|  -24.516|-6105.938|-6117.725|    99.74%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -24.516|  -24.516|-6104.052|-6115.840|    99.74%|   0:00:01.0| 2201.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
| -24.516|  -24.516|-6103.031|-6114.819|    99.74%|   0:00:00.0| 2201.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -24.515|  -24.515|-6102.459|-6114.247|    99.74%|   0:00:16.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_18_/D  |
| -24.515|  -24.515|-6097.102|-6108.890|    99.74%|   0:00:01.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -24.515|  -24.515|-6095.099|-6106.887|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -24.515|  -24.515|-6094.675|-6106.462|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_19_/D   |
| -24.515|  -24.515|-6094.444|-6106.232|    99.74%|   0:00:01.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_19_/D   |
| -24.515|  -24.515|-6093.586|-6105.375|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_18_/D   |
| -24.515|  -24.515|-6093.410|-6105.198|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_18_/D   |
| -24.515|  -24.515|-6091.891|-6103.678|    99.74%|   0:00:01.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_19_/D   |
| -24.515|  -24.515|-6091.026|-6102.814|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_19_/D   |
| -24.515|  -24.515|-6090.882|-6102.670|    99.74%|   0:00:01.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
| -24.515|  -24.515|-6090.882|-6102.670|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -24.515|  -24.515|-6090.882|-6102.670|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_17_/D  |
| -24.515|  -24.515|-6090.882|-6102.670|    99.74%|   0:00:01.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
| -24.515|  -24.515|-6090.882|-6102.670|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_17_/D   |
| -24.515|  -24.515|-6090.882|-6102.670|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_/D   |
| -24.515|  -24.515|-6090.882|-6102.670|    99.74%|   0:00:01.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
| -24.515|  -24.515|-6090.882|-6102.670|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_14_/D   |
| -24.515|  -24.515|-6090.830|-6102.618|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
| -24.515|  -24.515|-6090.754|-6102.542|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_/D   |
| -24.515|  -24.515|-6090.478|-6102.266|    99.74%|   0:00:01.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
| -24.515|  -24.515|-6090.149|-6101.938|    99.74%|   0:00:00.0| 2245.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/D   |
| -24.515|  -24.515|-6090.092|-6101.880|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_11_/D   |
| -24.515|  -24.515|-6090.069|-6101.857|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/D   |
| -24.515|  -24.515|-6090.050|-6101.838|    99.74%|   0:00:01.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_11_/D  |
| -24.515|  -24.515|-6089.999|-6101.787|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
| -24.515|  -24.515|-6089.975|-6101.763|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_/D    |
| -24.515|  -24.515|-6089.606|-6101.394|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
| -24.515|  -24.515|-6089.172|-6100.960|    99.74%|   0:00:01.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_12_/D   |
| -24.515|  -24.515|-6089.114|-6100.902|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_11_/D  |
| -24.515|  -24.515|-6088.854|-6100.643|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_13_/D   |
| -24.515|  -24.515|-6088.796|-6100.584|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D   |
| -24.515|  -24.515|-6088.796|-6100.584|    99.74%|   0:00:01.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_9_/D   |
| -24.515|  -24.515|-6087.782|-6099.570|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D   |
| -24.515|  -24.515|-6087.731|-6099.519|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
| -24.515|  -24.515|-6087.626|-6099.414|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_9_/D    |
| -24.515|  -24.515|-6087.152|-6098.940|    99.74%|   0:00:01.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_9_/D   |
| -24.515|  -24.515|-6087.132|-6098.920|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
| -24.515|  -24.515|-6087.059|-6098.847|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
| -24.515|  -24.515|-6086.323|-6098.111|    99.74%|   0:00:01.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
| -24.515|  -24.515|-6086.111|-6097.899|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
| -24.515|  -24.515|-6085.208|-6096.996|    99.74%|   0:00:00.0| 2241.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
| -24.515|  -24.515|-6084.365|-6096.153|    99.74%|   0:00:01.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_9_/D   |
| -24.515|  -24.515|-6084.037|-6095.825|    99.74%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_11_/D  |
| -24.515|  -24.515|-6084.000|-6095.787|    99.74%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_8_/D   |
| -24.515|  -24.515|-6083.962|-6095.750|    99.74%|   0:00:01.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/D    |
| -24.515|  -24.515|-6083.760|-6095.548|    99.74%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_7_/D    |
| -24.515|  -24.515|-6083.695|-6095.482|    99.74%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_10_/D  |
| -24.515|  -24.515|-6083.250|-6095.038|    99.74%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
| -24.515|  -24.515|-6083.208|-6094.996|    99.74%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
| -24.515|  -24.515|-6083.117|-6094.905|    99.74%|   0:00:01.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
| -24.515|  -24.515|-6082.754|-6094.542|    99.75%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_6_/D    |
| -24.515|  -24.515|-6082.711|-6094.500|    99.75%|   0:00:01.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
| -24.515|  -24.515|-6082.697|-6094.484|    99.75%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
| -24.515|  -24.515|-6082.662|-6094.450|    99.75%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
| -24.515|  -24.515|-6082.633|-6094.421|    99.75%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_5_/D    |
| -24.515|  -24.515|-6082.616|-6094.404|    99.75%|   0:00:01.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_5_/D   |
| -24.515|  -24.515|-6082.575|-6094.363|    99.75%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_5_/D    |
| -24.515|  -24.515|-6082.546|-6094.334|    99.75%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D   |
| -24.515|  -24.515|-6082.518|-6094.306|    99.75%|   0:00:00.0| 2239.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_5_/D   |
| -24.515|  -24.515|-6082.483|-6094.271|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
| -24.515|  -24.515|-6082.461|-6094.249|    99.75%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
| -24.515|  -24.515|-6082.153|-6093.941|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
| -24.515|  -24.515|-6082.153|-6093.941|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
| -24.515|  -24.515|-6081.920|-6093.708|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D    |
| -24.515|  -24.515|-6081.073|-6092.861|    99.75%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
| -24.515|  -24.515|-6080.924|-6092.712|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
| -24.515|  -24.515|-6078.696|-6090.484|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_4_/D   |
| -24.515|  -24.515|-6077.657|-6089.445|    99.75%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
| -24.515|  -24.515|-6077.392|-6089.180|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
| -24.515|  -24.515|-6074.572|-6086.360|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
| -24.515|  -24.515|-6074.326|-6086.114|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
| -24.515|  -24.515|-6074.325|-6086.113|    99.75%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_3_/D                        |
| -24.515|  -24.515|-6074.194|-6085.982|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
| -24.515|  -24.515|-6073.712|-6085.500|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
| -24.515|  -24.515|-6073.090|-6084.878|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
| -24.515|  -24.515|-6072.990|-6084.778|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
| -24.515|  -24.515|-6072.948|-6084.736|    99.75%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
| -24.515|  -24.515|-6072.922|-6084.710|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
| -24.515|  -24.515|-6072.899|-6084.687|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
| -24.515|  -24.515|-6072.879|-6084.667|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
| -24.515|  -24.515|-6072.867|-6084.655|    99.75%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
| -24.515|  -24.515|-6072.479|-6084.267|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
| -24.515|  -24.515|-6072.463|-6084.251|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
| -24.515|  -24.515|-6072.510|-6084.298|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_2_/D    |
| -24.515|  -24.515|-6072.487|-6084.275|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_2_/D    |
| -24.515|  -24.515|-6071.869|-6083.657|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_2_/D   |
| -24.515|  -24.515|-6071.642|-6083.430|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_2_/D    |
| -24.515|  -24.515|-6069.666|-6081.454|    99.75%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D    |
| -24.515|  -24.515|-6069.453|-6081.241|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
| -24.515|  -24.515|-6069.397|-6081.185|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
| -24.515|  -24.515|-6069.336|-6081.124|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
| -24.515|  -24.515|-6069.330|-6081.118|    99.75%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D    |
| -24.515|  -24.515|-6068.934|-6080.722|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
| -24.515|  -24.515|-6068.919|-6080.707|    99.75%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_1_/D   |
| -24.515|  -24.515|-6068.894|-6080.682|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_1_/D   |
| -24.515|  -24.515|-6068.788|-6080.576|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_1_/D   |
| -24.515|  -24.515|-6068.572|-6080.360|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_1_/D   |
| -24.515|  -24.515|-6068.281|-6080.069|    99.76%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
| -24.515|  -24.515|-6068.095|-6079.883|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
| -24.515|  -24.515|-6068.063|-6079.852|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
| -24.515|  -24.515|-6068.045|-6079.833|    99.76%|   0:00:01.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
| -24.515|  -24.515|-6068.045|-6079.833|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
| -24.515|  -24.515|-6067.598|-6079.386|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_0_/D    |
| -24.515|  -24.515|-6067.556|-6079.344|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_0_/D    |
| -24.515|  -24.515|-6067.450|-6079.238|    99.76%|   0:00:00.0| 2229.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_0_/D    |
| -24.515|  -24.515|-6067.420|-6079.208|    99.76%|   0:00:01.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -24.515|  -24.515|-6067.309|-6079.097|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -24.515|  -24.515|-6067.287|-6079.075|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -24.515|  -24.515|-6067.276|-6079.064|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_0_/D    |
| -24.515|  -24.515|-6067.258|-6079.046|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_0_/D    |
| -24.515|  -24.515|-6067.250|-6079.038|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D    |
| -24.515|  -24.515|-6067.220|-6079.008|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D    |
| -24.515|  -24.515|-6066.876|-6078.664|    99.76%|   0:00:01.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -24.515|  -24.515|-6066.724|-6078.512|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -24.515|  -24.515|-6066.684|-6078.472|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D    |
| -24.515|  -24.515|-6066.644|-6078.432|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -24.515|  -24.515|-6066.614|-6078.401|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -24.515|  -24.515|-6066.614|-6078.402|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:00 real=0:01:00.0 mem=2248.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.520|  -24.515| -11.788|-6078.402|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  default| sum_out[6]                                         |
|  -0.521|  -24.515| -11.742|-6078.356|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  default| sum_out[18]                                        |
|  -0.521|  -24.515| -11.734|-6078.348|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  default| sum_out[5]                                         |
|  -0.521|  -24.515| -11.734|-6078.348|    99.76%|   0:00:00.0| 2248.2M|   WC_VIEW|  default| sum_out[6]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=2248.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:02 real=0:01:02 mem=2248.2M) ***
** GigaOpt Optimizer WNS Slack -24.515 TNS Slack -6078.348 Density 99.76
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 274 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 142 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:03 real=0:01:03 mem=2248.2M) ***
*** Starting refinePlace (2:08:07 mem=2229.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2229.2MB
*** Finished refinePlace (2:08:07 mem=2229.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2091.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2091.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2099.1M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2099.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -24.515 | -24.515 | -0.521  |
|           TNS (ns):| -6078.6 | -6066.9 | -11.734 |
|    Violating Paths:|  2677   |  2653   |   24    |
|          All Paths:|  8284   |  8080   |  5046   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.308%
       (99.758% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2099.1M
Info: 324 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1797.58MB/1797.58MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1797.58MB/1797.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1797.58MB/1797.58MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT)
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 10%
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 20%
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 30%
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 40%
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 50%
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 60%
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 70%
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 80%
2025-Mar-20 14:43:36 (2025-Mar-20 21:43:36 GMT): 90%

Finished Levelizing
2025-Mar-20 14:43:37 (2025-Mar-20 21:43:37 GMT)

Starting Activity Propagation
2025-Mar-20 14:43:37 (2025-Mar-20 21:43:37 GMT)
2025-Mar-20 14:43:37 (2025-Mar-20 21:43:37 GMT): 10%
2025-Mar-20 14:43:38 (2025-Mar-20 21:43:38 GMT): 20%

Finished Activity Propagation
2025-Mar-20 14:43:39 (2025-Mar-20 21:43:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1801.39MB/1801.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 14:43:39 (2025-Mar-20 21:43:39 GMT)
 ... Calculating switching power
2025-Mar-20 14:43:39 (2025-Mar-20 21:43:39 GMT): 10%
2025-Mar-20 14:43:39 (2025-Mar-20 21:43:39 GMT): 20%
2025-Mar-20 14:43:39 (2025-Mar-20 21:43:39 GMT): 30%
2025-Mar-20 14:43:39 (2025-Mar-20 21:43:39 GMT): 40%
2025-Mar-20 14:43:39 (2025-Mar-20 21:43:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 14:43:41 (2025-Mar-20 21:43:41 GMT): 60%
2025-Mar-20 14:43:44 (2025-Mar-20 21:43:44 GMT): 70%
2025-Mar-20 14:43:46 (2025-Mar-20 21:43:46 GMT): 80%
2025-Mar-20 14:43:47 (2025-Mar-20 21:43:47 GMT): 90%

Finished Calculating power
2025-Mar-20 14:43:48 (2025-Mar-20 21:43:48 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:08, mem(process/total)=1801.74MB/1801.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1801.74MB/1801.74MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1801.74MB/1801.74MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 14:43:48 (2025-Mar-20 21:43:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      116.89996379 	   62.2236%
Total Switching Power:      61.83992247 	   32.9162%
Total Leakage Power:         9.13080006 	    4.8602%
Total Power:               187.87068617
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.35       3.502      0.3308       52.18       27.78
Macro                                  0        1.25       7.332       8.582       4.568
IO                                     0           0     7.6e-07     7.6e-07   4.045e-07
Combinational                      62.21       48.15       1.424       111.8        59.5
Clock (Combinational)              6.343       8.938     0.04372       15.32       8.157
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              116.9       61.84       9.131       187.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      116.9       61.84       9.131       187.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.944       8.729     0.04085       14.71       7.832
-----------------------------------------------------------------------------------------
Total                              5.944       8.729     0.04085       14.71       7.832
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.4558
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.45847e-10 F
* 		Total instances in design: 176113
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 134910
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1813.86MB/1813.86MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -24.515  TNS Slack -6078.607 Density 99.76
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.76%|        -| -24.515|-6078.607|   0:00:00.0| 2371.9M|
|    99.75%|      381| -24.505|-6077.266|   0:00:22.0| 2371.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -24.505  TNS Slack -6077.266 Density 99.75
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 142 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:24.8) (real = 0:00:25.0) **
*** Starting refinePlace (2:08:49 mem=2328.0M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2328.0MB
*** Finished refinePlace (2:08:49 mem=2328.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:04:11, real = 0:04:10, mem = 2091.3M, totSessionCpu=2:08:49 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2091.32M, totSessionCpu=2:08:50 .
**optDesign ... cpu = 0:04:12, real = 0:04:11, mem = 2091.3M, totSessionCpu=2:08:50 **

Info: 324 clock nets excluded from IPO operation.
Info: 324 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -24.505|  -24.505|-6077.266|-6077.266|    99.75%|   0:00:00.0| 2240.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2240.1M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2240.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 7 has 142 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1894.16MB/1894.16MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1894.16MB/1894.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1894.16MB/1894.16MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 14:44:22 (2025-Mar-20 21:44:22 GMT)
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 10%
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 20%
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 30%
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 40%
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 50%
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 60%
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 70%
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 80%
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT): 90%

Finished Levelizing
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT)

Starting Activity Propagation
2025-Mar-20 14:44:23 (2025-Mar-20 21:44:23 GMT)
2025-Mar-20 14:44:24 (2025-Mar-20 21:44:24 GMT): 10%
2025-Mar-20 14:44:24 (2025-Mar-20 21:44:24 GMT): 20%

Finished Activity Propagation
2025-Mar-20 14:44:25 (2025-Mar-20 21:44:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1894.17MB/1894.17MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 14:44:25 (2025-Mar-20 21:44:25 GMT)
 ... Calculating switching power
2025-Mar-20 14:44:25 (2025-Mar-20 21:44:25 GMT): 10%
2025-Mar-20 14:44:26 (2025-Mar-20 21:44:26 GMT): 20%
2025-Mar-20 14:44:26 (2025-Mar-20 21:44:26 GMT): 30%
2025-Mar-20 14:44:26 (2025-Mar-20 21:44:26 GMT): 40%
2025-Mar-20 14:44:26 (2025-Mar-20 21:44:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 14:44:27 (2025-Mar-20 21:44:27 GMT): 60%
2025-Mar-20 14:44:30 (2025-Mar-20 21:44:30 GMT): 70%
2025-Mar-20 14:44:33 (2025-Mar-20 21:44:33 GMT): 80%
2025-Mar-20 14:44:33 (2025-Mar-20 21:44:33 GMT): 90%

Finished Calculating power
2025-Mar-20 14:44:34 (2025-Mar-20 21:44:34 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1894.17MB/1894.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1894.17MB/1894.17MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1894.17MB/1894.17MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 14:44:34 (2025-Mar-20 21:44:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      116.81302050 	   62.2261%
Total Switching Power:      61.78295948 	   32.9117%
Total Leakage Power:         9.12764456 	    4.8623%
Total Power:               187.72362439
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.35       3.501      0.3307       52.18        27.8
Macro                                  0        1.25       7.332       8.582       4.571
IO                                     0           0     7.6e-07     7.6e-07   4.049e-07
Combinational                      62.12       48.09       1.421       111.6       59.47
Clock (Combinational)              6.343       8.938     0.04372       15.32       8.163
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              116.8       61.78       9.128       187.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      116.8       61.78       9.128       187.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.944       8.729     0.04085       14.71       7.838
-----------------------------------------------------------------------------------------
Total                              5.944       8.729     0.04085       14.71       7.838
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.4558
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.45595e-10 F
* 		Total instances in design: 176113
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 134910
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1895.20MB/1895.20MB)

*** Finished Leakage Power Optimization (cpu=0:00:47, real=0:00:47, mem=2089.32M, totSessionCpu=2:09:10).
**ERROR: (IMPOPT-310):	Design density (99.75%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 660
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 660
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:09:11 mem=2089.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 48384,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:19.1 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_Q31ViL/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:20.8  real=0:00:21.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 48384,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:25.6 real=0:00:25.0 totSessionCpu=0:01:20 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:27.9 real=0:00:28.0 totSessionCpu=0:01:20 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [63514 node(s), 84334 edge(s), 1 view(s)] (fixHold) cpu=0:00:30.6 real=0:00:31.0 totSessionCpu=0:01:23 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/coe_eosdata_ODTYJw/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:30.1 real=0:00:31.0 totSessionCpu=2:09:41 mem=2089.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2089.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2097.3M
Loading timing data from /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/coe_eosdata_ODTYJw/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2097.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2097.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2097.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -24.505 | -24.505 | -0.518  |
|           TNS (ns):| -6077.3 | -6065.5 | -11.722 |
|    Violating Paths:|  2675   |  2651   |   24    |
|          All Paths:|  8284   |  8080   |  5046   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.109  | -1.109  |  0.000  |
|           TNS (ns):|-113.762 |-113.762 |  0.000  |
|    Violating Paths:|   133   |   133   |    0    |
|          All Paths:|  8099   |  8099   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.300%
       (99.750% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:05:06, real = 0:05:06, mem = 2097.3M, totSessionCpu=2:09:44 **
*info: Run optDesign holdfix with 1 thread.
Info: 324 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:34.7 real=0:00:36.0 totSessionCpu=2:09:45 mem=2230.9M density=99.750% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.1090
      TNS :    -113.7620
      #VP :          133
  Density :      99.750%
------------------------------------------------------------------------------------------
 cpu=0:00:35.8 real=0:00:37.0 totSessionCpu=2:09:46 mem=2230.9M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.1090
      TNS :    -113.7620
      #VP :          133
  Density :      99.750%
------------------------------------------------------------------------------------------
 cpu=0:00:36.2 real=0:00:37.0 totSessionCpu=2:09:47 mem=2230.9M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:36.5 real=0:00:38.0 totSessionCpu=2:09:47 mem=2230.9M density=99.750% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 14520 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:36.7 real=0:00:38.0 totSessionCpu=2:09:47 mem=2230.9M density=99.750%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -24.505 ns
Total 5 nets layer assigned (1.7).
GigaOpt: setting up router preferences
        design wns: -24.5050
        slack threshold: -23.0850
GigaOpt: 65 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1441 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -24.505 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -24.5050
        slack threshold: -23.0850
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1441 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2206.0M
** Profile ** Other data :  cpu=0:00:00.4, mem=2206.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2206.0M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2206.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -24.505 | -24.505 | -0.518  |
|           TNS (ns):| -6077.3 | -6065.5 | -11.722 |
|    Violating Paths:|  2675   |  2651   |   24    |
|          All Paths:|  8284   |  8080   |  5046   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.300%
       (99.750% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2206.0M
**optDesign ... cpu = 0:05:15, real = 0:05:15, mem = 2028.4M, totSessionCpu=2:09:53 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 20 14:45:19 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_ connects to NET mac_array_instance/CTS_39 at location ( 473.700 497.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sfp_instance/fifo_inst_int/rd_ptr_reg_1_ connects to NET sfp_instance/CTS_34 at location ( 839.700 511.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_ connects to NET CTS_138 at location ( 612.500 491.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_ connects to NET CTS_138 at location ( 608.100 468.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_ connects to NET CTS_138 at location ( 610.300 505.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_138 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ connects to NET CTS_133 at location ( 694.900 1049.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_133 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_2_ connects to NET ofifo_inst/CTS_55 at location ( 719.300 713.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_55 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_17 at location ( 546.700 727.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_ connects to NET mac_array_instance/col_idx_6__mac_col_inst/CTS_12 at location ( 542.900 644.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_16 at location ( 497.900 700.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_OCPC9351_n1531 connects to NET sfp_instance/FE_OCPN9351_n1531 at location ( 632.100 371.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN9351_n1531 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST sfp_instance/U1639 connects to NET sfp_instance/FE_OCPN9349_n1531 at location ( 635.500 428.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN9349_n1531 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST sfp_instance/U6848 connects to NET sfp_instance/FE_OCPN9328_n6586 at location ( 782.100 353.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN9328_n6586 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST sfp_instance/U6804 connects to NET sfp_instance/FE_OCPN9326_n6586 at location ( 785.500 431.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN9326_n6586 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST ofifo_inst/col_idx_5__fifo_instance/U215 connects to NET ofifo_inst/col_idx_5__fifo_instance/FE_OCPN9268_n238 at location ( 799.900 566.970 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST ofifo_inst/col_idx_5__fifo_instance/U218 connects to NET ofifo_inst/col_idx_5__fifo_instance/FE_OCPN9268_n238 at location ( 800.300 585.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST ofifo_inst/col_idx_5__fifo_instance/U223 connects to NET ofifo_inst/col_idx_5__fifo_instance/FE_OCPN9268_n238 at location ( 785.700 590.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/FE_OCPN9268_n238 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OCPC9218_array_out_16_ connects to NET FE_OCPN9217_array_out_16_ at location ( 676.700 993.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN9217_array_out_16_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_4__mac_col_inst/FE_OCPC9181_q_temp_619_ connects to NET mac_array_instance/col_idx_4__mac_col_inst/FE_RN_233 at location ( 487.900 786.665 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/FE_RN_233 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1428 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN9089_n1012 at location ( 559.500 777.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN9089_n1012 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN9051_FE_RN_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN9047_FE_RN_175 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN8977_DP_OP_78J5_122_5511_n1979 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN8918_q_temp_995_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 48382 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U317. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 FE_OFC2172_array_out_127_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 FE_OFC2173_array_out_127_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U871. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U642. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1519. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_1 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U546. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1905. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_108894. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 FE_USKC9438_CTS_147. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_5 FILLER_101538. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1732. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1945. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1899. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_2 FILLER_85081. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_2 FILLER_85317. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_4 ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_4 ofifo_inst/col_idx_2__fifo_instance/FE_OCPC8468_rd_ptr_0_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_5 ofifo_inst/col_idx_4__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U12. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_6 mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1736. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 55447 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1441/46917 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1676.49 (MB), peak = 1956.44 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 694.720 1049.490 ) on M1 for NET CTS_133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 607.320 468.110 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 617.520 484.290 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 609.520 505.890 ) on M1 for NET CTS_138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 676.960 994.015 ) on M1 for NET FE_OCPN9217_array_out_16_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 691.330 918.100 ) on M1 for NET FE_OFN1374_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 709.730 732.700 ) on M1 for NET FE_OFN1595_array_out_52_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 719.930 736.300 ) on M1 for NET FE_OFN1595_array_out_52_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 702.730 734.500 ) on M1 for NET FE_OFN1857_array_out_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 558.940 523.900 ) on M1 for NET FE_OFN1904_array_out_126_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 654.130 543.700 ) on M1 for NET FE_OFN1905_array_out_126_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 559.500 523.880 ) on M1 for NET FE_OFN1905_array_out_126_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 687.530 810.100 ) on M1 for NET FE_OFN1933_array_out_21_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 677.730 532.900 ) on M1 for NET FE_OFN1985_array_out_123_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 461.930 363.700 ) on M1 for NET FE_OFN2032_array_out_142_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 705.530 700.300 ) on M1 for NET FE_OFN2060_array_out_66_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 731.330 720.100 ) on M1 for NET FE_OFN2062_array_out_67_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 693.530 694.900 ) on M1 for NET FE_OFN2062_array_out_67_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 730.730 718.300 ) on M1 for NET FE_OFN2062_array_out_67_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 753.530 547.300 ) on M1 for NET FE_OFN2069_array_out_113_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n702. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET ofifo_inst/col_idx_6__fifo_instance/n18. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET ofifo_inst/col_idx_7__fifo_instance/n36. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET ofifo_inst/col_idx_7__fifo_instance/wr_ptr[3]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET sfp_instance/n2043. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET sfp_instance/n5056. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 11 dangling wires/vias in the fully routed NET sfp_instance/n6533. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#2128 routed nets are extracted.
#    1341 (2.77%) extracted nets are partially routed.
#44762 routed nets are imported.
#27 (0.06%) nets are without wires.
#1467 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48384.
#
#Selecting nets for post-route si or timing fixing.
#  24 nets with si or timing constraints have been selected for re-routing.
#  24 nets with si or timing constraints already have preferred extra spacing attribute.
#  Routing of 24 nets with si or timing constraints have been deleted. These nets will be re-routed.
#Number of eco nets is 1317
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 14:45:26 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 14:45:28 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    92.60%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.43%
#
#  422 nets (0.87%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1697.67 (MB), peak = 1956.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1701.02 (MB), peak = 1956.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1717.77 (MB), peak = 1956.44 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1706.27 (MB), peak = 1956.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1467 (skipped).
#Total number of routable nets = 46917.
#Total number of nets in the design = 48384.
#
#1363 routable nets have only global wires.
#45554 routable nets have only detail routed wires.
#101 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#482 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 81                 20            1262  
#-------------------------------------------------------------------
#        Total                 81                 20            1262  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                422                161           46334  
#-------------------------------------------------------------------
#        Total                422                161           46334  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     67(0.04%)     19(0.01%)   (0.06%)
#   Metal 3     10(0.01%)      1(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     77(0.01%)     20(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1309243 um.
#Total half perimeter of net bounding box = 1216628 um.
#Total wire length on LAYER M1 = 2650 um.
#Total wire length on LAYER M2 = 285112 um.
#Total wire length on LAYER M3 = 425111 um.
#Total wire length on LAYER M4 = 233507 um.
#Total wire length on LAYER M5 = 240932 um.
#Total wire length on LAYER M6 = 80027 um.
#Total wire length on LAYER M7 = 24825 um.
#Total wire length on LAYER M8 = 17079 um.
#Total number of vias = 365487
#Total number of multi-cut vias = 207673 ( 56.8%)
#Total number of single cut vias = 157814 ( 43.2%)
#Up-Via Summary (total 365487):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132275 ( 82.4%)     28264 ( 17.6%)     160539
#  Metal 2       22035 ( 15.1%)    124125 ( 84.9%)     146160
#  Metal 3        2929 (  7.1%)     38106 ( 92.9%)      41035
#  Metal 4         440 (  3.6%)     11926 ( 96.4%)      12366
#  Metal 5          51 (  1.5%)      3276 ( 98.5%)       3327
#  Metal 6          52 (  3.8%)      1319 ( 96.2%)       1371
#  Metal 7          32 (  4.6%)       657 ( 95.4%)        689
#-----------------------------------------------------------
#               157814 ( 43.2%)    207673 ( 56.8%)     365487 
#
#Total number of involved priority nets 49
#Maximum src to sink distance for priority net 110.2
#Average of max src_to_sink distance for priority net 29.2
#Average of ave src_to_sink distance for priority net 22.1
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1709.54 (MB), peak = 1956.44 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.25 (MB), peak = 1956.44 (MB)
#Start Track Assignment.
#Done with 323 horizontal wires in 4 hboxes and 426 vertical wires in 4 hboxes.
#Done with 33 horizontal wires in 4 hboxes and 36 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1309543 um.
#Total half perimeter of net bounding box = 1216628 um.
#Total wire length on LAYER M1 = 2789 um.
#Total wire length on LAYER M2 = 285133 um.
#Total wire length on LAYER M3 = 425195 um.
#Total wire length on LAYER M4 = 233531 um.
#Total wire length on LAYER M5 = 240942 um.
#Total wire length on LAYER M6 = 80041 um.
#Total wire length on LAYER M7 = 24830 um.
#Total wire length on LAYER M8 = 17083 um.
#Total number of vias = 365453
#Total number of multi-cut vias = 207673 ( 56.8%)
#Total number of single cut vias = 157780 ( 43.2%)
#Up-Via Summary (total 365453):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132258 ( 82.4%)     28264 ( 17.6%)     160522
#  Metal 2       22020 ( 15.1%)    124125 ( 84.9%)     146145
#  Metal 3        2928 (  7.1%)     38106 ( 92.9%)      41034
#  Metal 4         440 (  3.6%)     11926 ( 96.4%)      12366
#  Metal 5          51 (  1.5%)      3276 ( 98.5%)       3327
#  Metal 6          52 (  3.8%)      1319 ( 96.2%)       1371
#  Metal 7          31 (  4.5%)       657 ( 95.5%)        688
#-----------------------------------------------------------
#               157780 ( 43.2%)    207673 ( 56.8%)     365453 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1793.88 (MB), peak = 1956.44 (MB)
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 126.56 (MB)
#Total memory = 1793.88 (MB)
#Peak memory = 1956.44 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 22724 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1768.10 (MB), peak = 1956.44 (MB)
#    completing 20% with 22724 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1762.38 (MB), peak = 1956.44 (MB)
#    completing 30% with 22715 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1769.55 (MB), peak = 1956.44 (MB)
#    completing 40% with 22754 violations
#    cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1768.90 (MB), peak = 1956.44 (MB)
#    completing 50% with 22844 violations
#    cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1776.39 (MB), peak = 1956.44 (MB)
#    completing 60% with 22842 violations
#    cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1776.51 (MB), peak = 1956.44 (MB)
#    completing 70% with 22871 violations
#    cpu time = 00:01:31, elapsed time = 00:01:31, memory = 1776.91 (MB), peak = 1956.44 (MB)
#    completing 80% with 22907 violations
#    cpu time = 00:01:42, elapsed time = 00:01:42, memory = 1773.64 (MB), peak = 1956.44 (MB)
#    completing 90% with 22950 violations
#    cpu time = 00:01:54, elapsed time = 00:01:54, memory = 1775.04 (MB), peak = 1956.44 (MB)
#    completing 100% with 22947 violations
#    cpu time = 00:01:55, elapsed time = 00:01:55, memory = 1774.41 (MB), peak = 1956.44 (MB)
# ECO: 17.1% of the total area was rechecked for DRC, and 8.6% required routing.
#    number of violations = 22947
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2147      386     6725     3281      727      604      411    14281
#	M2         2783     3562     1427       35       56        2      514     8379
#	M3           56       28      138        3        0        0       47      272
#	M4            1        1        7        0        0        0        1       10
#	M5            0        0        4        0        0        0        0        4
#	M6            0        0        1        0        0        0        0        1
#	Totals     4987     3977     8302     3319      783      606      973    22947
#831 out of 176113 instances need to be verified(marked ipoed).
#5.2% of the total area is being checked for drcs
#5.2% of the total area was checked
#    number of violations = 23733
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2254      394     6895     3365      731      633      453    14725
#	M2         2882     3763     1440       36       55        3      530     8709
#	M3           57       29      146        3        0        0       49      284
#	M4            1        1        7        0        0        0        1       10
#	M5            0        0        4        0        0        0        0        4
#	M6            0        0        1        0        0        0        0        1
#	Totals     5194     4187     8493     3404      786      636     1033    23733
#cpu time = 00:02:13, elapsed time = 00:02:13, memory = 1762.43 (MB), peak = 1956.44 (MB)
#start 1st optimization iteration ...
#    completing 10% with 23883 violations
#    cpu time = 00:01:52, elapsed time = 00:01:52, memory = 1853.16 (MB), peak = 1956.44 (MB)
#    completing 20% with 23934 violations
#    cpu time = 00:03:55, elapsed time = 00:03:55, memory = 1878.44 (MB), peak = 1956.44 (MB)
#    completing 30% with 23903 violations
#    cpu time = 00:05:49, elapsed time = 00:05:49, memory = 1875.14 (MB), peak = 1956.44 (MB)
#    completing 40% with 23910 violations
#    cpu time = 00:08:46, elapsed time = 00:08:46, memory = 1951.39 (MB), peak = 1967.52 (MB)
#    completing 50% with 23836 violations
#    cpu time = 00:14:13, elapsed time = 00:14:12, memory = 2006.25 (MB), peak = 2061.35 (MB)
#    completing 60% with 23823 violations
#    cpu time = 00:20:23, elapsed time = 00:20:23, memory = 2114.82 (MB), peak = 2138.38 (MB)
#    completing 70% with 23937 violations
#    cpu time = 00:27:38, elapsed time = 00:27:37, memory = 2050.27 (MB), peak = 2138.38 (MB)
#    completing 80% with 24001 violations
#    cpu time = 00:34:07, elapsed time = 00:34:06, memory = 1962.21 (MB), peak = 2138.38 (MB)
#    completing 90% with 24015 violations
#    cpu time = 00:38:56, elapsed time = 00:38:56, memory = 2023.29 (MB), peak = 2138.38 (MB)
#    completing 100% with 24048 violations
#    cpu time = 00:44:56, elapsed time = 00:44:55, memory = 2113.66 (MB), peak = 2161.14 (MB)
#    number of violations = 24048
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2548      630     7936     2930      689      590      416    15739
#	M2         2572     3320     1278       34       54        7      588     7853
#	M3           75       61      162        3        3        0      119      423
#	M4            4        3       18        0        0        0        4       29
#	M5            0        0        3        0        0        0        1        4
#	Totals     5199     4014     9397     2967      746      597     1128    24048
#    number of process antenna violations = 3
#cpu time = 00:44:56, elapsed time = 00:44:56, memory = 2113.83 (MB), peak = 2161.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1304766 um.
#Total half perimeter of net bounding box = 1216628 um.
#Total wire length on LAYER M1 = 2577 um.
#Total wire length on LAYER M2 = 277498 um.
#Total wire length on LAYER M3 = 420047 um.
#Total wire length on LAYER M4 = 236646 um.
#Total wire length on LAYER M5 = 244918 um.
#Total wire length on LAYER M6 = 80556 um.
#Total wire length on LAYER M7 = 25153 um.
#Total wire length on LAYER M8 = 17371 um.
#Total number of vias = 383879
#Total number of multi-cut vias = 182250 ( 47.5%)
#Total number of single cut vias = 201629 ( 52.5%)
#Up-Via Summary (total 383879):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140443 ( 86.8%)     21276 ( 13.2%)     161719
#  Metal 2       39089 ( 26.0%)    111128 ( 74.0%)     150217
#  Metal 3       16179 ( 32.8%)     33082 ( 67.2%)      49261
#  Metal 4        5005 ( 30.6%)     11344 ( 69.4%)      16349
#  Metal 5         653 ( 16.3%)      3362 ( 83.7%)       4015
#  Metal 6         102 (  6.8%)      1405 ( 93.2%)       1507
#  Metal 7         158 ( 19.5%)       653 ( 80.5%)        811
#-----------------------------------------------------------
#               201629 ( 52.5%)    182250 ( 47.5%)     383879 
#
#Total number of DRC violations = 24048
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 15739
#Total number of violations on LAYER M2 = 7853
#Total number of violations on LAYER M3 = 423
#Total number of violations on LAYER M4 = 29
#Total number of violations on LAYER M5 = 4
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:47:10
#Elapsed time = 00:47:09
#Increased memory = -60.02 (MB)
#Total memory = 1733.86 (MB)
#Peak memory = 2161.14 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 20 15:32:48 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1735.59 (MB), peak = 2161.14 (MB)
#
#Start Post Route Wire Spread.
#Done with 5349 horizontal wires in 7 hboxes and 5331 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1308361 um.
#Total half perimeter of net bounding box = 1216628 um.
#Total wire length on LAYER M1 = 2577 um.
#Total wire length on LAYER M2 = 277963 um.
#Total wire length on LAYER M3 = 421129 um.
#Total wire length on LAYER M4 = 237878 um.
#Total wire length on LAYER M5 = 245558 um.
#Total wire length on LAYER M6 = 80663 um.
#Total wire length on LAYER M7 = 25200 um.
#Total wire length on LAYER M8 = 17393 um.
#Total number of vias = 383879
#Total number of multi-cut vias = 182250 ( 47.5%)
#Total number of single cut vias = 201629 ( 52.5%)
#Up-Via Summary (total 383879):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140443 ( 86.8%)     21276 ( 13.2%)     161719
#  Metal 2       39089 ( 26.0%)    111128 ( 74.0%)     150217
#  Metal 3       16179 ( 32.8%)     33082 ( 67.2%)      49261
#  Metal 4        5005 ( 30.6%)     11344 ( 69.4%)      16349
#  Metal 5         653 ( 16.3%)      3362 ( 83.7%)       4015
#  Metal 6         102 (  6.8%)      1405 ( 93.2%)       1507
#  Metal 7         158 ( 19.5%)       653 ( 80.5%)        811
#-----------------------------------------------------------
#               201629 ( 52.5%)    182250 ( 47.5%)     383879 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1812.55 (MB), peak = 2161.14 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1308361 um.
#Total half perimeter of net bounding box = 1216628 um.
#Total wire length on LAYER M1 = 2577 um.
#Total wire length on LAYER M2 = 277963 um.
#Total wire length on LAYER M3 = 421129 um.
#Total wire length on LAYER M4 = 237878 um.
#Total wire length on LAYER M5 = 245558 um.
#Total wire length on LAYER M6 = 80663 um.
#Total wire length on LAYER M7 = 25200 um.
#Total wire length on LAYER M8 = 17393 um.
#Total number of vias = 383879
#Total number of multi-cut vias = 182250 ( 47.5%)
#Total number of single cut vias = 201629 ( 52.5%)
#Up-Via Summary (total 383879):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140443 ( 86.8%)     21276 ( 13.2%)     161719
#  Metal 2       39089 ( 26.0%)    111128 ( 74.0%)     150217
#  Metal 3       16179 ( 32.8%)     33082 ( 67.2%)      49261
#  Metal 4        5005 ( 30.6%)     11344 ( 69.4%)      16349
#  Metal 5         653 ( 16.3%)      3362 ( 83.7%)       4015
#  Metal 6         102 (  6.8%)      1405 ( 93.2%)       1507
#  Metal 7         158 ( 19.5%)       653 ( 80.5%)        811
#-----------------------------------------------------------
#               201629 ( 52.5%)    182250 ( 47.5%)     383879 
#
#
#Start Post Route via swapping..
#14.25% of area are rerouted by ECO routing.
#    number of violations = 25301
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2601      644     8097     3106      706      665      462    16281
#	M2         2788     3708     1337       37       54        7      602     8533
#	M3           84       68      165        3        3        0      125      448
#	M4            7        5       19        0        0        0        4       35
#	M5            0        0        3        0        0        0        1        4
#	Totals     5480     4425     9621     3146      763      672     1194    25301
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1737.41 (MB), peak = 2161.14 (MB)
#    number of violations = 24088
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2554      631     7987     2927      689      597      460    15845
#	M2         2559     3244     1293       34       54        7      592     7783
#	M3           78       58      167        3        3        0      118      427
#	M4            5        3       18        0        0        0        4       30
#	M5            0        0        3        0        0        0        0        3
#	Totals     5196     3936     9468     2964      746      604     1174    24088
#cpu time = 00:02:45, elapsed time = 00:02:45, memory = 1739.33 (MB), peak = 2161.14 (MB)
#CELL_VIEW core,init has 24088 DRC violations
#Total number of DRC violations = 24088
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 18
#Total number of violations on LAYER M1 = 15845
#Total number of violations on LAYER M2 = 7783
#Total number of violations on LAYER M3 = 427
#Total number of violations on LAYER M4 = 30
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1308361 um.
#Total half perimeter of net bounding box = 1216628 um.
#Total wire length on LAYER M1 = 2577 um.
#Total wire length on LAYER M2 = 277963 um.
#Total wire length on LAYER M3 = 421129 um.
#Total wire length on LAYER M4 = 237878 um.
#Total wire length on LAYER M5 = 245558 um.
#Total wire length on LAYER M6 = 80663 um.
#Total wire length on LAYER M7 = 25200 um.
#Total wire length on LAYER M8 = 17393 um.
#Total number of vias = 383879
#Total number of multi-cut vias = 232891 ( 60.7%)
#Total number of single cut vias = 150988 ( 39.3%)
#Up-Via Summary (total 383879):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      131357 ( 81.2%)     30362 ( 18.8%)     161719
#  Metal 2       15629 ( 10.4%)    134588 ( 89.6%)     150217
#  Metal 3        3161 (  6.4%)     46100 ( 93.6%)      49261
#  Metal 4         740 (  4.5%)     15609 ( 95.5%)      16349
#  Metal 5           7 (  0.2%)      4008 ( 99.8%)       4015
#  Metal 6          41 (  2.7%)      1466 ( 97.3%)       1507
#  Metal 7          53 (  6.5%)       758 ( 93.5%)        811
#-----------------------------------------------------------
#               150988 ( 39.3%)    232891 ( 60.7%)     383879 
#
#detailRoute Statistics:
#Cpu time = 00:50:07
#Elapsed time = 00:50:06
#Increased memory = -56.28 (MB)
#Total memory = 1737.59 (MB)
#Peak memory = 2161.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:50:29
#Elapsed time = 00:50:29
#Increased memory = -90.04 (MB)
#Total memory = 1648.54 (MB)
#Peak memory = 2161.14 (MB)
#Number of warnings = 92
#Total number of warnings = 252
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 15:35:47 2025
#
**optDesign ... cpu = 0:55:44, real = 0:55:44, mem = 2009.6M, totSessionCpu=3:00:22 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=176113 and nets=48384 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/core_24707_XXABHA.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2009.6M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 2077.9M)
Extracted 20.0003% (CPU Time= 0:00:02.1  MEM= 2077.9M)
Extracted 30.0002% (CPU Time= 0:00:02.5  MEM= 2077.9M)
Extracted 40.0003% (CPU Time= 0:00:02.9  MEM= 2077.9M)
Extracted 50.0004% (CPU Time= 0:00:03.3  MEM= 2077.9M)
Extracted 60.0003% (CPU Time= 0:00:03.8  MEM= 2081.9M)
Extracted 70.0003% (CPU Time= 0:00:04.5  MEM= 2081.9M)
Extracted 80.0002% (CPU Time= 0:00:05.1  MEM= 2081.9M)
Extracted 90.0003% (CPU Time= 0:00:06.5  MEM= 2081.9M)
Extracted 100% (CPU Time= 0:00:08.1  MEM= 2081.9M)
Number of Extracted Resistors     : 993824
Number of Extracted Ground Cap.   : 958160
Number of Extracted Coupling Cap. : 1669160
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2069.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.7  Real Time: 0:00:09.0  MEM: 2069.863M)
**optDesign ... cpu = 0:55:54, real = 0:55:53, mem = 2007.6M, totSessionCpu=3:00:32 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 48384,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2126.73 CPU=0:00:19.3 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_Q31ViL/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:22.7  real=0:00:23.0  mem= 2126.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 48384,  25.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2102.78 CPU=0:00:19.2 REAL=0:00:19.0)
*** CDM Built up (cpu=0:00:19.3  real=0:00:19.0  mem= 2102.8M) ***
*** Done Building Timing Graph (cpu=0:00:46.8 real=0:00:47.0 totSessionCpu=3:01:18 mem=2102.8M)
**optDesign ... cpu = 0:56:41, real = 0:56:40, mem = 2014.8M, totSessionCpu=3:01:18 **
*** Timing NOT met, worst failing slack is -26.048
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 324 clock nets excluded from IPO operation.
*info: 324 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -26.048 TNS Slack -6580.980 Density 99.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:01.0| 2264.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:01.0| 2264.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:01.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_18_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:01.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_13_/D  |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_11_/D  |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_12_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:01.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_7_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_5_/D    |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_4_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_2_/D    |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:01.0| 2264.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_1_/D   |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| sfp_instance/fifo_inst_int/q3_reg_11_/D            |
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:06.0 mem=2264.5M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.521|  -26.048| -11.801|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  default| sum_out[6]                                         |
|  -0.521|  -26.048| -11.801|-6580.980|    99.75%|   0:00:00.0| 2264.5M|   WC_VIEW|  default| sum_out[6]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2264.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:06.0 mem=2264.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 6 has 2 constrained nets 
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.7 real=0:00:06.0 mem=2264.5M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:56:53, real = 0:56:52, mem = 2113.5M, totSessionCpu=3:01:31 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
#Created 848 library cell signatures
#Created 48384 NETS and 0 SPECIALNETS signatures
#Created 176114 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.05 (MB), peak = 2161.14 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1839.05 (MB), peak = 2161.14 (MB)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 324 clock nets excluded from IPO operation.
*info: 324 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -26.048 TNS Slack -6580.980 Density 99.75
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.048|  -26.048|-6569.179|-6580.980|    99.75%|   0:00:00.0| 2264.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -26.034|  -26.034|-6568.580|-6580.380|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_2_/D                |
| -26.004|  -26.004|-6568.547|-6580.348|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -25.979|  -25.979|-6568.423|-6580.224|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_2_/D                |
| -25.964|  -25.964|-6568.928|-6580.729|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.947|  -25.947|-6568.910|-6580.710|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -25.935|  -25.935|-6569.615|-6581.416|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.929|  -25.929|-6570.800|-6582.601|    99.75%|   0:00:00.0| 2287.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.923|  -25.923|-6570.694|-6582.495|    99.75%|   0:00:00.0| 2287.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.920|  -25.920|-6570.629|-6582.430|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.920|  -25.920|-6570.604|-6582.404|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.920|  -25.920|-6570.588|-6582.389|    99.75%|   0:00:04.0| 2287.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.920|  -25.920|-6570.588|-6582.389|    99.75%|   0:00:00.0| 2287.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:08.0 mem=2287.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.6 real=0:00:08.0 mem=2287.2M) ***
** GigaOpt Optimizer WNS Slack -25.920 TNS Slack -6582.389 Density 99.75
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 6 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 6 has 2 constrained nets 
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:09.4 real=0:00:10.0 mem=2287.2M) ***
*** Starting refinePlace (3:01:47 mem=2252.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2252.8MB
*** Finished refinePlace (3:01:47 mem=2252.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Running hardenOpt in Setup Recovery Mode
Begin: GigaOpt harden opt (Recovery)
Info: 324 clock nets excluded from IPO operation.
*info: 324 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.920|  -25.920|-6570.592|-6582.392|    99.75%|   0:00:00.0| 2287.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=2268.1M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2268.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 6 has 2 constrained nets 
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****
*** Starting refinePlace (3:01:56 mem=2233.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2233.7MB
*** Finished refinePlace (3:01:56 mem=2233.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt harden opt
End: GigaOpt WNS recovery
Checking setup slack degradation ...
Begin: GigaOpt TNS recovery
Begin: GigaOpt Optimization in TNS mode (Recovery)
Info: 324 clock nets excluded from IPO operation.
*info: 324 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -25.914 TNS Slack -6582.250 Density 99.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.914|  -25.914|-6570.449|-6582.250|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.914|  -25.914|-6569.441|-6581.242|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
| -25.914|  -25.914|-6569.419|-6581.220|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -25.914|  -25.914|-6569.007|-6580.808|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
| -25.914|  -25.914|-6568.301|-6580.102|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -25.914|  -25.914|-6568.258|-6580.059|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -25.914|  -25.914|-6568.220|-6580.021|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_0_/D                |
| -25.914|  -25.914|-6567.518|-6579.319|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -25.914|  -25.914|-6567.503|-6579.304|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -25.914|  -25.914|-6566.417|-6578.218|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
| -25.914|  -25.914|-6566.366|-6578.167|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -25.914|  -25.914|-6566.312|-6578.112|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -25.914|  -25.914|-6566.262|-6578.063|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -25.914|  -25.914|-6566.004|-6577.805|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -25.914|  -25.914|-6565.728|-6577.529|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -25.914|  -25.914|-6565.704|-6577.504|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
| -25.914|  -25.914|-6565.632|-6577.433|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -25.914|  -25.914|-6565.581|-6577.381|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -25.914|  -25.914|-6565.490|-6577.291|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -25.914|  -25.914|-6565.468|-6577.269|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -25.914|  -25.914|-6564.945|-6576.746|    99.75%|   0:00:00.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -25.914|  -25.914|-6564.945|-6576.745|    99.75%|   0:00:01.0| 2268.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.1 real=0:00:07.0 mem=2268.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.3 real=0:00:07.0 mem=2268.1M) ***
** GigaOpt Optimizer WNS Slack -25.914 TNS Slack -6576.745 Density 99.75
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 25 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 6 has 2 constrained nets 
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:08.3 real=0:00:08.0 mem=2268.1M) ***
*** Starting refinePlace (3:02:10 mem=2233.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2233.7MB
*** Finished refinePlace (3:02:10 mem=2233.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
End: GigaOpt TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : -25.914 ns
Total 0 nets layer assigned (0.4).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1441 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -25.914 ns
Total 0 nets layer assigned (0.5).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1441 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2233.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2233.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2233.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2233.7M

------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.914 | -25.914 | -0.521  |
|           TNS (ns):| -6576.7 | -6564.9 | -11.801 |
|    Violating Paths:|  2800   |  2776   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.301%
       (99.751% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2233.7M
**optDesign ... cpu = 0:57:35, real = 0:57:33, mem = 2051.2M, totSessionCpu=3:02:13 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 20 15:37:37 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 11 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 16
#  Number of instances deleted (including moved) = 1744
#  Number of instances resized = 54
#  Number of instances with same cell size swap = 5
#  Number of instances with pin swaps = 4
#  Total number of placement changes (moved instances are counted twice) = 1814
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 48390 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 55445 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1441/46925 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1705.60 (MB), peak = 2161.14 (MB)
#Merging special wires...
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET sfp_instance/n4574. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET sfp_instance/n6589. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET sfp_instance/n936. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#228 routed nets are extracted.
#    65 (0.13%) extracted nets are partially routed.
#46693 routed nets are imported.
#4 (0.01%) nets are without wires.
#1467 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48392.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 65
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 15:37:45 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 15:37:47 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    92.60%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.43%
#
#  422 nets (0.87%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1720.65 (MB), peak = 2161.14 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1720.96 (MB), peak = 2161.14 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1721.08 (MB), peak = 2161.14 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1721.08 (MB), peak = 2161.14 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1467 (skipped).
#Total number of routable nets = 46925.
#Total number of nets in the design = 48392.
#
#65 routable nets have only global wires.
#46860 routable nets have only detail routed wires.
#583 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              65  
#-----------------------------
#        Total              65  
#-----------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                422                161           46342  
#-------------------------------------------------------------------
#        Total                422                161           46342  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1308394 um.
#Total half perimeter of net bounding box = 1216677 um.
#Total wire length on LAYER M1 = 2577 um.
#Total wire length on LAYER M2 = 277984 um.
#Total wire length on LAYER M3 = 421147 um.
#Total wire length on LAYER M4 = 237875 um.
#Total wire length on LAYER M5 = 245555 um.
#Total wire length on LAYER M6 = 80663 um.
#Total wire length on LAYER M7 = 25200 um.
#Total wire length on LAYER M8 = 17393 um.
#Total number of vias = 383871
#Total number of multi-cut vias = 232860 ( 60.7%)
#Total number of single cut vias = 151011 ( 39.3%)
#Up-Via Summary (total 383871):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      131367 ( 81.2%)     30352 ( 18.8%)     161719
#  Metal 2       15640 ( 10.4%)    134571 ( 89.6%)     150211
#  Metal 3        3162 (  6.4%)     46097 ( 93.6%)      49259
#  Metal 4         741 (  4.5%)     15608 ( 95.5%)      16349
#  Metal 5           7 (  0.2%)      4008 ( 99.8%)       4015
#  Metal 6          41 (  2.7%)      1466 ( 97.3%)       1507
#  Metal 7          53 (  6.5%)       758 ( 93.5%)        811
#-----------------------------------------------------------
#               151011 ( 39.3%)    232860 ( 60.7%)     383871 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1724.34 (MB), peak = 2161.14 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1707.05 (MB), peak = 2161.14 (MB)
#Start Track Assignment.
#Done with 10 horizontal wires in 4 hboxes and 13 vertical wires in 4 hboxes.
#Done with 0 horizontal wires in 4 hboxes and 0 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1308403 um.
#Total half perimeter of net bounding box = 1216677 um.
#Total wire length on LAYER M1 = 2583 um.
#Total wire length on LAYER M2 = 277983 um.
#Total wire length on LAYER M3 = 421150 um.
#Total wire length on LAYER M4 = 237875 um.
#Total wire length on LAYER M5 = 245555 um.
#Total wire length on LAYER M6 = 80663 um.
#Total wire length on LAYER M7 = 25200 um.
#Total wire length on LAYER M8 = 17393 um.
#Total number of vias = 383868
#Total number of multi-cut vias = 232860 ( 60.7%)
#Total number of single cut vias = 151008 ( 39.3%)
#Up-Via Summary (total 383868):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      131365 ( 81.2%)     30352 ( 18.8%)     161717
#  Metal 2       15639 ( 10.4%)    134571 ( 89.6%)     150210
#  Metal 3        3162 (  6.4%)     46097 ( 93.6%)      49259
#  Metal 4         741 (  4.5%)     15608 ( 95.5%)      16349
#  Metal 5           7 (  0.2%)      4008 ( 99.8%)       4015
#  Metal 6          41 (  2.7%)      1466 ( 97.3%)       1507
#  Metal 7          53 (  6.5%)       758 ( 93.5%)        811
#-----------------------------------------------------------
#               151008 ( 39.3%)    232860 ( 60.7%)     383868 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1812.67 (MB), peak = 2161.14 (MB)
#
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 103.99 (MB)
#Total memory = 1812.67 (MB)
#Peak memory = 2161.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 23761 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1712.71 (MB), peak = 2161.14 (MB)
#    completing 20% with 23761 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1712.71 (MB), peak = 2161.14 (MB)
#    completing 30% with 23765 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1745.95 (MB), peak = 2161.14 (MB)
#    completing 40% with 23813 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1752.86 (MB), peak = 2161.14 (MB)
#    completing 50% with 23813 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1752.86 (MB), peak = 2161.14 (MB)
#    completing 60% with 23813 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1752.86 (MB), peak = 2161.14 (MB)
#    completing 70% with 23810 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1752.86 (MB), peak = 2161.14 (MB)
#    completing 80% with 23810 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1752.86 (MB), peak = 2161.14 (MB)
#    completing 90% with 23810 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1752.86 (MB), peak = 2161.14 (MB)
#    completing 100% with 23810 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1752.86 (MB), peak = 2161.14 (MB)
# ECO: 0.0% of the total area was rechecked for DRC, and 0.6% required routing.
#    number of violations = 23810
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2567      628     7971     2935      577      596      453    15727
#	M2         2563     3222     1192       34       50        7      591     7659
#	M3           78       57      136        3        3        0      115      392
#	M4            5        3       17        0        0        0        4       29
#	M5            0        0        3        0        0        0        0        3
#	Totals     5213     3910     9319     2972      630      603     1163    23810
#70 out of 176121 instances need to be verified(marked ipoed).
#0.4% of the total area is being checked for drcs
#0.4% of the total area was checked
#    number of violations = 23865
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2579      629     7980     2942      579      596      464    15769
#	M2         2567     3227     1195       34       50        7      592     7672
#	M3           78       57      136        3        3        0      115      392
#	M4            5        3       17        0        0        0        4       29
#	M5            0        0        3        0        0        0        0        3
#	Totals     5229     3916     9331     2979      632      603     1175    23865
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1760.64 (MB), peak = 2161.14 (MB)
#start 1st optimization iteration ...
#    completing 10% with 23894 violations
#    cpu time = 00:01:47, elapsed time = 00:01:47, memory = 1860.07 (MB), peak = 2161.14 (MB)
#    completing 20% with 23891 violations
#    cpu time = 00:03:54, elapsed time = 00:03:54, memory = 1882.45 (MB), peak = 2161.14 (MB)
#    completing 30% with 23895 violations
#    cpu time = 00:05:51, elapsed time = 00:05:51, memory = 1901.50 (MB), peak = 2161.14 (MB)
#    completing 40% with 23866 violations
#    cpu time = 00:09:10, elapsed time = 00:09:10, memory = 1884.67 (MB), peak = 2161.14 (MB)
#    completing 50% with 23864 violations
#    cpu time = 00:15:07, elapsed time = 00:15:07, memory = 2086.84 (MB), peak = 2161.14 (MB)
#    completing 60% with 23838 violations
#    cpu time = 00:21:50, elapsed time = 00:21:50, memory = 2064.23 (MB), peak = 2161.14 (MB)
#    completing 70% with 23852 violations
#    cpu time = 00:27:49, elapsed time = 00:27:49, memory = 2054.65 (MB), peak = 2161.14 (MB)
#    completing 80% with 23833 violations
#    cpu time = 00:33:46, elapsed time = 00:33:46, memory = 1986.32 (MB), peak = 2161.14 (MB)
#    completing 90% with 23722 violations
#    cpu time = 00:38:39, elapsed time = 00:38:39, memory = 2003.40 (MB), peak = 2161.14 (MB)
#    completing 100% with 23635 violations
#    cpu time = 00:44:52, elapsed time = 00:44:52, memory = 2137.62 (MB), peak = 2161.14 (MB)
#    number of violations = 23635
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2538      556     8067     2815      615      537      434    15562
#	M2         2491     3240     1236       32       38        0      580     7617
#	M3           85       67      147        7        1        1      126      434
#	M4            1        1       11        0        0        0        7       20
#	M5            0        0        1        0        0        0        1        2
#	Totals     5115     3864     9462     2854      654      538     1148    23635
#    number of process antenna violations = 17
#cpu time = 00:44:52, elapsed time = 00:44:53, memory = 2137.62 (MB), peak = 2161.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1306569 um.
#Total half perimeter of net bounding box = 1216677 um.
#Total wire length on LAYER M1 = 2567 um.
#Total wire length on LAYER M2 = 276592 um.
#Total wire length on LAYER M3 = 419465 um.
#Total wire length on LAYER M4 = 237776 um.
#Total wire length on LAYER M5 = 246427 um.
#Total wire length on LAYER M6 = 81076 um.
#Total wire length on LAYER M7 = 25265 um.
#Total wire length on LAYER M8 = 17401 um.
#Total number of vias = 385714
#Total number of multi-cut vias = 203923 ( 52.9%)
#Total number of single cut vias = 181791 ( 47.1%)
#Up-Via Summary (total 385714):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      138889 ( 85.8%)     22920 ( 14.2%)     161809
#  Metal 2       26565 ( 17.7%)    123478 ( 82.3%)     150043
#  Metal 3       11447 ( 22.9%)     38573 ( 77.1%)      50020
#  Metal 4        4026 ( 23.4%)     13179 ( 76.6%)      17205
#  Metal 5         728 ( 17.0%)      3559 ( 83.0%)       4287
#  Metal 6          55 (  3.6%)      1468 ( 96.4%)       1523
#  Metal 7          81 (  9.8%)       746 ( 90.2%)        827
#-----------------------------------------------------------
#               181791 ( 47.1%)    203923 ( 52.9%)     385714 
#
#Total number of DRC violations = 23635
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 15562
#Total number of violations on LAYER M2 = 7617
#Total number of violations on LAYER M3 = 434
#Total number of violations on LAYER M4 = 20
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:45:00
#Elapsed time = 00:45:00
#Increased memory = -66.21 (MB)
#Total memory = 1746.46 (MB)
#Peak memory = 2161.14 (MB)
#
#Start Post Route via swapping..
#10.81% of area are rerouted by ECO routing.
#    number of violations = 24939
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2610      572     8235     2990      624      608      472    16111
#	M2         2713     3678     1292       32       38        0      598     8351
#	M3           93       73      148        7        1        1      132      455
#	M4            1        1       11        0        0        0        7       20
#	M5            0        0        1        0        0        0        1        2
#	Totals     5417     4324     9687     3029      663      609     1210    24939
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1748.19 (MB), peak = 2161.14 (MB)
#    number of violations = 23679
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2553      560     8109     2810      614      548      469    15663
#	M2         2476     3194     1237       32       38        0      586     7563
#	M3           86       67      148        7        1        1      124      434
#	M4            1        1       11        0        0        0        4       17
#	M5            0        0        1        0        0        0        1        2
#	Totals     5116     3822     9506     2849      653      549     1184    23679
#cpu time = 00:02:40, elapsed time = 00:02:40, memory = 1757.31 (MB), peak = 2161.14 (MB)
#CELL_VIEW core,init has 23679 DRC violations
#Total number of DRC violations = 23679
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 19
#Total number of violations on LAYER M1 = 15663
#Total number of violations on LAYER M2 = 7563
#Total number of violations on LAYER M3 = 434
#Total number of violations on LAYER M4 = 17
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 422
#Total wire length = 1306569 um.
#Total half perimeter of net bounding box = 1216677 um.
#Total wire length on LAYER M1 = 2567 um.
#Total wire length on LAYER M2 = 276592 um.
#Total wire length on LAYER M3 = 419465 um.
#Total wire length on LAYER M4 = 237776 um.
#Total wire length on LAYER M5 = 246427 um.
#Total wire length on LAYER M6 = 81076 um.
#Total wire length on LAYER M7 = 25265 um.
#Total wire length on LAYER M8 = 17401 um.
#Total number of vias = 385714
#Total number of multi-cut vias = 237375 ( 61.5%)
#Total number of single cut vias = 148339 ( 38.5%)
#Up-Via Summary (total 385714):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      131128 ( 81.0%)     30681 ( 19.0%)     161809
#  Metal 2       13356 (  8.9%)    136687 ( 91.1%)     150043
#  Metal 3        2938 (  5.9%)     47082 ( 94.1%)      50020
#  Metal 4         787 (  4.6%)     16418 ( 95.4%)      17205
#  Metal 5          32 (  0.7%)      4255 ( 99.3%)       4287
#  Metal 6          40 (  2.6%)      1483 ( 97.4%)       1523
#  Metal 7          58 (  7.0%)       769 ( 93.0%)        827
#-----------------------------------------------------------
#               148339 ( 38.5%)    237375 ( 61.5%)     385714 
#
#detailRoute Statistics:
#Cpu time = 00:47:43
#Elapsed time = 00:47:43
#Increased memory = -57.10 (MB)
#Total memory = 1755.57 (MB)
#Peak memory = 2161.14 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 48392 NETS and 0 SPECIALNETS signatures
#Created 176122 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.59 (MB), peak = 2161.14 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1759.75 (MB), peak = 2161.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:48:05
#Elapsed time = 00:48:06
#Increased memory = -67.87 (MB)
#Total memory = 1677.73 (MB)
#Peak memory = 2161.14 (MB)
#Number of warnings = 4
#Total number of warnings = 256
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 16:25:43 2025
#
**optDesign ... cpu = 1:45:40, real = 1:45:39, mem = 2029.5M, totSessionCpu=3:50:18 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=176121 and nets=48392 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/core_24707_XXABHA.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2027.5M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 2095.8M)
Extracted 20.0003% (CPU Time= 0:00:02.1  MEM= 2095.8M)
Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 2095.8M)
Extracted 40.0002% (CPU Time= 0:00:02.9  MEM= 2095.8M)
Extracted 50.0003% (CPU Time= 0:00:03.3  MEM= 2095.8M)
Extracted 60.0003% (CPU Time= 0:00:03.9  MEM= 2099.8M)
Extracted 70.0002% (CPU Time= 0:00:04.5  MEM= 2099.8M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 2099.8M)
Extracted 90.0003% (CPU Time= 0:00:06.5  MEM= 2099.8M)
Extracted 100% (CPU Time= 0:00:08.1  MEM= 2099.8M)
Number of Extracted Resistors     : 982505
Number of Extracted Ground Cap.   : 946857
Number of Extracted Coupling Cap. : 1654904
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2085.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.6  Real Time: 0:00:09.0  MEM: 2085.816M)
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 48392,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2140.78 CPU=0:00:19.6 REAL=0:00:20.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_Q31ViL/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:32.7  real=0:00:32.0  mem= 2140.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 48392,  26.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2116.82 CPU=0:00:20.0 REAL=0:00:20.0)
*** CDM Built up (cpu=0:00:20.1  real=0:00:20.0  mem= 2116.8M) ***
*** Done Building Timing Graph (cpu=0:00:57.6 real=0:00:57.0 totSessionCpu=3:51:16 mem=2116.8M)
**optDesign ... cpu = 1:46:38, real = 1:46:37, mem = 2040.1M, totSessionCpu=3:51:16 **
Running LEF-safe VT swap in recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 324 clock nets excluded from IPO operation.
*info: 324 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -25.960 TNS Slack -6593.432 Density 99.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:01.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:01.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_19_/D  |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:02.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_19_/D  |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_18_/D  |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_13_/D   |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_12_/D   |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:01.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_/D   |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_8_/D   |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_7_/D    |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_3_/D                        |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:01.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/fifo_inst_ext/q7_reg_21_/E            |
| -25.960|  -25.960|-6581.645|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.3 real=0:00:06.0 mem=2285.1M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.519|  -25.960| -11.787|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  default| sum_out[6]                                         |
|  -0.519|  -25.960| -11.787|-6593.432|    99.75%|   0:00:00.0| 2285.1M|   WC_VIEW|  default| sum_out[6]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2285.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=2285.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 328 constrained nets 
Layer 6 has 2 constrained nets 
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.9 real=0:00:06.0 mem=2285.1M) ***
End: GigaOpt Optimization in post-eco TNS mode
*** Finish setup-recovery (cpu=0:49:57, real=0:49:57, mem=2136.18M, totSessionCpu=3:51:28 .
**optDesign ... cpu = 1:46:50, real = 1:46:49, mem = 2136.2M, totSessionCpu=3:51:28 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:46:52, real = 1:46:50, mem = 2136.2M, totSessionCpu=3:51:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=2193.4M
** Profile ** Other data :  cpu=0:00:00.4, mem=2193.4M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 48392,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:18.6 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_Q31ViL/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:20.2  real=0:00:20.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 48392,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:25.2 real=0:00:25.0 totSessionCpu=0:01:49 mem=0.0M)
** Profile ** Overall slacks :  cpu=-3:0-9:00.-7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:27.4, mem=2193.4M
** Profile ** Total reports :  cpu=0:00:02.7, mem=2138.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2138.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.960 | -25.960 | -0.520  |
|           TNS (ns):| -6593.4 | -6581.6 | -11.787 |
|    Violating Paths:|  2817   |  2793   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.107  | -1.107  |  0.000  |
|           TNS (ns):|-113.716 |-113.716 |  0.000  |
|    Violating Paths:|   132   |   132   |    0    |
|          All Paths:|  8099   |  8099   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.301%
       (99.751% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2138.2M
**optDesign ... cpu = 1:47:23, real = 1:47:23, mem = 2136.2M, totSessionCpu=3:52:01 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 217487 markers are saved ...
... 23173 geometry drc markers are saved ...
... 19 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=2136.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2077.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 979
  Overlap     : 21
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 77.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 20 16:27:35 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1260.0000, 1220.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:27:35 **** Processed 5000 nets.
**** 16:27:35 **** Processed 10000 nets.
**** 16:27:36 **** Processed 15000 nets.
**** 16:27:36 **** Processed 20000 nets.
**** 16:27:36 **** Processed 25000 nets.
**** 16:27:36 **** Processed 30000 nets.
**** 16:27:36 **** Processed 35000 nets.
**** 16:27:36 **** Processed 40000 nets.
**** 16:27:37 **** Processed 45000 nets.
*** 16:27:37 *** Checking data for Net VDD .....................
Net VDD: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Thu Mar 20 16:27:39 2025
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.0  MEM: -0.152M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1972.70MB/1972.70MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1972.70MB/1972.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1972.70MB/1972.70MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT)
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 10%
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 20%
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 30%
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 40%
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 50%
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 60%
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 70%
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 80%
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT): 90%

Finished Levelizing
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT)

Starting Activity Propagation
2025-Mar-20 16:27:42 (2025-Mar-20 23:27:42 GMT)
2025-Mar-20 16:27:43 (2025-Mar-20 23:27:43 GMT): 10%
2025-Mar-20 16:27:43 (2025-Mar-20 23:27:43 GMT): 20%

Finished Activity Propagation
2025-Mar-20 16:27:44 (2025-Mar-20 23:27:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1972.70MB/1972.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 16:27:44 (2025-Mar-20 23:27:44 GMT)
 ... Calculating switching power
2025-Mar-20 16:27:44 (2025-Mar-20 23:27:44 GMT): 10%
2025-Mar-20 16:27:45 (2025-Mar-20 23:27:45 GMT): 20%
2025-Mar-20 16:27:45 (2025-Mar-20 23:27:45 GMT): 30%
2025-Mar-20 16:27:45 (2025-Mar-20 23:27:45 GMT): 40%
2025-Mar-20 16:27:45 (2025-Mar-20 23:27:45 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 16:27:47 (2025-Mar-20 23:27:47 GMT): 60%
2025-Mar-20 16:27:49 (2025-Mar-20 23:27:49 GMT): 70%
2025-Mar-20 16:27:52 (2025-Mar-20 23:27:52 GMT): 80%
2025-Mar-20 16:27:52 (2025-Mar-20 23:27:52 GMT): 90%

Finished Calculating power
2025-Mar-20 16:27:53 (2025-Mar-20 23:27:53 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1973.06MB/1973.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1973.06MB/1973.06MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1973.06MB/1973.06MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      116.84799526 	   62.1663%
Total Switching Power:      61.98376376 	   32.9770%
Total Leakage Power:         9.12864327 	    4.8567%
Total Power:               187.96040212
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1973.06MB/1973.06MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2 -merge ./subckt/sram_w16.gds2
Finding the highest version number among the merge files
Merge file: ./subckt/sram_w16.gds2 has version number: 3

Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         176121

Ports/Pins                           356
    metal layer M2                   159
    metal layer M3                   197

Nets                              594385
    metal layer M1                  6416
    metal layer M2                280723
    metal layer M3                180629
    metal layer M4                 79283
    metal layer M5                 39009
    metal layer M6                  4839
    metal layer M7                  2696
    metal layer M8                   790

    Via Instances                 383598

Special Nets                        2887
    metal layer M1                  2774
    metal layer M2                    31
    metal layer M3                     8
    metal layer M4                     5
    metal layer M7                    69

    Via Instances                   3244

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               46620
    metal layer M1                  1701
    metal layer M2                 35582
    metal layer M3                  8128
    metal layer M4                   972
    metal layer M5                   203
    metal layer M6                    13
    metal layer M7                    12
    metal layer M8                     9


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ./subckt/sram_w16.gds2 to register cell name ......
Merging GDS file ./subckt/sram_w16.gds2 ......
	****** Merge file: ./subckt/sram_w16.gds2 has version number: 3.
	****** Merge file: ./subckt/sram_w16.gds2 has units: 2000 per micron.
	****** unit scaling factor = 1 ******
WARNING: Ignoring duplicate structure VIA23_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_1cut.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_1cut_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_HS.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_HN.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_C.
A structure with the same name already exists in the loaded design.
    There are 19 structures ignored in file ./subckt/sram_w16.gds2
**WARN: (IMPOGDS-217):	Master cell: INR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XNR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: DCAP32 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: DFKCNQD1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MUX2ND1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: IND2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: NR2XD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AOI21D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AOI22D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: IAO21D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKND2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 255

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Thu Mar 20 16:27:56 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Thu Mar 20 16:27:57 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.mmmcegBK7e/modes/CON/CON.sdc' ...
Current (total cpu=3:52:31, real=3:52:37, peak res=1812.5M, current mem=1969.8M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1234.6M, current mem=1979.5M)
Current (total cpu=3:52:31, real=3:52:37, peak res=1812.5M, current mem=1979.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib fullchip_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 48392,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2116.27 CPU=0:00:19.5 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_brY2fp/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:22.6  real=0:00:22.0  mem= 2116.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 48392,  26.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2074.73 CPU=0:00:35.5 REAL=0:00:35.0)
*** CDM Built up (cpu=0:00:35.6  real=0:00:35.0  mem= 2074.7M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    2.9 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view WC_VIEW fullchip_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 48392,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2143.36 CPU=0:00:19.2 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_brY2fp/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:21.6  real=0:00:21.0  mem= 2143.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 48392,  26.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2111.36 CPU=0:00:35.6 REAL=0:00:35.0)
*** CDM Built up (cpu=0:00:35.8  real=0:00:35.0  mem= 2111.4M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.mmmcLRHaBI/modes/CON/CON.sdc' ...
Current (total cpu=3:54:40, real=3:54:47, peak res=1812.5M, current mem=1958.3M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1238.6M, current mem=1968.0M)
Current (total cpu=3:54:40, real=3:54:47, peak res=1812.5M, current mem=1968.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib fullchip_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=176121 and nets=48392 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/core_24707_XXABHA.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1994.6M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2095.0M)
Extracted 20.0003% (CPU Time= 0:00:01.8  MEM= 2095.0M)
Extracted 30.0004% (CPU Time= 0:00:02.1  MEM= 2095.0M)
Extracted 40.0002% (CPU Time= 0:00:02.5  MEM= 2095.0M)
Extracted 50.0003% (CPU Time= 0:00:02.7  MEM= 2095.0M)
Extracted 60.0003% (CPU Time= 0:00:03.2  MEM= 2099.0M)
Extracted 70.0002% (CPU Time= 0:00:03.8  MEM= 2099.0M)
Extracted 80.0003% (CPU Time= 0:00:04.2  MEM= 2099.0M)
Extracted 90.0003% (CPU Time= 0:00:05.4  MEM= 2099.0M)
Extracted 100% (CPU Time= 0:00:07.0  MEM= 2099.0M)
Number of Extracted Resistors     : 982505
Number of Extracted Ground Cap.   : 946857
Number of Extracted Coupling Cap. : 1652996
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2087.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.4  Real Time: 0:00:08.0  MEM: 2086.957M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 48392,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2152.25 CPU=0:00:18.4 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_KK7GzT/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:30.4  real=0:00:30.0  mem= 2152.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 48392,  12.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2120.25 CPU=0:00:16.2 REAL=0:00:16.0)
*** CDM Built up (cpu=0:00:16.3  real=0:00:17.0  mem= 2120.2M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    2.8 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW fullchip_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 48392,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2152.25 CPU=0:00:18.0 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_24707_ieng6-ece-03.ucsd.edu_jmsin_6jzxin/.AAE_KK7GzT/.AAE_24707/waveform.data...
*** CDM Built up (cpu=0:00:20.4  real=0:00:21.0  mem= 2152.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 48392,  12.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2120.25 CPU=0:00:16.5 REAL=0:00:16.0)
*** CDM Built up (cpu=0:00:16.7  real=0:00:16.0  mem= 2120.2M) ***

*** Memory Usage v#1 (Current mem = 2196.145M, initial mem = 149.258M) ***
*** Message Summary: 2282 warning(s), 50 error(s)

--- Ending "Innovus" (totcpu=4:01:08, real=4:20:05, mem=2196.1M) ---
