OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clk_i can not be propagated.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       27
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   fp_16_32_adder
Die area:                 ( 0 0 ) ( 181060 181060 )
Number of track patterns: 20
Number of DEF vias:       6
Number of components:     5511
Number of terminals:      80
Number of snets:          2
Number of nets:           2863

[INFO DRT-0167] List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 112.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 39067.
[INFO DRT-0033] via1 shape region query size = 372.
[INFO DRT-0033] metal2 shape region query size = 292.
[INFO DRT-0033] via2 shape region query size = 372.
[INFO DRT-0033] metal3 shape region query size = 284.
[INFO DRT-0033] via3 shape region query size = 372.
[INFO DRT-0033] metal4 shape region query size = 138.
[INFO DRT-0033] via4 shape region query size = 100.
[INFO DRT-0033] metal5 shape region query size = 20.
[INFO DRT-0033] via5 shape region query size = 100.
[INFO DRT-0033] metal6 shape region query size = 20.
[INFO DRT-0033] via6 shape region query size = 40.
[INFO DRT-0033] metal7 shape region query size = 15.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 324 pins.
[INFO DRT-0081]   Complete 96 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1359 groups.
#scanned instances     = 5511
#unique  instances     = 112
#stdCellGenAp          = 2801
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2052
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 8736
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 107.35 (MB), peak = 107.35 (MB)

Number of guides:     21401

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 4200 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 6933.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 5225.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 3368.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 1337.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 485.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 76.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 5.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 0.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 0.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 6638 vertical wires in 1 frboxes and 10791 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1989 vertical wires in 1 frboxes and 3046 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 164.15 (MB), peak = 166.13 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 164.15 (MB), peak = 166.13 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 172.09 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 187.99 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 188.25 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:02, memory = 189.93 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:03, memory = 190.25 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:04, memory = 193.85 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:04, memory = 200.68 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:06, memory = 198.61 (MB).
    Completing 90% with 114 violations.
    elapsed time = 00:00:07, memory = 200.16 (MB).
    Completing 100% with 155 violations.
    elapsed time = 00:00:08, memory = 202.48 (MB).
[INFO DRT-0199]   Number of violations = 538.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:08, memory = 730.47 (MB), peak = 730.47 (MB)
Total wire length = 19317 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 5811 um.
Total wire length on LAYER metal3 = 7173 um.
Total wire length on LAYER metal4 = 3199 um.
Total wire length on LAYER metal5 = 2392 um.
Total wire length on LAYER metal6 = 685 um.
Total wire length on LAYER metal7 = 54 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 17708.
Up-via summary (total 17708):.

----------------
 active        0
 metal1     8741
 metal2     6780
 metal3     1450
 metal4      605
 metal5      122
 metal6       10
 metal7        0
 metal8        0
 metal9        0
----------------
           17708


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 538 violations.
    elapsed time = 00:00:00, memory = 730.47 (MB).
    Completing 20% with 538 violations.
    elapsed time = 00:00:01, memory = 731.76 (MB).
    Completing 30% with 538 violations.
    elapsed time = 00:00:01, memory = 731.76 (MB).
    Completing 40% with 418 violations.
    elapsed time = 00:00:02, memory = 731.76 (MB).
    Completing 50% with 418 violations.
    elapsed time = 00:00:02, memory = 731.76 (MB).
    Completing 60% with 319 violations.
    elapsed time = 00:00:03, memory = 732.53 (MB).
    Completing 70% with 319 violations.
    elapsed time = 00:00:04, memory = 732.53 (MB).
    Completing 80% with 319 violations.
    elapsed time = 00:00:05, memory = 732.53 (MB).
    Completing 90% with 206 violations.
    elapsed time = 00:00:07, memory = 732.53 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:08, memory = 732.53 (MB).
[INFO DRT-0199]   Number of violations = 45.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:08, memory = 732.53 (MB), peak = 732.53 (MB)
Total wire length = 19056 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 5768 um.
Total wire length on LAYER metal3 = 7245 um.
Total wire length on LAYER metal4 = 3083 um.
Total wire length on LAYER metal5 = 2245 um.
Total wire length on LAYER metal6 = 672 um.
Total wire length on LAYER metal7 = 42 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 17444.
Up-via summary (total 17444):.

----------------
 active        0
 metal1     8735
 metal2     6702
 metal3     1359
 metal4      529
 metal5      115
 metal6        4
 metal7        0
 metal8        0
 metal9        0
----------------
           17444


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 732.53 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 732.53 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 732.53 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:02, memory = 736.14 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:02, memory = 736.14 (MB).
    Completing 60% with 40 violations.
    elapsed time = 00:00:05, memory = 736.14 (MB).
    Completing 70% with 40 violations.
    elapsed time = 00:00:06, memory = 736.14 (MB).
    Completing 80% with 40 violations.
    elapsed time = 00:00:07, memory = 736.14 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:07, memory = 736.14 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:08, memory = 736.14 (MB).
[INFO DRT-0199]   Number of violations = 25.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:08, memory = 736.14 (MB), peak = 741.43 (MB)
Total wire length = 19007 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 5788 um.
Total wire length on LAYER metal3 = 7205 um.
Total wire length on LAYER metal4 = 3034 um.
Total wire length on LAYER metal5 = 2266 um.
Total wire length on LAYER metal6 = 670 um.
Total wire length on LAYER metal7 = 42 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 17428.
Up-via summary (total 17428):.

----------------
 active        0
 metal1     8735
 metal2     6702
 metal3     1338
 metal4      537
 metal5      112
 metal6        4
 metal7        0
 metal8        0
 metal9        0
----------------
           17428


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 736.14 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 736.14 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:01, memory = 736.14 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:01, memory = 736.14 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 736.14 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 736.14 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 736.14 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 736.14 (MB), peak = 741.43 (MB)
Total wire length = 19004 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 5793 um.
Total wire length on LAYER metal3 = 7233 um.
Total wire length on LAYER metal4 = 3012 um.
Total wire length on LAYER metal5 = 2252 um.
Total wire length on LAYER metal6 = 670 um.
Total wire length on LAYER metal7 = 42 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 17436.
Up-via summary (total 17436):.

----------------
 active        0
 metal1     8735
 metal2     6714
 metal3     1340
 metal4      531
 metal5      112
 metal6        4
 metal7        0
 metal8        0
 metal9        0
----------------
           17436


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 736.14 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.14 (MB), peak = 741.43 (MB)
Total wire length = 19002 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 5790 um.
Total wire length on LAYER metal3 = 7232 um.
Total wire length on LAYER metal4 = 3014 um.
Total wire length on LAYER metal5 = 2252 um.
Total wire length on LAYER metal6 = 670 um.
Total wire length on LAYER metal7 = 42 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 17435.
Up-via summary (total 17435):.

----------------
 active        0
 metal1     8735
 metal2     6715
 metal3     1338
 metal4      531
 metal5      112
 metal6        4
 metal7        0
 metal8        0
 metal9        0
----------------
           17435


[INFO DRT-0198] Complete detail routing.
Total wire length = 19002 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 5790 um.
Total wire length on LAYER metal3 = 7232 um.
Total wire length on LAYER metal4 = 3014 um.
Total wire length on LAYER metal5 = 2252 um.
Total wire length on LAYER metal6 = 670 um.
Total wire length on LAYER metal7 = 42 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 17435.
Up-via summary (total 17435):.

----------------
 active        0
 metal1     8735
 metal2     6715
 metal3     1338
 metal4      531
 metal5      112
 metal6        4
 metal7        0
 metal8        0
 metal9        0
----------------
           17435


[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:28, memory = 736.14 (MB), peak = 741.43 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 0:37.57[h:]min:sec. CPU time: user 60.88 sys 0.37 (163%). Peak memory: 759220KB.
