$date
	Sun Oct  1 21:21:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module principal $end
$var wire 1 ! clk $end
$var wire 1 " p1 $end
$var reg 1 # p $end
$scope module clk_inst $end
$var reg 1 $ clk $end
$upscope $end
$scope module pulse_inst $end
$var wire 1 " clock $end
$var reg 1 % signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
z"
x!
$end
#3
1$
#6
0$
#9
1$
#12
0$
#15
1$
#18
0$
#21
1$
#24
0$
#27
1$
#30
0$
#33
1$
#36
0$
#39
1$
#42
0$
#45
1$
#48
0$
#51
1$
#54
0$
#57
1$
#60
0$
#63
1$
#66
0$
#69
1$
#72
0$
#75
1$
#78
0$
#81
1$
#84
0$
#87
1$
#90
0$
#93
1$
#96
0$
#99
1$
#102
0$
#105
1$
#108
0$
#111
1$
#114
0$
#117
1$
#120
0$
