module P2_IMM_IDEX(
	input wire clock,
	input wire reset,
	input wire [31:0] imm,
	output reg [31:0] imm_out

);

	always @(posedge clock) begin
		if (reset == 1'b1) begin
			imm_out <= 0;
		end else begin
			imm_out <= imm;
		end
	end

endmodule