
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.083709                       # Number of seconds simulated
sim_ticks                                 83708720000                       # Number of ticks simulated
final_tick                               712602649000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  10007                       # Simulator instruction rate (inst/s)
host_op_rate                                    17144                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                8376631                       # Simulator tick rate (ticks/s)
host_mem_usage                                2351560                       # Number of bytes of host memory used
host_seconds                                  9993.12                       # Real time elapsed on the host
sim_insts                                   100000009                       # Number of instructions simulated
sim_ops                                     171319828                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        12352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      5095232                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data                64                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5107776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        12352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           12480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2179328                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2179328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst          193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        79613                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79809                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34052                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34052                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       147559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     60868593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                 1529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                  765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                61018446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       147559                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            1529                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             149088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26034659                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26034659                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26034659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       147559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     60868593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                1529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                 765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               87053105                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 83708711                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         25831428                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25831428                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1249032                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      19233068                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         18520167                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     12699091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              145390038                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            25831428                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     18520167                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              44416829                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         9170560                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       18508066                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12059039                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        268382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83528495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.972543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.450231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39265124     47.01%     47.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1761319      2.11%     49.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         11610037     13.90%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2193069      2.63%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           463828      0.56%     66.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1973134      2.36%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1607478      1.92%     70.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1870416      2.24%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         22784090     27.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83528495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.308587                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.736857                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         17402482                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      14822574                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          39724655                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3674267                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7904509                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      243383705                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        7904509                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         21535219                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3798178                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          39191672                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      11098910                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      238474373                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         84850                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5368255                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       2680398                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents       316938                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    288280213                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     595437197                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    595434373                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2824                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     208218321                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         80061775                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          22646423                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     31447032                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     16624065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     12743898                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10585496                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          228574317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         209959530                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       307548                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     56469359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     78287380                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     83528495                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.513628                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.991482                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     19597757     23.46%     23.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     10062345     12.05%     35.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12021974     14.39%     49.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     16375445     19.60%     69.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9413122     11.27%     80.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      9496497     11.37%     92.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      4519711      5.41%     97.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1859489      2.23%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182155      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83528495                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1037807     82.84%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         203034     16.21%     99.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11982      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        63721      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     167067685     79.57%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           19      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     28410650     13.53%     93.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14417455      6.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      209959530                       # Type of FU issued
system.switch_cpus.iq.rate                   2.508216                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1252823                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005967                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    505007813                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    285045754                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    205979801                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          113                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          843                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           38                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      211148577                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              55                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1641157                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      8074170                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        18087                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3060                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3954664                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        19989                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7904509                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          483201                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         45841                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    228574317                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       217511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      31447032                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     16624065                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          26949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           125                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3060                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       829302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       467284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1296586                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     207357690                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      27794613                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2601840                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             41945416                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20117309                       # Number of branches executed
system.switch_cpus.iew.exec_stores           14150803                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.477134                       # Inst execution rate
system.switch_cpus.iew.wb_sent              206424548                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             205979839                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         159108440                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         253963171                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.460674                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.626502                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     57254634                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      1249032                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     75623986                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.265416                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.536078                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     24474828     32.36%     32.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     15564999     20.58%     52.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      7852696     10.38%     63.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     10796818     14.28%     77.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4233169      5.60%     83.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1640868      2.17%     85.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1582964      2.09%     87.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2796976      3.70%     91.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      6680668      8.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     75623986                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps      171319821                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               36042248                       # Number of memory references committed
system.switch_cpus.commit.loads              23372847                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17736778                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         171277709                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       6680668                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            297517773                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           465073576                       # The number of ROB writes
system.switch_cpus.timesIdled                    8153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  180216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps             171319821                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.837087                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.837087                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.194619                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.194619                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        409717886                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       251322370                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                48                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               70                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        85305625                       # number of misc regfile reads
system.l2.replacements                          46903                       # number of replacements
system.l2.tagsinuse                      30425.288635                       # Cycle average of tags in use
system.l2.total_refs                           914925                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79664                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.484799                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   661948901000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         11953.831047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      27.733008                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data   18443.195325                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.373371                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.155884                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.364802                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.562842                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000011                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000005                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.928506                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       684426                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  684426                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           255814                       # number of Writeback hits
system.l2.Writeback_hits::total                255814                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       153996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                153996                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        838422                       # number of demand (read+write) hits
system.l2.demand_hits::total                   838422                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       838422                       # number of overall hits
system.l2.overall_hits::total                  838422                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        54160                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 54356                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        25453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25453                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        79613                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79809                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          193                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        79613                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  1                       # number of overall misses
system.l2.overall_misses::total                 79809                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     10174000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2836669000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2846843000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1325789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1325789000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     10174000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4162458000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4172632000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     10174000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4162458000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4172632000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       738586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              738782                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       255814                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            255814                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       179449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            179449                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          193                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       918035                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               918231                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          193                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       918035                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              918231                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.073329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073575                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.141840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.141840                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.086721                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086916                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.086721                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086916                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52715.025907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52375.720089                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52374.034145                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52087.730326                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52087.730326                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52715.025907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52283.647143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52282.725006                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52715.025907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52283.647143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52282.725006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34052                       # number of writebacks
system.l2.writebacks::total                     34052                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        54160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            54353                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        25453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25453                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        79613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79806                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        79613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79806                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      7857500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2186108500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2193966000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1020120500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1020120500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      7857500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   3206229000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3214086500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      7857500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   3206229000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3214086500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.073329                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073571                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.141840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.141840                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.086721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.086721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086913                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40712.435233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40363.894018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40365.131639                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40078.595843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40078.595843                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40712.435233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40272.681597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40273.745082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40712.435233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40272.681597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40273.745082                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  20                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  9                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 91.311633                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12058785                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    195                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               61839.923077                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    89.311633                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       2.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.174437                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.003906                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.178343                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12058779                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            6                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12058785                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12058779                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             6                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12058785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12058779                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            6                       # number of overall hits
system.cpu.icache.overall_hits::total        12058785                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           262                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          260                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           262                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     13355500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13355500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     13355500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13355500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     13355500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13355500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12059039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12059047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12059039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            8                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12059047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12059039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            8                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12059047                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.250000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.250000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 51367.307692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50975.190840                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 51367.307692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50975.190840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 51367.307692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50975.190840                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           67                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          193                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          193                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          193                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          193                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          193                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     10562500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10562500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     10562500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10562500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     10562500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10562500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54727.979275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54727.979275                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54727.979275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54727.979275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54727.979275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54727.979275                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 917012                       # number of replacements
system.cpu.dcache.tagsinuse               1022.180954                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 37662198                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 918036                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  41.024751                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           629437575000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1022.179987                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.000966                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.998223                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998224                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     25172248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25172248                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12489949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12489950                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     37662197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37662198                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     37662197                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::total        37662198                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       961485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        961486                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       179451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179451                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1140936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1140937                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1140936                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total       1140937                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  19198950500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19198950500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3765285987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3765285987                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  22964236487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22964236487                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  22964236487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22964236487                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     26133733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26133734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12669400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12669401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     38803133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38803135                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     38803133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38803135                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.036791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036791                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014164                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.029403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.029403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029403                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 19968.018742                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19967.997974                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 20982.251350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20982.251350                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 20127.541323                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20127.523682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 20127.541323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20127.523682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       120391                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13495                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.921156                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       255814                       # number of writebacks
system.cpu.dcache.writebacks::total            255814                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       222899                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       222899                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       222901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       222901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       222901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       222901                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       738586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       738586                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       179449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       179449                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       918035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       918035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       918035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       918035                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11219286500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11219286500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   3226874987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3226874987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  14446161487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14446161487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  14446161487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14446161487                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.028262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.014164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.023659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.023659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023659                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15190.223616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15190.223616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 17982.128555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17982.128555                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15735.959399                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15735.959399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15735.959399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15735.959399                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
