

================================================================
== Vivado HLS Report for 'dummy_proc_fe_1'
================================================================
* Date:           Wed Jan 13 22:02:41 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257| 2.570 us | 2.570 us |  257|  257|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         2|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %config_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str145, i32 0, i32 0, [1 x i8]* @p_str146, [1 x i8]* @p_str148, [1 x i8]* @p_str149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str150, [1 x i8]* @p_str151)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str113, [1 x i8]* @p_str114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str116)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%direction_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %direction)" [fft_top.cpp:141]   --->   Operation 6 'read' 'direction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %config_data_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:267->fft_top.cpp:147]   --->   Operation 7 'read' 'p_Val2_s' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 -85, i1 %direction_read)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:301->fft_top.cpp:148]   --->   Operation 8 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSet.i16.i16.i9.i32.i32(i16 %p_Val2_s, i9 %tmp, i32 0, i32 8)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:301->fft_top.cpp:148]   --->   Operation 9 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_data_V, i16 %p_Result_s)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:301->fft_top.cpp:148]   --->   Operation 10 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %0" [fft_top.cpp:149]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i, %1 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln149 = icmp eq i8 %i_0, -128" [fft_top.cpp:149]   --->   Operation 13 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [fft_top.cpp:149]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %2, label %1" [fft_top.cpp:149]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %i_0 to i64" [fft_top.cpp:150]   --->   Operation 17 'zext' 'zext_ln150' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [128 x i64]* %in_r, i64 0, i64 %zext_ln150" [fft_top.cpp:150]   --->   Operation 18 'getelementptr' 'in_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%in_load = load i64* %in_addr, align 8" [fft_top.cpp:150]   --->   Operation 19 'load' 'in_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [fft_top.cpp:151]   --->   Operation 20 'ret' <Predicate = (icmp_ln149)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%in_load = load i64* %in_addr, align 8" [fft_top.cpp:150]   --->   Operation 21 'load' 'in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 22 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_r, i64 %in_load)" [fft_top.cpp:150]   --->   Operation 22 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %0" [fft_top.cpp:149]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'config_data_V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:267->fft_top.cpp:147) [8]  (3.63 ns)
	fifo write on port 'config_data_V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:301->fft_top.cpp:148) [11]  (3.63 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fft_top.cpp:149) [14]  (0 ns)
	'getelementptr' operation ('in_addr', fft_top.cpp:150) [21]  (0 ns)
	'load' operation ('in_load', fft_top.cpp:150) on array 'in_r' [22]  (3.25 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	'load' operation ('in_load', fft_top.cpp:150) on array 'in_r' [22]  (3.25 ns)
	fifo write on port 'out_r' (fft_top.cpp:150) [23]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
