# VHDL-Vivado_Project
 Two questions: Q1-(circuit that can generate a clock signal whose time period is a multiple of the input clock); Q2-(Four inputs are applied a circuit that converts these into an excess-3 form. 7-seg LED displays original BCD value)
