{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 04 14:52:08 2010 " "Info: Processing started: Wed Aug 04 14:52:08 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off InitializeSynclcok -c InitializeSynclcok --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InitializeSynclcok -c InitializeSynclcok --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "TenMHzExt " "Info: Assuming node \"TenMHzExt\" is an undefined clock" {  } { { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TenMHzExt" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "TenMHzExt register B\[11\] register B\[10\] 213.22 MHz 4.69 ns Internal " "Info: Clock \"TenMHzExt\" has Internal fmax of 213.22 MHz between source register \"B\[11\]\" and destination register \"B\[10\]\" (period= 4.69 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.476 ns + Longest register register " "Info: + Longest register to register delay is 4.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns B\[11\] 1 REG LCFF_X31_Y31_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y31_N23; Fanout = 3; REG Node = 'B\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.398 ns) 1.124 ns LessThan8~526 2 COMB LCCOMB_X30_Y31_N16 1 " "Info: 2: + IC(0.726 ns) + CELL(0.398 ns) = 1.124 ns; Loc. = LCCOMB_X30_Y31_N16; Fanout = 1; COMB Node = 'LessThan8~526'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { B[11] LessThan8~526 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.275 ns) 2.089 ns LessThan8~530 3 COMB LCCOMB_X32_Y30_N28 1 " "Info: 3: + IC(0.690 ns) + CELL(0.275 ns) = 2.089 ns; Loc. = LCCOMB_X32_Y30_N28; Fanout = 1; COMB Node = 'LessThan8~530'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { LessThan8~526 LessThan8~530 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.494 ns LessThan8~531 4 COMB LCCOMB_X32_Y30_N30 3 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 2.494 ns; Loc. = LCCOMB_X32_Y30_N30; Fanout = 3; COMB Node = 'LessThan8~531'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { LessThan8~530 LessThan8~531 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 2.906 ns LessThan16~287 5 COMB LCCOMB_X32_Y30_N2 1 " "Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 2.906 ns; Loc. = LCCOMB_X32_Y30_N2; Fanout = 1; COMB Node = 'LessThan16~287'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { LessThan8~531 LessThan16~287 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 3.301 ns LessThan16~290 6 COMB LCCOMB_X32_Y30_N0 33 " "Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 3.301 ns; Loc. = LCCOMB_X32_Y30_N0; Fanout = 33; COMB Node = 'LessThan16~290'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { LessThan16~287 LessThan16~290 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.510 ns) 4.476 ns B\[10\] 7 REG LCFF_X31_Y31_N21 3 " "Info: 7: + IC(0.665 ns) + CELL(0.510 ns) = 4.476 ns; Loc. = LCFF_X31_Y31_N21; Fanout = 3; REG Node = 'B\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { LessThan16~290 B[10] } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 36.48 % ) " "Info: Total cell delay = 1.633 ns ( 36.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.843 ns ( 63.52 % ) " "Info: Total interconnect delay = 2.843 ns ( 63.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { B[11] LessThan8~526 LessThan8~530 LessThan8~531 LessThan16~287 LessThan16~290 B[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.476 ns" { B[11] LessThan8~526 LessThan8~530 LessThan8~531 LessThan16~287 LessThan16~290 B[10] } { 0.000ns 0.726ns 0.690ns 0.255ns 0.262ns 0.245ns 0.665ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TenMHzExt destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"TenMHzExt\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns TenMHzExt 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'TenMHzExt'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TenMHzExt } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns TenMHzExt~clkctrl 2 COMB CLKCTRL_G7 48 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 48; COMB Node = 'TenMHzExt~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { TenMHzExt TenMHzExt~clkctrl } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.686 ns B\[10\] 3 REG LCFF_X31_Y31_N21 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X31_Y31_N21; Fanout = 3; REG Node = 'B\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { TenMHzExt~clkctrl B[10] } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { TenMHzExt TenMHzExt~clkctrl B[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl B[10] } { 0.000ns 0.000ns 0.113ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TenMHzExt source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"TenMHzExt\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns TenMHzExt 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'TenMHzExt'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TenMHzExt } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns TenMHzExt~clkctrl 2 COMB CLKCTRL_G7 48 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 48; COMB Node = 'TenMHzExt~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { TenMHzExt TenMHzExt~clkctrl } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.686 ns B\[11\] 3 REG LCFF_X31_Y31_N23 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X31_Y31_N23; Fanout = 3; REG Node = 'B\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { TenMHzExt~clkctrl B[11] } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { TenMHzExt TenMHzExt~clkctrl B[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl B[11] } { 0.000ns 0.000ns 0.113ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { TenMHzExt TenMHzExt~clkctrl B[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl B[10] } { 0.000ns 0.000ns 0.113ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { TenMHzExt TenMHzExt~clkctrl B[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl B[11] } { 0.000ns 0.000ns 0.113ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { B[11] LessThan8~526 LessThan8~530 LessThan8~531 LessThan16~287 LessThan16~290 B[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.476 ns" { B[11] LessThan8~526 LessThan8~530 LessThan8~531 LessThan16~287 LessThan16~290 B[10] } { 0.000ns 0.726ns 0.690ns 0.255ns 0.262ns 0.245ns 0.665ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.150ns 0.150ns 0.510ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { TenMHzExt TenMHzExt~clkctrl B[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl B[10] } { 0.000ns 0.000ns 0.113ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { TenMHzExt TenMHzExt~clkctrl B[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl B[11] } { 0.000ns 0.000ns 0.113ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "init_key_flag~reg0 key_0_init TenMHzExt 3.986 ns register " "Info: tsu for register \"init_key_flag~reg0\" (data pin = \"key_0_init\", clock pin = \"TenMHzExt\") is 3.986 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.703 ns + Longest pin register " "Info: + Longest pin to register delay is 6.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_0_init 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'key_0_init'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_0_init } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.607 ns) + CELL(0.150 ns) 6.619 ns init_key_flag~30 2 COMB LCCOMB_X30_Y30_N0 1 " "Info: 2: + IC(5.607 ns) + CELL(0.150 ns) = 6.619 ns; Loc. = LCCOMB_X30_Y30_N0; Fanout = 1; COMB Node = 'init_key_flag~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { key_0_init init_key_flag~30 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.703 ns init_key_flag~reg0 3 REG LCFF_X30_Y30_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.703 ns; Loc. = LCFF_X30_Y30_N1; Fanout = 4; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 16.35 % ) " "Info: Total cell delay = 1.096 ns ( 16.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.607 ns ( 83.65 % ) " "Info: Total interconnect delay = 5.607 ns ( 83.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.703 ns" { key_0_init init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.703 ns" { key_0_init key_0_init~combout init_key_flag~30 init_key_flag~reg0 } { 0.000ns 0.000ns 5.607ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TenMHzExt destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"TenMHzExt\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns TenMHzExt 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'TenMHzExt'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TenMHzExt } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns TenMHzExt~clkctrl 2 COMB CLKCTRL_G7 48 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 48; COMB Node = 'TenMHzExt~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { TenMHzExt TenMHzExt~clkctrl } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.681 ns init_key_flag~reg0 3 REG LCFF_X30_Y30_N1 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X30_Y30_N1; Fanout = 4; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { TenMHzExt~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { TenMHzExt TenMHzExt~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.703 ns" { key_0_init init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.703 ns" { key_0_init key_0_init~combout init_key_flag~30 init_key_flag~reg0 } { 0.000ns 0.000ns 5.607ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { TenMHzExt TenMHzExt~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "TenMHzExt init_end_flag init_end_flag~reg0 10.272 ns register " "Info: tco from clock \"TenMHzExt\" to destination pin \"init_end_flag\" through register \"init_end_flag~reg0\" is 10.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TenMHzExt source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"TenMHzExt\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns TenMHzExt 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'TenMHzExt'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TenMHzExt } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns TenMHzExt~clkctrl 2 COMB CLKCTRL_G7 48 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 48; COMB Node = 'TenMHzExt~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { TenMHzExt TenMHzExt~clkctrl } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.681 ns init_end_flag~reg0 3 REG LCFF_X32_Y30_N1 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X32_Y30_N1; Fanout = 2; REG Node = 'init_end_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { TenMHzExt~clkctrl init_end_flag~reg0 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { TenMHzExt TenMHzExt~clkctrl init_end_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl init_end_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.341 ns + Longest register pin " "Info: + Longest register to pin delay is 7.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns init_end_flag~reg0 1 REG LCFF_X32_Y30_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y30_N1; Fanout = 2; REG Node = 'init_end_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_end_flag~reg0 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.583 ns) + CELL(2.758 ns) 7.341 ns init_end_flag 2 PIN PIN_Y18 0 " "Info: 2: + IC(4.583 ns) + CELL(2.758 ns) = 7.341 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'init_end_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.341 ns" { init_end_flag~reg0 init_end_flag } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 37.57 % ) " "Info: Total cell delay = 2.758 ns ( 37.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.583 ns ( 62.43 % ) " "Info: Total interconnect delay = 4.583 ns ( 62.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.341 ns" { init_end_flag~reg0 init_end_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.341 ns" { init_end_flag~reg0 init_end_flag } { 0.000ns 4.583ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { TenMHzExt TenMHzExt~clkctrl init_end_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl init_end_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.341 ns" { init_end_flag~reg0 init_end_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.341 ns" { init_end_flag~reg0 init_end_flag } { 0.000ns 4.583ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "init_key_flag~reg0 key_0_init TenMHzExt -3.756 ns register " "Info: th for register \"init_key_flag~reg0\" (data pin = \"key_0_init\", clock pin = \"TenMHzExt\") is -3.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TenMHzExt destination 2.681 ns + Longest register " "Info: + Longest clock path from clock \"TenMHzExt\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns TenMHzExt 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'TenMHzExt'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { TenMHzExt } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns TenMHzExt~clkctrl 2 COMB CLKCTRL_G7 48 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 48; COMB Node = 'TenMHzExt~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { TenMHzExt TenMHzExt~clkctrl } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.681 ns init_key_flag~reg0 3 REG LCFF_X30_Y30_N1 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X30_Y30_N1; Fanout = 4; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { TenMHzExt~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { TenMHzExt TenMHzExt~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.703 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key_0_init 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'key_0_init'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_0_init } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.607 ns) + CELL(0.150 ns) 6.619 ns init_key_flag~30 2 COMB LCCOMB_X30_Y30_N0 1 " "Info: 2: + IC(5.607 ns) + CELL(0.150 ns) = 6.619 ns; Loc. = LCCOMB_X30_Y30_N0; Fanout = 1; COMB Node = 'init_key_flag~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { key_0_init init_key_flag~30 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.703 ns init_key_flag~reg0 3 REG LCFF_X30_Y30_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.703 ns; Loc. = LCFF_X30_Y30_N1; Fanout = 4; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "InitializeSynclcok.v" "" { Text "C:/altera/71/quartus/InitializeSynclcok/InitializeSynclcok.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 16.35 % ) " "Info: Total cell delay = 1.096 ns ( 16.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.607 ns ( 83.65 % ) " "Info: Total interconnect delay = 5.607 ns ( 83.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.703 ns" { key_0_init init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.703 ns" { key_0_init key_0_init~combout init_key_flag~30 init_key_flag~reg0 } { 0.000ns 0.000ns 5.607ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { TenMHzExt TenMHzExt~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { TenMHzExt TenMHzExt~combout TenMHzExt~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.703 ns" { key_0_init init_key_flag~30 init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.703 ns" { key_0_init key_0_init~combout init_key_flag~30 init_key_flag~reg0 } { 0.000ns 0.000ns 5.607ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "116 " "Info: Allocated 116 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 04 14:52:09 2010 " "Info: Processing ended: Wed Aug 04 14:52:09 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
