// Seed: 805892655
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri  id_2
    , id_4
);
  wire id_5;
endmodule
module module_1 (
    input  wor   id_0
    , id_4,
    output uwire id_1,
    output wire  id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    input tri id_7,
    input supply0 id_8,
    output wire id_9,
    output logic id_10
);
  always @(posedge id_7) begin : LABEL_0
    id_10 = new;
    if (1) assume (1);
  end
  xnor primCall (id_10, id_4, id_8, id_6, id_3);
  module_0 modCall_1 (
      id_9,
      id_7,
      id_1
  );
endmodule
