<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>top.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 1-23-2018" design="top" device="XC2C64A" eqnType="1" pkg="VQ44" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time="  7:04AM" version="1.0"/><inputs id="clk" userloc="P40"/><inputs id="flagd" userloc="P16"/><pin id="FB1_MC1_PIN38" iostd="LVCMOS18" pinnum="38" signal="faddr7_SPECSIG" use="O"/><pin id="FB1_MC2_PIN37" iostd="LVCMOS18" pinnum="37" signal="faddr6_SPECSIG" use="O"/><pin id="FB1_MC3_PIN36" pinnum="36"/><pin id="FB1_MC9_PIN34" iostd="LVCMOS18" pinnum="34" signal="sloe" use="O"/><pin id="FB1_MC10_PIN33" pinnum="33"/><pin id="FB1_MC11_PIN32" pinnum="32"/><pin id="FB1_MC12_PIN31" pinnum="31"/><pin id="FB1_MC13_PIN30" iostd="LVCMOS18" pinnum="30" signal="slwr" use="O"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" iostd="LVCMOS18" iostyle="KPR" pinnum="40" signal="clk" use="I"/><pin id="FB2_MC5_PIN41" pinnum="41"/><pin id="FB2_MC6_PIN42" iostd="LVCMOS18" pinnum="42" signal="pktend" use="O"/><pin id="FB2_MC7_PIN43" pinnum="43"/><pin id="FB2_MC8_PIN44" pinnum="44"/><pin id="FB2_MC10_PIN1" iostd="LVCMOS18" pinnum="1" signal="fdata0_SPECSIG" use="O"/><pin id="FB2_MC12_PIN2" iostd="LVCMOS18" pinnum="2" signal="fdata1_SPECSIG" use="O"/><pin id="FB2_MC13_PIN3" iostd="LVCMOS18" pinnum="3" signal="fdata2_SPECSIG" use="O"/><pin id="FB3_MC1_PIN29" iostd="LVCMOS18" pinnum="29" signal="slrd" use="O"/><pin id="FB3_MC2_PIN28" pinnum="28"/><pin id="FB3_MC3_PIN27" pinnum="27"/><pin id="FB3_MC6_PIN23" pinnum="23"/><pin id="FB3_MC10_PIN22" pinnum="22"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN20" pinnum="20"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN18" pinnum="18"/><pin id="FB4_MC1_PIN5" iostd="LVCMOS18" pinnum="5" signal="fdata3_SPECSIG" use="O"/><pin id="FB4_MC2_PIN6" iostd="LVCMOS18" pinnum="6" signal="fdata4_SPECSIG" use="O"/><pin id="FB4_MC7_PIN8" iostd="LVCMOS18" pinnum="8" signal="fdata5_SPECSIG" use="O"/><pin id="FB4_MC11_PIN12" iostd="LVCMOS18" pinnum="12" signal="fdata6_SPECSIG" use="O"/><pin id="FB4_MC13_PIN13" iostd="LVCMOS18" pinnum="13" signal="fdata7_SPECSIG" use="O"/><pin id="FB4_MC14_PIN14" pinnum="14"/><pin id="FB4_MC15_PIN16" iostd="LVCMOS18" iostyle="KPR" pinnum="16" signal="flagd" use="I"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-1.8"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-1.8"/><fblock id="FB1" pinUse="4"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="0" signal="faddr7_SPECSIG"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="0" signal="faddr6_SPECSIG"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN34" sigUse="0" signal="sloe"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN33"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN32"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN31"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN30" sigUse="4" signal="slwr"><eq_pterm ptindx="FB1_46"/></macrocell><macrocell id="FB1_MC14"/><macrocell id="FB1_MC15" sigUse="2" signal="U2current_state_FSM_FFd2_SPECSIG"><eq_pterm ptindx="FB1_52"/></macrocell><macrocell id="FB1_MC16" sigUse="4" signal="U2current_state_FSM_FFd1_SPECSIG"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></macrocell><fbinput id="FB1_I1" signal="U2current_state_FSM_FFd1_SPECSIG"/><fbinput id="FB1_I2" signal="U2current_state_FSM_FFd2_SPECSIG"/><fbinput id="FB1_I3" signal="clk"/><fbinput id="FB1_I4" signal="flagd"/><PAL><pterm id="FB1_0"><signal id="flagd"/><signal id="U2current_state_FSM_FFd2_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="U2current_state_FSM_FFd1_SPECSIG"/><signal id="U2current_state_FSM_FFd2_SPECSIG"/></pterm><pterm id="FB1_4"><signal id="clk"/></pterm><pterm id="FB1_46"><signal id="flagd"/><signal id="U2current_state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2current_state_FSM_FFd2_SPECSIG"/></pterm><pterm id="FB1_52"><signal id="U2current_state_FSM_FFd1_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB1_bct4" use="CTC"><eq_pterm ptindx="FB1_4"/></bct><equation id="faddr7_SPECSIG" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="faddr6_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="sloe" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="slwr" negated="ON" regUse="DFFS_SPECSIG"><d1><eq_pterm ptindx="FB1_46"/></d1><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="VCC"/></equation><equation id="U2current_state_FSM_FFd2_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB1_52"/></d1><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="U2current_state_FSM_FFd1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="5"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN41"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN42" sigUse="0" signal="pktend"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN43"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN44"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1" sigUse="0" signal="fdata0_SPECSIG"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN2" sigUse="0" signal="fdata1_SPECSIG"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN3" sigUse="0" signal="fdata2_SPECSIG"/><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><PAL/><equation id="pktend" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="fdata0_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="fdata1_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="fdata2_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB3" pinUse="1"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN29" sigUse="0" signal="slrd"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN28"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN27"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN23"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN22"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN20"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN18"/><macrocell id="FB3_MC16"/><PAL/><equation id="slrd" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB4" pinUse="6"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN5" sigUse="0" signal="fdata3_SPECSIG"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN6" sigUse="0" signal="fdata4_SPECSIG"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN8" sigUse="0" signal="fdata5_SPECSIG"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN12" sigUse="0" signal="fdata6_SPECSIG"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN13" sigUse="0" signal="fdata7_SPECSIG"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN14"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN16"/><macrocell id="FB4_MC16"/><PAL/><equation id="fdata3_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="fdata4_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="fdata5_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="fdata6_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="fdata7_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'top.ise'.</warning><warning>Cpld:936 - The output buffer 'faddr&lt;1&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'faddr&lt;0&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'clk_sample'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'sample_data'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-7-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="faddr7_SPECSIG" value="faddr&lt;7&gt;"/><specSig signal="faddr6_SPECSIG" value="faddr&lt;6&gt;"/><specSig signal="fdata0_SPECSIG" value="fdata&lt;0&gt;"/><specSig signal="fdata1_SPECSIG" value="fdata&lt;1&gt;"/><specSig signal="fdata2_SPECSIG" value="fdata&lt;2&gt;"/><specSig signal="fdata3_SPECSIG" value="fdata&lt;3&gt;"/><specSig signal="fdata4_SPECSIG" value="fdata&lt;4&gt;"/><specSig signal="fdata5_SPECSIG" value="fdata&lt;5&gt;"/><specSig signal="fdata6_SPECSIG" value="fdata&lt;6&gt;"/><specSig signal="fdata7_SPECSIG" value="fdata&lt;7&gt;"/><specSig signal="U2current_state_FSM_FFd2_SPECSIG" value="U2/current_state_FSM_FFd2"/><specSig signal="U2current_state_FSM_FFd1_SPECSIG" value="U2/current_state_FSM_FFd1"/><specSig signal="DFFS_SPECSIG" value="DFF/S"/></document>
