                                                | Core 0    
  Instructions                                  |  249999895
  Cycles                                        |  145896744
  IPC                                           |      1.714
  Time (ns)                                     |   54848400
  Idle time (ns)                                |        -74
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |       6132
  Read to Write Transition Count at an Eviction |      46072
  Read Intense Block Counter                    |          2
  Write Intense Block Counter                   |          9
  Deadblock Counter                             |       7106
  Valid Blocks Evicted                          |    1166920
  Read Intense Blocks M                         |       1013
  Write Intense Blocks M                        |       5260
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |       8915
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |      53772
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |     192844
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |    1029985
  STTRAM Read After Migration                   |       9809
  STTRAM Write Before Migration                 |    1051465
  STTRAM Write After Migration                  |      10769
  living SRAM Blocks Evicted                    |      12989
  dead SRAM Blocks Evicted                      |     383388
  single Migration Count                        |       6273
  double Migration Count                        |          1
  no Migration Count                            |     598349
  g STTr Write                                  |     935101
  g STTr Reads                                  |     922225
  g Sram Write                                  |     527208
  g Sram Reads                                  |      25521
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |     306925
  e SRAM                                        |          1
  f SRAM                                        |       2932
  g SRAM                                        |       6388
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |     129814
  e STTR                                        |          1
  f STTR                                        |       2848
  g STTR                                        |        425
  force Migration SramToSTTram                  |      27603
  force Migration STTramToSram                  |       9141
Branch predictor stats                          |           
  num correct                                   |     314826
  num incorrect                                 |         20
  misprediction rate                            |      0.01%
  mpki                                          |       0.00
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   25181335
    num misses                                  |          4
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |  135634811
    num misses                                  |    6111310
    miss rate                                   |      4.51%
    mpki                                        |      24.45
  L2 TLB                                        |           
    num accesses                                |    6111314
    num misses                                  |    4951543
    miss rate                                   |     81.02%
    mpki                                        |      19.81
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   25181335
    num cache misses                            |      36338
    miss rate                                   |      0.14%
    mpki                                        |       0.15
  Cache L1-D                                    |           
    num cache accesses                          |  135634811
    num cache misses                            |    1939878
    miss rate                                   |      1.43%
    mpki                                        |       7.76
  Cache L2                                      |           
    num cache accesses                          |    1976256
    num cache misses                            |    1322119
    miss rate                                   |     66.90%
    mpki                                        |       5.29
  Cache L3                                      |           
    num cache accesses                          |    1322159
    num cache misses                            |     736733
    miss rate                                   |     55.72%
    mpki                                        |       2.95
DRAM summary                                    |           
  num dram accesses                             |     924571
  average dram access latency (ns)              |     168.84
  average dram queueing delay                   |     115.41
  average dram bandwidth utilization            |     14.00%
Coherency Traffic                               |           
  num loads from dram                           |     532565
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
