# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe RegisterFile-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module RegisterFile +define+TOP_TYPE=VRegisterFile -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VRegisterFile -include VRegisterFile.h -fPIC -shared -I'/home/tbl/.sdkman/candidates/java/11.0.21-tem/include' -I'/home/tbl/.sdkman/candidates/java/11.0.21-tem/include/linux' -fvisibility=hidden -Mdir /home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden --trace RegisterFile.sv"
T     54274   787478  1701435666   976567427  1701435666   976567427 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile.cpp"
T      6163   787439  1701435666   972567483  1701435666   972567483 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile.h"
T      2178   787543  1701435666   976567427  1701435666   976567427 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile.mk"
T       601   787434  1701435666   972567483  1701435666   972567483 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile__Syms.cpp"
T      1004   787435  1701435666   972567483  1701435666   972567483 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile__Syms.h"
T      4563   787438  1701435666   972567483  1701435666   972567483 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile__Trace.cpp"
T      9380   787436  1701435666   972567483  1701435666   972567483 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile__Trace__Slow.cpp"
T      1201   787589  1701435666   976567427  1701435666   976567427 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile__ver.d"
T         0        0  1701435666   976567427  1701435666   976567427 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile__verFiles.dat"
T      1352   787479  1701435666   976567427  1701435666   976567427 "/home/tbl/ca2023-lab3/test_run_dir/Register_File_of_Single_Cycle_CPU_should_x0_always_be_zero/verilated/VRegisterFile_classes.mk"
S   7484256   137464  1701354994   865731436  1581264640           0 "/usr/bin/verilator_bin"
S     40058   787587  1701435666   808569738  1701435666   808569738 "RegisterFile.sv"
