
EthercatIOBoardSW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d08  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aac  08011fa8  08011fa8  00012fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012a54  08012a54  00013a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08012a5c  08012a5c  00013a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08012a60  08012a60  00013a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000e8  24000000  08012a64  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000017bc  240000e8  08012b4c  000140e8  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  240018a4  08012b4c  000148a4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000140e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000240f2  00000000  00000000  00014116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004497  00000000  00000000  00038208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e88  00000000  00000000  0003c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017c6  00000000  00000000  0003e528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003dedc  00000000  00000000  0003fcee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002721e  00000000  00000000  0007dbca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018863a  00000000  00000000  000a4de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022d422  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008d6c  00000000  00000000  0022d468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  002361d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000e8 	.word	0x240000e8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011f90 	.word	0x08011f90

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000ec 	.word	0x240000ec
 80002dc:	08011f90 	.word	0x08011f90

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b088      	sub	sp, #32
 8000384:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000386:	f001 fc0f 	bl	8001ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800038a:	f000 f8ed 	bl	8000568 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800038e:	f000 fcab 	bl	8000ce8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000392:	f000 fc89 	bl	8000ca8 <MX_DMA_Init>
  MX_FDCAN2_Init();
 8000396:	f000 fa31 	bl	80007fc <MX_FDCAN2_Init>
  MX_SPI1_Init();
 800039a:	f000 fad3 	bl	8000944 <MX_SPI1_Init>
  MX_TIM1_Init();
 800039e:	f000 fb29 	bl	80009f4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80003a2:	f000 fb81 	bl	8000aa8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80003a6:	f000 fbd3 	bl	8000b50 <MX_TIM3_Init>
  MX_TIM4_Init();
 80003aa:	f000 fc27 	bl	8000bfc <MX_TIM4_Init>
  MX_I2C1_Init();
 80003ae:	f000 fa89 	bl	80008c4 <MX_I2C1_Init>
  MX_ADC1_Init();
 80003b2:	f000 f953 	bl	800065c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  ecat_slv_init(&config);
 80003b6:	485e      	ldr	r0, [pc, #376]	@ (8000530 <main+0x1b0>)
 80003b8:	f00c fd0a 	bl	800cdd0 <ecat_slv_init>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80003bc:	213c      	movs	r1, #60	@ 0x3c
 80003be:	485d      	ldr	r0, [pc, #372]	@ (8000534 <main+0x1b4>)
 80003c0:	f00c f944 	bl	800c64c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80003c4:	213c      	movs	r1, #60	@ 0x3c
 80003c6:	485c      	ldr	r0, [pc, #368]	@ (8000538 <main+0x1b8>)
 80003c8:	f00c f940 	bl	800c64c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80003cc:	213c      	movs	r1, #60	@ 0x3c
 80003ce:	485b      	ldr	r0, [pc, #364]	@ (800053c <main+0x1bc>)
 80003d0:	f00c f93c 	bl	800c64c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80003d4:	213c      	movs	r1, #60	@ 0x3c
 80003d6:	485a      	ldr	r0, [pc, #360]	@ (8000540 <main+0x1c0>)
 80003d8:	f00c f938 	bl	800c64c <HAL_TIM_Encoder_Start>


  // configure the IO Expanders as in/outputs
  uint8_t allOnes[]  = {0xFF, 0xFF};
 80003dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80003e0:	80bb      	strh	r3, [r7, #4]
  uint8_t allZeros[] = {0x00, 0x00};
 80003e2:	2300      	movs	r3, #0
 80003e4:	803b      	strh	r3, [r7, #0]
  for(uint8_t i = 0; i < 3; i++)
 80003e6:	2300      	movs	r3, #0
 80003e8:	73fb      	strb	r3, [r7, #15]
 80003ea:	e03e      	b.n	800046a <main+0xea>
  {
	  // can't write 4 regs at once.
	  HAL_I2C_Mem_Write(&hi2c1, inputExpanders[i], DIRECTION_REG, 1, allOnes, 2, 100);
 80003ec:	7bfb      	ldrb	r3, [r7, #15]
 80003ee:	4a55      	ldr	r2, [pc, #340]	@ (8000544 <main+0x1c4>)
 80003f0:	5cd3      	ldrb	r3, [r2, r3]
 80003f2:	4619      	mov	r1, r3
 80003f4:	2364      	movs	r3, #100	@ 0x64
 80003f6:	9302      	str	r3, [sp, #8]
 80003f8:	2302      	movs	r3, #2
 80003fa:	9301      	str	r3, [sp, #4]
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	9300      	str	r3, [sp, #0]
 8000400:	2301      	movs	r3, #1
 8000402:	2206      	movs	r2, #6
 8000404:	4850      	ldr	r0, [pc, #320]	@ (8000548 <main+0x1c8>)
 8000406:	f005 ffed 	bl	80063e4 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c1, inputExpanders[i], POLARITY_REG, 1, allZeros, 2, 100);
 800040a:	7bfb      	ldrb	r3, [r7, #15]
 800040c:	4a4d      	ldr	r2, [pc, #308]	@ (8000544 <main+0x1c4>)
 800040e:	5cd3      	ldrb	r3, [r2, r3]
 8000410:	4619      	mov	r1, r3
 8000412:	2364      	movs	r3, #100	@ 0x64
 8000414:	9302      	str	r3, [sp, #8]
 8000416:	2302      	movs	r3, #2
 8000418:	9301      	str	r3, [sp, #4]
 800041a:	463b      	mov	r3, r7
 800041c:	9300      	str	r3, [sp, #0]
 800041e:	2301      	movs	r3, #1
 8000420:	2204      	movs	r2, #4
 8000422:	4849      	ldr	r0, [pc, #292]	@ (8000548 <main+0x1c8>)
 8000424:	f005 ffde 	bl	80063e4 <HAL_I2C_Mem_Write>

	  HAL_I2C_Mem_Write(&hi2c1, outputExpanders[i], POLARITY_REG, 1, allZeros, 2, 100);
 8000428:	7bfb      	ldrb	r3, [r7, #15]
 800042a:	4a48      	ldr	r2, [pc, #288]	@ (800054c <main+0x1cc>)
 800042c:	5cd3      	ldrb	r3, [r2, r3]
 800042e:	4619      	mov	r1, r3
 8000430:	2364      	movs	r3, #100	@ 0x64
 8000432:	9302      	str	r3, [sp, #8]
 8000434:	2302      	movs	r3, #2
 8000436:	9301      	str	r3, [sp, #4]
 8000438:	463b      	mov	r3, r7
 800043a:	9300      	str	r3, [sp, #0]
 800043c:	2301      	movs	r3, #1
 800043e:	2204      	movs	r2, #4
 8000440:	4841      	ldr	r0, [pc, #260]	@ (8000548 <main+0x1c8>)
 8000442:	f005 ffcf 	bl	80063e4 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Write(&hi2c1, outputExpanders[i], DIRECTION_REG, 1, allZeros, 2, 100);
 8000446:	7bfb      	ldrb	r3, [r7, #15]
 8000448:	4a40      	ldr	r2, [pc, #256]	@ (800054c <main+0x1cc>)
 800044a:	5cd3      	ldrb	r3, [r2, r3]
 800044c:	4619      	mov	r1, r3
 800044e:	2364      	movs	r3, #100	@ 0x64
 8000450:	9302      	str	r3, [sp, #8]
 8000452:	2302      	movs	r3, #2
 8000454:	9301      	str	r3, [sp, #4]
 8000456:	463b      	mov	r3, r7
 8000458:	9300      	str	r3, [sp, #0]
 800045a:	2301      	movs	r3, #1
 800045c:	2206      	movs	r2, #6
 800045e:	483a      	ldr	r0, [pc, #232]	@ (8000548 <main+0x1c8>)
 8000460:	f005 ffc0 	bl	80063e4 <HAL_I2C_Mem_Write>
  for(uint8_t i = 0; i < 3; i++)
 8000464:	7bfb      	ldrb	r3, [r7, #15]
 8000466:	3301      	adds	r3, #1
 8000468:	73fb      	strb	r3, [r7, #15]
 800046a:	7bfb      	ldrb	r3, [r7, #15]
 800046c:	2b02      	cmp	r3, #2
 800046e:	d9bd      	bls.n	80003ec <main+0x6c>
  }


//  HAL_ADC_Start_DMA(&hadc1, adcVal, 6);
  HAL_ADC_Start_IT(&hadc1);
 8000470:	4837      	ldr	r0, [pc, #220]	@ (8000550 <main+0x1d0>)
 8000472:	f002 f84d 	bl	8002510 <HAL_ADC_Start_IT>

  uint32_t lastI2CTime = HAL_GetTick();
 8000476:	f001 fc1d 	bl	8001cb4 <HAL_GetTick>
 800047a:	60b8      	str	r0, [r7, #8]
//		serveIRQ = 0;
//		ESCvar.PrevTime = ESCvar.Time;
//		ecat_slv_poll();
//	 }

	ecat_slv();
 800047c:	f00c fc9e 	bl	800cdbc <ecat_slv>

	 if(gotNewData && (HAL_GetTick() - lastI2CTime > timeout))
 8000480:	4b34      	ldr	r3, [pc, #208]	@ (8000554 <main+0x1d4>)
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2b00      	cmp	r3, #0
 8000488:	d0f8      	beq.n	800047c <main+0xfc>
 800048a:	f001 fc13 	bl	8001cb4 <HAL_GetTick>
 800048e:	4602      	mov	r2, r0
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	1ad3      	subs	r3, r2, r3
 8000494:	22c8      	movs	r2, #200	@ 0xc8
 8000496:	4293      	cmp	r3, r2
 8000498:	d9f0      	bls.n	800047c <main+0xfc>
	 {
		 gotNewData = false;
 800049a:	4b2e      	ldr	r3, [pc, #184]	@ (8000554 <main+0x1d4>)
 800049c:	2200      	movs	r2, #0
 800049e:	701a      	strb	r2, [r3, #0]
		 lastI2CTime = HAL_GetTick();
 80004a0:	f001 fc08 	bl	8001cb4 <HAL_GetTick>
 80004a4:	60b8      	str	r0, [r7, #8]
		 for(uint8_t i = 0; i < 3; i++)
 80004a6:	2300      	movs	r3, #0
 80004a8:	71fb      	strb	r3, [r7, #7]
 80004aa:	e03d      	b.n	8000528 <main+0x1a8>
		 {
			 HAL_I2C_Mem_Read(&hi2c1, inputExpanders[i], INPUT_REG, 1, (uint8_t*)&inputData[i], 2, 100);
 80004ac:	79fb      	ldrb	r3, [r7, #7]
 80004ae:	4a25      	ldr	r2, [pc, #148]	@ (8000544 <main+0x1c4>)
 80004b0:	5cd3      	ldrb	r3, [r2, r3]
 80004b2:	4619      	mov	r1, r3
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	4a27      	ldr	r2, [pc, #156]	@ (8000558 <main+0x1d8>)
 80004ba:	4413      	add	r3, r2
 80004bc:	2264      	movs	r2, #100	@ 0x64
 80004be:	9202      	str	r2, [sp, #8]
 80004c0:	2202      	movs	r2, #2
 80004c2:	9201      	str	r2, [sp, #4]
 80004c4:	9300      	str	r3, [sp, #0]
 80004c6:	2301      	movs	r3, #1
 80004c8:	2200      	movs	r2, #0
 80004ca:	481f      	ldr	r0, [pc, #124]	@ (8000548 <main+0x1c8>)
 80004cc:	f006 f89e 	bl	800660c <HAL_I2C_Mem_Read>
			 if(newOutputData[i] != outputData[i] && isInOp)
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	4a22      	ldr	r2, [pc, #136]	@ (800055c <main+0x1dc>)
 80004d4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	4921      	ldr	r1, [pc, #132]	@ (8000560 <main+0x1e0>)
 80004dc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	d01e      	beq.n	8000522 <main+0x1a2>
 80004e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000564 <main+0x1e4>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	b2db      	uxtb	r3, r3
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d019      	beq.n	8000522 <main+0x1a2>
			 {
				 HAL_I2C_Mem_Write(&hi2c1, outputExpanders[i], OUTPUT_REG, 1, (uint8_t*)&newOutputData[i], 2, 100);
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	4a16      	ldr	r2, [pc, #88]	@ (800054c <main+0x1cc>)
 80004f2:	5cd3      	ldrb	r3, [r2, r3]
 80004f4:	4619      	mov	r1, r3
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	005b      	lsls	r3, r3, #1
 80004fa:	4a18      	ldr	r2, [pc, #96]	@ (800055c <main+0x1dc>)
 80004fc:	4413      	add	r3, r2
 80004fe:	2264      	movs	r2, #100	@ 0x64
 8000500:	9202      	str	r2, [sp, #8]
 8000502:	2202      	movs	r2, #2
 8000504:	9201      	str	r2, [sp, #4]
 8000506:	9300      	str	r3, [sp, #0]
 8000508:	2301      	movs	r3, #1
 800050a:	2202      	movs	r2, #2
 800050c:	480e      	ldr	r0, [pc, #56]	@ (8000548 <main+0x1c8>)
 800050e:	f005 ff69 	bl	80063e4 <HAL_I2C_Mem_Write>
				 outputData[i] = newOutputData[i];
 8000512:	79fa      	ldrb	r2, [r7, #7]
 8000514:	79fb      	ldrb	r3, [r7, #7]
 8000516:	4911      	ldr	r1, [pc, #68]	@ (800055c <main+0x1dc>)
 8000518:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800051c:	4a10      	ldr	r2, [pc, #64]	@ (8000560 <main+0x1e0>)
 800051e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		 for(uint8_t i = 0; i < 3; i++)
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	3301      	adds	r3, #1
 8000526:	71fb      	strb	r3, [r7, #7]
 8000528:	79fb      	ldrb	r3, [r7, #7]
 800052a:	2b02      	cmp	r3, #2
 800052c:	d9be      	bls.n	80004ac <main+0x12c>
	ecat_slv();
 800052e:	e7a5      	b.n	800047c <main+0xfc>
 8000530:	24000000 	.word	0x24000000
 8000534:	2400035c 	.word	0x2400035c
 8000538:	240003a8 	.word	0x240003a8
 800053c:	240003f4 	.word	0x240003f4
 8000540:	24000440 	.word	0x24000440
 8000544:	24000050 	.word	0x24000050
 8000548:	24000280 	.word	0x24000280
 800054c:	24000054 	.word	0x24000054
 8000550:	24000104 	.word	0x24000104
 8000554:	240004fc 	.word	0x240004fc
 8000558:	240004d8 	.word	0x240004d8
 800055c:	240004e8 	.word	0x240004e8
 8000560:	240004e0 	.word	0x240004e0
 8000564:	240004fd 	.word	0x240004fd

08000568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b09c      	sub	sp, #112	@ 0x70
 800056c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000572:	224c      	movs	r2, #76	@ 0x4c
 8000574:	2100      	movs	r1, #0
 8000576:	4618      	mov	r0, r3
 8000578:	f010 fe99 	bl	80112ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	2220      	movs	r2, #32
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f010 fe93 	bl	80112ae <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000588:	2002      	movs	r0, #2
 800058a:	f007 fb7b 	bl	8007c84 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800058e:	2300      	movs	r3, #0
 8000590:	603b      	str	r3, [r7, #0]
 8000592:	4b30      	ldr	r3, [pc, #192]	@ (8000654 <SystemClock_Config+0xec>)
 8000594:	699b      	ldr	r3, [r3, #24]
 8000596:	4a2f      	ldr	r2, [pc, #188]	@ (8000654 <SystemClock_Config+0xec>)
 8000598:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800059c:	6193      	str	r3, [r2, #24]
 800059e:	4b2d      	ldr	r3, [pc, #180]	@ (8000654 <SystemClock_Config+0xec>)
 80005a0:	699b      	ldr	r3, [r3, #24]
 80005a2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005a6:	603b      	str	r3, [r7, #0]
 80005a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000658 <SystemClock_Config+0xf0>)
 80005aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005ac:	4a2a      	ldr	r2, [pc, #168]	@ (8000658 <SystemClock_Config+0xf0>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80005b4:	4b28      	ldr	r3, [pc, #160]	@ (8000658 <SystemClock_Config+0xf0>)
 80005b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	603b      	str	r3, [r7, #0]
 80005be:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005c0:	bf00      	nop
 80005c2:	4b24      	ldr	r3, [pc, #144]	@ (8000654 <SystemClock_Config+0xec>)
 80005c4:	699b      	ldr	r3, [r3, #24]
 80005c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005ce:	d1f8      	bne.n	80005c2 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005d0:	2301      	movs	r3, #1
 80005d2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005da:	2302      	movs	r3, #2
 80005dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005de:	2302      	movs	r3, #2
 80005e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80005e2:	2305      	movs	r3, #5
 80005e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 80005e6:	23c0      	movs	r3, #192	@ 0xc0
 80005e8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80005ea:	2302      	movs	r3, #2
 80005ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80005ee:	2306      	movs	r3, #6
 80005f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005f2:	2302      	movs	r3, #2
 80005f4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80005f6:	2308      	movs	r3, #8
 80005f8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80005fa:	2300      	movs	r3, #0
 80005fc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005fe:	2300      	movs	r3, #0
 8000600:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000602:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000606:	4618      	mov	r0, r3
 8000608:	f007 fb76 	bl	8007cf8 <HAL_RCC_OscConfig>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000612:	f000 fd2b 	bl	800106c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000616:	233f      	movs	r3, #63	@ 0x3f
 8000618:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061a:	2303      	movs	r3, #3
 800061c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000622:	2308      	movs	r3, #8
 8000624:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000626:	2340      	movs	r3, #64	@ 0x40
 8000628:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800062a:	2340      	movs	r3, #64	@ 0x40
 800062c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800062e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000632:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000634:	2340      	movs	r3, #64	@ 0x40
 8000636:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2104      	movs	r1, #4
 800063c:	4618      	mov	r0, r3
 800063e:	f007 ffb5 	bl	80085ac <HAL_RCC_ClockConfig>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000648:	f000 fd10 	bl	800106c <Error_Handler>
  }
}
 800064c:	bf00      	nop
 800064e:	3770      	adds	r7, #112	@ 0x70
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	58024800 	.word	0x58024800
 8000658:	58000400 	.word	0x58000400

0800065c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08a      	sub	sp, #40	@ 0x28
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000662:	f107 031c 	add.w	r3, r7, #28
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800066e:	463b      	mov	r3, r7
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]
 800067c:	615a      	str	r2, [r3, #20]
 800067e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000680:	4b56      	ldr	r3, [pc, #344]	@ (80007dc <MX_ADC1_Init+0x180>)
 8000682:	4a57      	ldr	r2, [pc, #348]	@ (80007e0 <MX_ADC1_Init+0x184>)
 8000684:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8000686:	4b55      	ldr	r3, [pc, #340]	@ (80007dc <MX_ADC1_Init+0x180>)
 8000688:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800068c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800068e:	4b53      	ldr	r3, [pc, #332]	@ (80007dc <MX_ADC1_Init+0x180>)
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000694:	4b51      	ldr	r3, [pc, #324]	@ (80007dc <MX_ADC1_Init+0x180>)
 8000696:	2201      	movs	r2, #1
 8000698:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800069a:	4b50      	ldr	r3, [pc, #320]	@ (80007dc <MX_ADC1_Init+0x180>)
 800069c:	2204      	movs	r2, #4
 800069e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006a0:	4b4e      	ldr	r3, [pc, #312]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006a6:	4b4d      	ldr	r3, [pc, #308]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 6;
 80006ac:	4b4b      	ldr	r3, [pc, #300]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006ae:	2206      	movs	r2, #6
 80006b0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006b2:	4b4a      	ldr	r3, [pc, #296]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006b8:	4b48      	ldr	r3, [pc, #288]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006be:	4b47      	ldr	r3, [pc, #284]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80006c4:	4b45      	ldr	r3, [pc, #276]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80006ca:	4b44      	ldr	r3, [pc, #272]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80006d2:	4b42      	ldr	r3, [pc, #264]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80006d8:	4b40      	ldr	r3, [pc, #256]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006da:	2200      	movs	r2, #0
 80006dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80006e0:	4b3e      	ldr	r3, [pc, #248]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006e2:	2201      	movs	r2, #1
 80006e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006e6:	483d      	ldr	r0, [pc, #244]	@ (80007dc <MX_ADC1_Init+0x180>)
 80006e8:	f001 fd70 	bl	80021cc <HAL_ADC_Init>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 80006f2:	f000 fcbb 	bl	800106c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	4619      	mov	r1, r3
 8000700:	4836      	ldr	r0, [pc, #216]	@ (80007dc <MX_ADC1_Init+0x180>)
 8000702:	f002 ff7d 	bl	8003600 <HAL_ADCEx_MultiModeConfigChannel>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 800070c:	f000 fcae 	bl	800106c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000710:	4b34      	ldr	r3, [pc, #208]	@ (80007e4 <MX_ADC1_Init+0x188>)
 8000712:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000714:	2306      	movs	r3, #6
 8000716:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 8000718:	2304      	movs	r3, #4
 800071a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800071c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000720:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000722:	2304      	movs	r3, #4
 8000724:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800072a:	2300      	movs	r3, #0
 800072c:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800072e:	463b      	mov	r3, r7
 8000730:	4619      	mov	r1, r3
 8000732:	482a      	ldr	r0, [pc, #168]	@ (80007dc <MX_ADC1_Init+0x180>)
 8000734:	f002 fa86 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800073e:	f000 fc95 	bl	800106c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000742:	4b29      	ldr	r3, [pc, #164]	@ (80007e8 <MX_ADC1_Init+0x18c>)
 8000744:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000746:	230c      	movs	r3, #12
 8000748:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800074a:	463b      	mov	r3, r7
 800074c:	4619      	mov	r1, r3
 800074e:	4823      	ldr	r0, [pc, #140]	@ (80007dc <MX_ADC1_Init+0x180>)
 8000750:	f002 fa78 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800075a:	f000 fc87 	bl	800106c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800075e:	4b23      	ldr	r3, [pc, #140]	@ (80007ec <MX_ADC1_Init+0x190>)
 8000760:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000762:	2312      	movs	r3, #18
 8000764:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000766:	463b      	mov	r3, r7
 8000768:	4619      	mov	r1, r3
 800076a:	481c      	ldr	r0, [pc, #112]	@ (80007dc <MX_ADC1_Init+0x180>)
 800076c:	f002 fa6a 	bl	8002c44 <HAL_ADC_ConfigChannel>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8000776:	f000 fc79 	bl	800106c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800077a:	4b1d      	ldr	r3, [pc, #116]	@ (80007f0 <MX_ADC1_Init+0x194>)
 800077c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800077e:	2318      	movs	r3, #24
 8000780:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000782:	463b      	mov	r3, r7
 8000784:	4619      	mov	r1, r3
 8000786:	4815      	ldr	r0, [pc, #84]	@ (80007dc <MX_ADC1_Init+0x180>)
 8000788:	f002 fa5c 	bl	8002c44 <HAL_ADC_ConfigChannel>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 8000792:	f000 fc6b 	bl	800106c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000796:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <MX_ADC1_Init+0x198>)
 8000798:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800079a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800079e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a0:	463b      	mov	r3, r7
 80007a2:	4619      	mov	r1, r3
 80007a4:	480d      	ldr	r0, [pc, #52]	@ (80007dc <MX_ADC1_Init+0x180>)
 80007a6:	f002 fa4d 	bl	8002c44 <HAL_ADC_ConfigChannel>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 80007b0:	f000 fc5c 	bl	800106c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80007b4:	4b10      	ldr	r3, [pc, #64]	@ (80007f8 <MX_ADC1_Init+0x19c>)
 80007b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80007b8:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80007bc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007be:	463b      	mov	r3, r7
 80007c0:	4619      	mov	r1, r3
 80007c2:	4806      	ldr	r0, [pc, #24]	@ (80007dc <MX_ADC1_Init+0x180>)
 80007c4:	f002 fa3e 	bl	8002c44 <HAL_ADC_ConfigChannel>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_ADC1_Init+0x176>
  {
    Error_Handler();
 80007ce:	f000 fc4d 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007d2:	bf00      	nop
 80007d4:	3728      	adds	r7, #40	@ 0x28
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	24000104 	.word	0x24000104
 80007e0:	40022000 	.word	0x40022000
 80007e4:	3ac04000 	.word	0x3ac04000
 80007e8:	3ef08000 	.word	0x3ef08000
 80007ec:	43210000 	.word	0x43210000
 80007f0:	2e300800 	.word	0x2e300800
 80007f4:	25b00200 	.word	0x25b00200
 80007f8:	21800100 	.word	0x21800100

080007fc <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000800:	4b2e      	ldr	r3, [pc, #184]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000802:	4a2f      	ldr	r2, [pc, #188]	@ (80008c0 <MX_FDCAN2_Init+0xc4>)
 8000804:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000806:	4b2d      	ldr	r3, [pc, #180]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800080c:	4b2b      	ldr	r3, [pc, #172]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000812:	4b2a      	ldr	r3, [pc, #168]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000814:	2200      	movs	r2, #0
 8000816:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000818:	4b28      	ldr	r3, [pc, #160]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800081a:	2200      	movs	r2, #0
 800081c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800081e:	4b27      	ldr	r3, [pc, #156]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000820:	2200      	movs	r2, #0
 8000822:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8000824:	4b25      	ldr	r3, [pc, #148]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000826:	2210      	movs	r2, #16
 8000828:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800082a:	4b24      	ldr	r3, [pc, #144]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800082c:	2201      	movs	r2, #1
 800082e:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 8000830:	4b22      	ldr	r3, [pc, #136]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000832:	2201      	movs	r2, #1
 8000834:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 8000836:	4b21      	ldr	r3, [pc, #132]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000838:	2201      	movs	r2, #1
 800083a:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 800083c:	4b1f      	ldr	r3, [pc, #124]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800083e:	2201      	movs	r2, #1
 8000840:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000842:	4b1e      	ldr	r3, [pc, #120]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000844:	2201      	movs	r2, #1
 8000846:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000848:	4b1c      	ldr	r3, [pc, #112]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800084a:	2201      	movs	r2, #1
 800084c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800084e:	4b1b      	ldr	r3, [pc, #108]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000850:	2201      	movs	r2, #1
 8000852:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000854:	4b19      	ldr	r3, [pc, #100]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000856:	2200      	movs	r2, #0
 8000858:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 800085a:	4b18      	ldr	r3, [pc, #96]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800085c:	2200      	movs	r2, #0
 800085e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000860:	4b16      	ldr	r3, [pc, #88]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000862:	2200      	movs	r2, #0
 8000864:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8000866:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000868:	2200      	movs	r2, #0
 800086a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800086c:	4b13      	ldr	r3, [pc, #76]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800086e:	2204      	movs	r2, #4
 8000870:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8000872:	4b12      	ldr	r3, [pc, #72]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000874:	2200      	movs	r2, #0
 8000876:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000878:	4b10      	ldr	r3, [pc, #64]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800087a:	2204      	movs	r2, #4
 800087c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800087e:	4b0f      	ldr	r3, [pc, #60]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000880:	2200      	movs	r2, #0
 8000882:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000884:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000886:	2204      	movs	r2, #4
 8000888:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 800088a:	4b0c      	ldr	r3, [pc, #48]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800088c:	2200      	movs	r2, #0
 800088e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000890:	4b0a      	ldr	r3, [pc, #40]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000892:	2200      	movs	r2, #0
 8000894:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8000896:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 8000898:	2200      	movs	r2, #0
 800089a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800089c:	4b07      	ldr	r3, [pc, #28]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 800089e:	2200      	movs	r2, #0
 80008a0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80008a2:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 80008a4:	2204      	movs	r2, #4
 80008a6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80008a8:	4804      	ldr	r0, [pc, #16]	@ (80008bc <MX_FDCAN2_Init+0xc0>)
 80008aa:	f004 ffad 	bl	8005808 <HAL_FDCAN_Init>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 80008b4:	f000 fbda 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	240001e0 	.word	0x240001e0
 80008c0:	4000a400 	.word	0x4000a400

080008c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008ca:	4a1c      	ldr	r2, [pc, #112]	@ (800093c <MX_I2C1_Init+0x78>)
 80008cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 80008ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000940 <MX_I2C1_Init+0x7c>)
 80008d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008d4:	4b18      	ldr	r3, [pc, #96]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008da:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008dc:	2201      	movs	r2, #1
 80008de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008e0:	4b15      	ldr	r3, [pc, #84]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008e6:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008ec:	4b12      	ldr	r3, [pc, #72]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008f2:	4b11      	ldr	r3, [pc, #68]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000938 <MX_I2C1_Init+0x74>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008fe:	480e      	ldr	r0, [pc, #56]	@ (8000938 <MX_I2C1_Init+0x74>)
 8000900:	f005 fcd4 	bl	80062ac <HAL_I2C_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800090a:	f000 fbaf 	bl	800106c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800090e:	2100      	movs	r1, #0
 8000910:	4809      	ldr	r0, [pc, #36]	@ (8000938 <MX_I2C1_Init+0x74>)
 8000912:	f007 f91f 	bl	8007b54 <HAL_I2CEx_ConfigAnalogFilter>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800091c:	f000 fba6 	bl	800106c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000920:	2100      	movs	r1, #0
 8000922:	4805      	ldr	r0, [pc, #20]	@ (8000938 <MX_I2C1_Init+0x74>)
 8000924:	f007 f961 	bl	8007bea <HAL_I2CEx_ConfigDigitalFilter>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800092e:	f000 fb9d 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	24000280 	.word	0x24000280
 800093c:	40005400 	.word	0x40005400
 8000940:	00b03fdb 	.word	0x00b03fdb

08000944 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000948:	4b28      	ldr	r3, [pc, #160]	@ (80009ec <MX_SPI1_Init+0xa8>)
 800094a:	4a29      	ldr	r2, [pc, #164]	@ (80009f0 <MX_SPI1_Init+0xac>)
 800094c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800094e:	4b27      	ldr	r3, [pc, #156]	@ (80009ec <MX_SPI1_Init+0xa8>)
 8000950:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000954:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000956:	4b25      	ldr	r3, [pc, #148]	@ (80009ec <MX_SPI1_Init+0xa8>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800095c:	4b23      	ldr	r3, [pc, #140]	@ (80009ec <MX_SPI1_Init+0xa8>)
 800095e:	2207      	movs	r2, #7
 8000960:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000962:	4b22      	ldr	r3, [pc, #136]	@ (80009ec <MX_SPI1_Init+0xa8>)
 8000964:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000968:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800096a:	4b20      	ldr	r3, [pc, #128]	@ (80009ec <MX_SPI1_Init+0xa8>)
 800096c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000970:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000972:	4b1e      	ldr	r3, [pc, #120]	@ (80009ec <MX_SPI1_Init+0xa8>)
 8000974:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000978:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800097a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ec <MX_SPI1_Init+0xa8>)
 800097c:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000980:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000982:	4b1a      	ldr	r3, [pc, #104]	@ (80009ec <MX_SPI1_Init+0xa8>)
 8000984:	2200      	movs	r2, #0
 8000986:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000988:	4b18      	ldr	r3, [pc, #96]	@ (80009ec <MX_SPI1_Init+0xa8>)
 800098a:	2200      	movs	r2, #0
 800098c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800098e:	4b17      	ldr	r3, [pc, #92]	@ (80009ec <MX_SPI1_Init+0xa8>)
 8000990:	2200      	movs	r2, #0
 8000992:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000994:	4b15      	ldr	r3, [pc, #84]	@ (80009ec <MX_SPI1_Init+0xa8>)
 8000996:	2200      	movs	r2, #0
 8000998:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800099a:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <MX_SPI1_Init+0xa8>)
 800099c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009a0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009a2:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009a8:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009ae:	4b0f      	ldr	r3, [pc, #60]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009b4:	4b0d      	ldr	r3, [pc, #52]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009ba:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009bc:	2200      	movs	r2, #0
 80009be:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80009c0:	4b0a      	ldr	r3, [pc, #40]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009c6:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80009cc:	4b07      	ldr	r3, [pc, #28]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80009d2:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009d8:	4804      	ldr	r0, [pc, #16]	@ (80009ec <MX_SPI1_Init+0xa8>)
 80009da:	f00a fe5b 	bl	800b694 <HAL_SPI_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 80009e4:	f000 fb42 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	240002d4 	.word	0x240002d4
 80009f0:	40013000 	.word	0x40013000

080009f4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08c      	sub	sp, #48	@ 0x30
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80009fa:	f107 030c 	add.w	r3, r7, #12
 80009fe:	2224      	movs	r2, #36	@ 0x24
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f010 fc53 	bl	80112ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a08:	463b      	mov	r3, r7
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a12:	4b23      	ldr	r3, [pc, #140]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a14:	4a23      	ldr	r2, [pc, #140]	@ (8000aa4 <MX_TIM1_Init+0xb0>)
 8000a16:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a18:	4b21      	ldr	r3, [pc, #132]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1e:	4b20      	ldr	r3, [pc, #128]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a24:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a2a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a32:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a38:	4b19      	ldr	r3, [pc, #100]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a3a:	2280      	movs	r2, #128	@ 0x80
 8000a3c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a46:	2301      	movs	r3, #1
 8000a48:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000a4e:	230a      	movs	r3, #10
 8000a50:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a52:	2300      	movs	r3, #0
 8000a54:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a56:	2301      	movs	r3, #1
 8000a58:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000a5e:	230a      	movs	r3, #10
 8000a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000a62:	f107 030c 	add.w	r3, r7, #12
 8000a66:	4619      	mov	r1, r3
 8000a68:	480d      	ldr	r0, [pc, #52]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a6a:	f00b fd49 	bl	800c500 <HAL_TIM_Encoder_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8000a74:	f000 fafa 	bl	800106c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a84:	463b      	mov	r3, r7
 8000a86:	4619      	mov	r1, r3
 8000a88:	4805      	ldr	r0, [pc, #20]	@ (8000aa0 <MX_TIM1_Init+0xac>)
 8000a8a:	f00b ff33 	bl	800c8f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000a94:	f000 faea 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a98:	bf00      	nop
 8000a9a:	3730      	adds	r7, #48	@ 0x30
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	2400035c 	.word	0x2400035c
 8000aa4:	40010000 	.word	0x40010000

08000aa8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08c      	sub	sp, #48	@ 0x30
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000aae:	f107 030c 	add.w	r3, r7, #12
 8000ab2:	2224      	movs	r2, #36	@ 0x24
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f010 fbf9 	bl	80112ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000abc:	463b      	mov	r3, r7
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	605a      	str	r2, [r3, #4]
 8000ac4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ac6:	4b21      	ldr	r3, [pc, #132]	@ (8000b4c <MX_TIM2_Init+0xa4>)
 8000ac8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000acc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ace:	4b1f      	ldr	r3, [pc, #124]	@ (8000b4c <MX_TIM2_Init+0xa4>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b4c <MX_TIM2_Init+0xa4>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000ada:	4b1c      	ldr	r3, [pc, #112]	@ (8000b4c <MX_TIM2_Init+0xa4>)
 8000adc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ae0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <MX_TIM2_Init+0xa4>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ae8:	4b18      	ldr	r3, [pc, #96]	@ (8000b4c <MX_TIM2_Init+0xa4>)
 8000aea:	2280      	movs	r2, #128	@ 0x80
 8000aec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000aee:	2301      	movs	r3, #1
 8000af0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000af2:	2300      	movs	r3, #0
 8000af4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000af6:	2301      	movs	r3, #1
 8000af8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000afe:	230a      	movs	r3, #10
 8000b00:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b02:	2300      	movs	r3, #0
 8000b04:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b06:	2301      	movs	r3, #1
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000b0e:	230a      	movs	r3, #10
 8000b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000b12:	f107 030c 	add.w	r3, r7, #12
 8000b16:	4619      	mov	r1, r3
 8000b18:	480c      	ldr	r0, [pc, #48]	@ (8000b4c <MX_TIM2_Init+0xa4>)
 8000b1a:	f00b fcf1 	bl	800c500 <HAL_TIM_Encoder_Init>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8000b24:	f000 faa2 	bl	800106c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b30:	463b      	mov	r3, r7
 8000b32:	4619      	mov	r1, r3
 8000b34:	4805      	ldr	r0, [pc, #20]	@ (8000b4c <MX_TIM2_Init+0xa4>)
 8000b36:	f00b fedd 	bl	800c8f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000b40:	f000 fa94 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b44:	bf00      	nop
 8000b46:	3730      	adds	r7, #48	@ 0x30
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	240003a8 	.word	0x240003a8

08000b50 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08c      	sub	sp, #48	@ 0x30
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b56:	f107 030c 	add.w	r3, r7, #12
 8000b5a:	2224      	movs	r2, #36	@ 0x24
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f010 fba5 	bl	80112ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b64:	463b      	mov	r3, r7
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	605a      	str	r2, [r3, #4]
 8000b6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b6e:	4b21      	ldr	r3, [pc, #132]	@ (8000bf4 <MX_TIM3_Init+0xa4>)
 8000b70:	4a21      	ldr	r2, [pc, #132]	@ (8000bf8 <MX_TIM3_Init+0xa8>)
 8000b72:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b74:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf4 <MX_TIM3_Init+0xa4>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf4 <MX_TIM3_Init+0xa4>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000b80:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf4 <MX_TIM3_Init+0xa4>)
 8000b82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b88:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <MX_TIM3_Init+0xa4>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b8e:	4b19      	ldr	r3, [pc, #100]	@ (8000bf4 <MX_TIM3_Init+0xa4>)
 8000b90:	2280      	movs	r2, #128	@ 0x80
 8000b92:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000b94:	2301      	movs	r3, #1
 8000b96:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000ba4:	230a      	movs	r3, #10
 8000ba6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000bac:	2301      	movs	r3, #1
 8000bae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000bb4:	230a      	movs	r3, #10
 8000bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000bb8:	f107 030c 	add.w	r3, r7, #12
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	480d      	ldr	r0, [pc, #52]	@ (8000bf4 <MX_TIM3_Init+0xa4>)
 8000bc0:	f00b fc9e 	bl	800c500 <HAL_TIM_Encoder_Init>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000bca:	f000 fa4f 	bl	800106c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bd6:	463b      	mov	r3, r7
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4806      	ldr	r0, [pc, #24]	@ (8000bf4 <MX_TIM3_Init+0xa4>)
 8000bdc:	f00b fe8a 	bl	800c8f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000be6:	f000 fa41 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000bea:	bf00      	nop
 8000bec:	3730      	adds	r7, #48	@ 0x30
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	240003f4 	.word	0x240003f4
 8000bf8:	40000400 	.word	0x40000400

08000bfc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08c      	sub	sp, #48	@ 0x30
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c02:	f107 030c 	add.w	r3, r7, #12
 8000c06:	2224      	movs	r2, #36	@ 0x24
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f010 fb4f 	bl	80112ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c10:	463b      	mov	r3, r7
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
 8000c18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c1a:	4b21      	ldr	r3, [pc, #132]	@ (8000ca0 <MX_TIM4_Init+0xa4>)
 8000c1c:	4a21      	ldr	r2, [pc, #132]	@ (8000ca4 <MX_TIM4_Init+0xa8>)
 8000c1e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000c20:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca0 <MX_TIM4_Init+0xa4>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c26:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca0 <MX_TIM4_Init+0xa4>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca0 <MX_TIM4_Init+0xa4>)
 8000c2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c34:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca0 <MX_TIM4_Init+0xa4>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ca0 <MX_TIM4_Init+0xa4>)
 8000c3c:	2280      	movs	r2, #128	@ 0x80
 8000c3e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c40:	2301      	movs	r3, #1
 8000c42:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c44:	2300      	movs	r3, #0
 8000c46:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000c50:	230a      	movs	r3, #10
 8000c52:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c54:	2300      	movs	r3, #0
 8000c56:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000c60:	230a      	movs	r3, #10
 8000c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000c64:	f107 030c 	add.w	r3, r7, #12
 8000c68:	4619      	mov	r1, r3
 8000c6a:	480d      	ldr	r0, [pc, #52]	@ (8000ca0 <MX_TIM4_Init+0xa4>)
 8000c6c:	f00b fc48 	bl	800c500 <HAL_TIM_Encoder_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000c76:	f000 f9f9 	bl	800106c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c82:	463b      	mov	r3, r7
 8000c84:	4619      	mov	r1, r3
 8000c86:	4806      	ldr	r0, [pc, #24]	@ (8000ca0 <MX_TIM4_Init+0xa4>)
 8000c88:	f00b fe34 	bl	800c8f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000c92:	f000 f9eb 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000c96:	bf00      	nop
 8000c98:	3730      	adds	r7, #48	@ 0x30
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	24000440 	.word	0x24000440
 8000ca4:	40000800 	.word	0x40000800

08000ca8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce4 <MX_DMA_Init+0x3c>)
 8000cb0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cb4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ce4 <MX_DMA_Init+0x3c>)
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000cbe:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <MX_DMA_Init+0x3c>)
 8000cc0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cc4:	f003 0301 	and.w	r3, r3, #1
 8000cc8:	607b      	str	r3, [r7, #4]
 8000cca:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2100      	movs	r1, #0
 8000cd0:	200b      	movs	r0, #11
 8000cd2:	f002 fe4e 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000cd6:	200b      	movs	r0, #11
 8000cd8:	f002 fe65 	bl	80039a6 <HAL_NVIC_EnableIRQ>

}
 8000cdc:	bf00      	nop
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	58024400 	.word	0x58024400

08000ce8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08c      	sub	sp, #48	@ 0x30
 8000cec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cee:	f107 031c 	add.w	r3, r7, #28
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cfe:	4b64      	ldr	r3, [pc, #400]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d04:	4a62      	ldr	r2, [pc, #392]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d0e:	4b60      	ldr	r3, [pc, #384]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d18:	61bb      	str	r3, [r7, #24]
 8000d1a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d1c:	4b5c      	ldr	r3, [pc, #368]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d22:	4a5b      	ldr	r2, [pc, #364]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d24:	f043 0304 	orr.w	r3, r3, #4
 8000d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d2c:	4b58      	ldr	r3, [pc, #352]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d32:	f003 0304 	and.w	r3, r3, #4
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3a:	4b55      	ldr	r3, [pc, #340]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	4a53      	ldr	r2, [pc, #332]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d42:	f043 0301 	orr.w	r3, r3, #1
 8000d46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4a:	4b51      	ldr	r3, [pc, #324]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d50:	f003 0301 	and.w	r3, r3, #1
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d58:	4b4d      	ldr	r3, [pc, #308]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5e:	4a4c      	ldr	r2, [pc, #304]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d60:	f043 0302 	orr.w	r3, r3, #2
 8000d64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d68:	4b49      	ldr	r3, [pc, #292]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d76:	4b46      	ldr	r3, [pc, #280]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7c:	4a44      	ldr	r2, [pc, #272]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d7e:	f043 0310 	orr.w	r3, r3, #16
 8000d82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d86:	4b42      	ldr	r3, [pc, #264]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d8c:	f003 0310 	and.w	r3, r3, #16
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d94:	4b3e      	ldr	r3, [pc, #248]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d9a:	4a3d      	ldr	r2, [pc, #244]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000d9c:	f043 0308 	orr.w	r3, r3, #8
 8000da0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000da4:	4b3a      	ldr	r3, [pc, #232]	@ (8000e90 <MX_GPIO_Init+0x1a8>)
 8000da6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000daa:	f003 0308 	and.w	r3, r3, #8
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	2110      	movs	r1, #16
 8000db6:	4837      	ldr	r0, [pc, #220]	@ (8000e94 <MX_GPIO_Init+0x1ac>)
 8000db8:	f005 fa3a 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_GPIO_Pin_RSTN_GPIO_Port, ESC_GPIO_Pin_RSTN_Pin, GPIO_PIN_RESET);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dc2:	4835      	ldr	r0, [pc, #212]	@ (8000e98 <MX_GPIO_Init+0x1b0>)
 8000dc4:	f005 fa34 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ENC1_B_DIR_Pin|ENC2_B_DIR_Pin|ENC3_B_DIR_Pin|ENC4_B_DIR_Pin
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 617f 	mov.w	r1, #4080	@ 0xff0
 8000dce:	4833      	ldr	r0, [pc, #204]	@ (8000e9c <MX_GPIO_Init+0x1b4>)
 8000dd0:	f005 fa2e 	bl	8006230 <HAL_GPIO_WritePin>
                          |ENC1_A_DIR_Pin|ENC2_A_DIR_Pin|ENC3_A_DIR_Pin|ENC4_A_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000dd4:	2310      	movs	r3, #16
 8000dd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de0:	2300      	movs	r3, #0
 8000de2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000de4:	f107 031c 	add.w	r3, r7, #28
 8000de8:	4619      	mov	r1, r3
 8000dea:	482a      	ldr	r0, [pc, #168]	@ (8000e94 <MX_GPIO_Init+0x1ac>)
 8000dec:	f005 f870 	bl	8005ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_GPIO_Pin_RSTN_Pin */
  GPIO_InitStruct.Pin = ESC_GPIO_Pin_RSTN_Pin;
 8000df0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000df4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df6:	2301      	movs	r3, #1
 8000df8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ESC_GPIO_Pin_RSTN_GPIO_Port, &GPIO_InitStruct);
 8000e02:	f107 031c 	add.w	r3, r7, #28
 8000e06:	4619      	mov	r1, r3
 8000e08:	4823      	ldr	r0, [pc, #140]	@ (8000e98 <MX_GPIO_Init+0x1b0>)
 8000e0a:	f005 f861 	bl	8005ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC1_B_DIR_Pin ENC2_B_DIR_Pin ENC3_B_DIR_Pin ENC4_B_DIR_Pin
                           ENC1_A_DIR_Pin ENC2_A_DIR_Pin ENC3_A_DIR_Pin ENC4_A_DIR_Pin */
  GPIO_InitStruct.Pin = ENC1_B_DIR_Pin|ENC2_B_DIR_Pin|ENC3_B_DIR_Pin|ENC4_B_DIR_Pin
 8000e0e:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8000e12:	61fb      	str	r3, [r7, #28]
                          |ENC1_A_DIR_Pin|ENC2_A_DIR_Pin|ENC3_A_DIR_Pin|ENC4_A_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e14:	2301      	movs	r3, #1
 8000e16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e20:	f107 031c 	add.w	r3, r7, #28
 8000e24:	4619      	mov	r1, r3
 8000e26:	481d      	ldr	r0, [pc, #116]	@ (8000e9c <MX_GPIO_Init+0x1b4>)
 8000e28:	f005 f852 	bl	8005ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC1_Z_Data_Pin ENC2_Z_Data_Pin ENC3_Z_Data_Pin ENC4_Z_Data_Pin */
  GPIO_InitStruct.Pin = ENC1_Z_Data_Pin|ENC2_Z_Data_Pin|ENC3_Z_Data_Pin|ENC4_Z_Data_Pin;
 8000e2c:	230f      	movs	r3, #15
 8000e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e36:	2302      	movs	r3, #2
 8000e38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e3a:	f107 031c 	add.w	r3, r7, #28
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4816      	ldr	r0, [pc, #88]	@ (8000e9c <MX_GPIO_Init+0x1b4>)
 8000e42:	f005 f845 	bl	8005ed0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(ENC1_Z_Data_EXTI_IRQn, 4, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2104      	movs	r1, #4
 8000e4a:	2006      	movs	r0, #6
 8000e4c:	f002 fd91 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ENC1_Z_Data_EXTI_IRQn);
 8000e50:	2006      	movs	r0, #6
 8000e52:	f002 fda8 	bl	80039a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(ENC2_Z_Data_EXTI_IRQn, 4, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2104      	movs	r1, #4
 8000e5a:	2007      	movs	r0, #7
 8000e5c:	f002 fd89 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ENC2_Z_Data_EXTI_IRQn);
 8000e60:	2007      	movs	r0, #7
 8000e62:	f002 fda0 	bl	80039a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(ENC3_Z_Data_EXTI_IRQn, 4, 0);
 8000e66:	2200      	movs	r2, #0
 8000e68:	2104      	movs	r1, #4
 8000e6a:	2008      	movs	r0, #8
 8000e6c:	f002 fd81 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ENC3_Z_Data_EXTI_IRQn);
 8000e70:	2008      	movs	r0, #8
 8000e72:	f002 fd98 	bl	80039a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(ENC4_Z_Data_EXTI_IRQn, 4, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2104      	movs	r1, #4
 8000e7a:	2009      	movs	r0, #9
 8000e7c:	f002 fd79 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ENC4_Z_Data_EXTI_IRQn);
 8000e80:	2009      	movs	r0, #9
 8000e82:	f002 fd90 	bl	80039a6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e86:	bf00      	nop
 8000e88:	3730      	adds	r7, #48	@ 0x30
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	58024400 	.word	0x58024400
 8000e94:	58020000 	.word	0x58020000
 8000e98:	58020400 	.word	0x58020400
 8000e9c:	58020c00 	.word	0x58020c00

08000ea0 <disableAllOutputs>:




void disableAllOutputs()
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af04      	add	r7, sp, #16
	memset(outputData, 0x00, sizeof(outputData));
 8000ea6:	2206      	movs	r2, #6
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4812      	ldr	r0, [pc, #72]	@ (8000ef4 <disableAllOutputs+0x54>)
 8000eac:	f010 f9ff 	bl	80112ae <memset>
	for(uint8_t i = 0; i < 3; i++)
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	71fb      	strb	r3, [r7, #7]
 8000eb4:	e014      	b.n	8000ee0 <disableAllOutputs+0x40>
	{
		HAL_I2C_Mem_Write(&hi2c1, outputExpanders[i], OUTPUT_REG, 1, (uint8_t*)&outputData[i], 2, 100);
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8000ef8 <disableAllOutputs+0x58>)
 8000eba:	5cd3      	ldrb	r3, [r2, r3]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef4 <disableAllOutputs+0x54>)
 8000ec4:	4413      	add	r3, r2
 8000ec6:	2264      	movs	r2, #100	@ 0x64
 8000ec8:	9202      	str	r2, [sp, #8]
 8000eca:	2202      	movs	r2, #2
 8000ecc:	9201      	str	r2, [sp, #4]
 8000ece:	9300      	str	r3, [sp, #0]
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	4809      	ldr	r0, [pc, #36]	@ (8000efc <disableAllOutputs+0x5c>)
 8000ed6:	f005 fa85 	bl	80063e4 <HAL_I2C_Mem_Write>
	for(uint8_t i = 0; i < 3; i++)
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	3301      	adds	r3, #1
 8000ede:	71fb      	strb	r3, [r7, #7]
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d9e7      	bls.n	8000eb6 <disableAllOutputs+0x16>
	}
	isInOp = false;
 8000ee6:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <disableAllOutputs+0x60>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	701a      	strb	r2, [r3, #0]
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	240004e0 	.word	0x240004e0
 8000ef8:	24000054 	.word	0x24000054
 8000efc:	24000280 	.word	0x24000280
 8000f00:	240004fd 	.word	0x240004fd

08000f04 <stateChangeHook>:
void stateChangeHook(uint8_t* oldState, uint8_t* newState)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
	if(*newState == ESCop)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	2b08      	cmp	r3, #8
 8000f14:	d102      	bne.n	8000f1c <stateChangeHook+0x18>
	{
		isInOp = true;
 8000f16:	4b04      	ldr	r3, [pc, #16]	@ (8000f28 <stateChangeHook+0x24>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
	}

}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	240004fd 	.word	0x240004fd

08000f2c <handleNewData>:

void handleNewData()
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
	gotNewData = true;
 8000f30:	4b03      	ldr	r3, [pc, #12]	@ (8000f40 <handleNewData+0x14>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	701a      	strb	r2, [r3, #0]
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	240004fc 	.word	0x240004fc

08000f44 <cb_set_outputs>:


void cb_set_outputs(void) // Get Master outputs, slave inputs, first operation
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 3; i++)
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	73fb      	strb	r3, [r7, #15]
 8000f4e:	e014      	b.n	8000f7a <cb_set_outputs+0x36>
	{
		newOutputData[i] = __RBIT(Obj.Outputs[i]) >> 16;
 8000f50:	7bfb      	ldrb	r3, [r7, #15]
 8000f52:	4a0f      	ldr	r2, [pc, #60]	@ (8000f90 <cb_set_outputs+0x4c>)
 8000f54:	331c      	adds	r3, #28
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	4413      	add	r3, r2
 8000f5a:	889b      	ldrh	r3, [r3, #4]
 8000f5c:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	fa93 f3a3 	rbit	r3, r3
 8000f64:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	0c1a      	lsrs	r2, r3, #16
 8000f6a:	7bfb      	ldrb	r3, [r7, #15]
 8000f6c:	b291      	uxth	r1, r2
 8000f6e:	4a09      	ldr	r2, [pc, #36]	@ (8000f94 <cb_set_outputs+0x50>)
 8000f70:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i = 0; i < 3; i++)
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	3301      	adds	r3, #1
 8000f78:	73fb      	strb	r3, [r7, #15]
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d9e7      	bls.n	8000f50 <cb_set_outputs+0xc>
	}
}
 8000f80:	bf00      	nop
 8000f82:	bf00      	nop
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	24000490 	.word	0x24000490
 8000f94:	240004e8 	.word	0x240004e8

08000f98 <cb_get_inputs>:

void cb_get_inputs(void) // Set Master inputs, slave outputs, last operation
{
 8000f98:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000f9c:	b084      	sub	sp, #16
 8000f9e:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 3; i++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]
 8000fa4:	e014      	b.n	8000fd0 <cb_get_inputs+0x38>
	{
		Obj.Inputs[i] = __RBIT(inputData[i]) >> 16;
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	4a29      	ldr	r2, [pc, #164]	@ (8001050 <cb_get_inputs+0xb8>)
 8000faa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fae:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	fa93 f3a3 	rbit	r3, r3
 8000fb6:	607b      	str	r3, [r7, #4]
  return result;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	0c1a      	lsrs	r2, r3, #16
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	b296      	uxth	r6, r2
 8000fc0:	4a24      	ldr	r2, [pc, #144]	@ (8001054 <cb_get_inputs+0xbc>)
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	4413      	add	r3, r2
 8000fc6:	4632      	mov	r2, r6
 8000fc8:	809a      	strh	r2, [r3, #4]
	for(uint8_t i = 0; i < 3; i++)
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	73fb      	strb	r3, [r7, #15]
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d9e7      	bls.n	8000fa6 <cb_get_inputs+0xe>
	}

	for(uint8_t i = 0; i< 6; i++)
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	73bb      	strb	r3, [r7, #14]
 8000fda:	e00b      	b.n	8000ff4 <cb_get_inputs+0x5c>
	{
		Obj.Analog[i] = adcVal[i];
 8000fdc:	7bba      	ldrb	r2, [r7, #14]
 8000fde:	7bbb      	ldrb	r3, [r7, #14]
 8000fe0:	4e1d      	ldr	r6, [pc, #116]	@ (8001058 <cb_get_inputs+0xc0>)
 8000fe2:	f836 6012 	ldrh.w	r6, [r6, r2, lsl #1]
 8000fe6:	4a1b      	ldr	r2, [pc, #108]	@ (8001054 <cb_get_inputs+0xbc>)
 8000fe8:	3318      	adds	r3, #24
 8000fea:	f822 6013 	strh.w	r6, [r2, r3, lsl #1]
	for(uint8_t i = 0; i< 6; i++)
 8000fee:	7bbb      	ldrb	r3, [r7, #14]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	73bb      	strb	r3, [r7, #14]
 8000ff4:	7bbb      	ldrb	r3, [r7, #14]
 8000ff6:	2b05      	cmp	r3, #5
 8000ff8:	d9f0      	bls.n	8000fdc <cb_get_inputs+0x44>
	}

	Obj.Encoder[0] = htim1.Instance->CNT;
 8000ffa:	4b18      	ldr	r3, [pc, #96]	@ (800105c <cb_get_inputs+0xc4>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001000:	2200      	movs	r2, #0
 8001002:	469a      	mov	sl, r3
 8001004:	4693      	mov	fp, r2
 8001006:	4b13      	ldr	r3, [pc, #76]	@ (8001054 <cb_get_inputs+0xbc>)
 8001008:	e9c3 ab04 	strd	sl, fp, [r3, #16]
	Obj.Encoder[1] = htim2.Instance->CNT;
 800100c:	4b14      	ldr	r3, [pc, #80]	@ (8001060 <cb_get_inputs+0xc8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001012:	2200      	movs	r2, #0
 8001014:	4698      	mov	r8, r3
 8001016:	4691      	mov	r9, r2
 8001018:	4b0e      	ldr	r3, [pc, #56]	@ (8001054 <cb_get_inputs+0xbc>)
 800101a:	e9c3 8906 	strd	r8, r9, [r3, #24]
	Obj.Encoder[2] = htim3.Instance->CNT;
 800101e:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <cb_get_inputs+0xcc>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001024:	2200      	movs	r2, #0
 8001026:	461c      	mov	r4, r3
 8001028:	4615      	mov	r5, r2
 800102a:	4b0a      	ldr	r3, [pc, #40]	@ (8001054 <cb_get_inputs+0xbc>)
 800102c:	e9c3 4508 	strd	r4, r5, [r3, #32]
	Obj.Encoder[3] = htim4.Instance->CNT;
 8001030:	4b0d      	ldr	r3, [pc, #52]	@ (8001068 <cb_get_inputs+0xd0>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001036:	2200      	movs	r2, #0
 8001038:	4618      	mov	r0, r3
 800103a:	4611      	mov	r1, r2
 800103c:	4b05      	ldr	r3, [pc, #20]	@ (8001054 <cb_get_inputs+0xbc>)
 800103e:	e9c3 010a 	strd	r0, r1, [r3, #40]	@ 0x28


}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	240004d8 	.word	0x240004d8
 8001054:	24000490 	.word	0x24000490
 8001058:	240004f0 	.word	0x240004f0
 800105c:	2400035c 	.word	0x2400035c
 8001060:	240003a8 	.word	0x240003a8
 8001064:	240003f4 	.word	0x240003f4
 8001068:	24000440 	.word	0x24000440

0800106c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001070:	b672      	cpsid	i
}
 8001072:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <Error_Handler+0x8>

08001078 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800107e:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <HAL_MspInit+0x5c>)
 8001080:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001084:	4a13      	ldr	r2, [pc, #76]	@ (80010d4 <HAL_MspInit+0x5c>)
 8001086:	f043 0302 	orr.w	r3, r3, #2
 800108a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800108e:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <HAL_MspInit+0x5c>)
 8001090:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 800109c:	4b0d      	ldr	r3, [pc, #52]	@ (80010d4 <HAL_MspInit+0x5c>)
 800109e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010a2:	4a0c      	ldr	r2, [pc, #48]	@ (80010d4 <HAL_MspInit+0x5c>)
 80010a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010a8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010ac:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <HAL_MspInit+0x5c>)
 80010ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010b6:	603b      	str	r3, [r7, #0]
 80010b8:	683b      	ldr	r3, [r7, #0]

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 80010ba:	2000      	movs	r0, #0
 80010bc:	f000 fe12 	bl	8001ce4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80010c0:	f000 fe38 	bl	8001d34 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80010c4:	2000      	movs	r0, #0
 80010c6:	f000 fe21 	bl	8001d0c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	58024400 	.word	0x58024400

080010d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b0bc      	sub	sp, #240	@ 0xf0
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010f0:	f107 0318 	add.w	r3, r7, #24
 80010f4:	22c0      	movs	r2, #192	@ 0xc0
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f010 f8d8 	bl	80112ae <memset>
  if(hadc->Instance==ADC1)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a67      	ldr	r2, [pc, #412]	@ (80012a0 <HAL_ADC_MspInit+0x1c8>)
 8001104:	4293      	cmp	r3, r2
 8001106:	f040 80c6 	bne.w	8001296 <HAL_ADC_MspInit+0x1be>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800110a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800110e:	f04f 0300 	mov.w	r3, #0
 8001112:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL3.PLL3M = 5;
 8001116:	2305      	movs	r3, #5
 8001118:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3N = 32;
 800111a:	2320      	movs	r3, #32
 800111c:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3P = 5;
 800111e:	2305      	movs	r3, #5
 8001120:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001122:	2302      	movs	r3, #2
 8001124:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3R = 10;
 8001126:	230a      	movs	r3, #10
 8001128:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 800112a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800112e:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8001130:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001134:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 800113a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800113e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001142:	f107 0318 	add.w	r3, r7, #24
 8001146:	4618      	mov	r0, r3
 8001148:	f007 fda6 	bl	8008c98 <HAL_RCCEx_PeriphCLKConfig>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8001152:	f7ff ff8b 	bl	800106c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001156:	4b53      	ldr	r3, [pc, #332]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 8001158:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800115c:	4a51      	ldr	r2, [pc, #324]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 800115e:	f043 0320 	orr.w	r3, r3, #32
 8001162:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001166:	4b4f      	ldr	r3, [pc, #316]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 8001168:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800116c:	f003 0320 	and.w	r3, r3, #32
 8001170:	617b      	str	r3, [r7, #20]
 8001172:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001174:	4b4b      	ldr	r3, [pc, #300]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 8001176:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800117a:	4a4a      	ldr	r2, [pc, #296]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001184:	4b47      	ldr	r3, [pc, #284]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 8001186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	613b      	str	r3, [r7, #16]
 8001190:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001192:	4b44      	ldr	r3, [pc, #272]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 8001194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001198:	4a42      	ldr	r2, [pc, #264]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 800119a:	f043 0301 	orr.w	r3, r3, #1
 800119e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011a2:	4b40      	ldr	r3, [pc, #256]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 80011a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b0:	4b3c      	ldr	r3, [pc, #240]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 80011b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011b6:	4a3b      	ldr	r2, [pc, #236]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 80011b8:	f043 0302 	orr.w	r3, r3, #2
 80011bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011c0:	4b38      	ldr	r3, [pc, #224]	@ (80012a4 <HAL_ADC_MspInit+0x1cc>)
 80011c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80011ce:	2322      	movs	r3, #34	@ 0x22
 80011d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011d4:	2303      	movs	r3, #3
 80011d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80011e4:	4619      	mov	r1, r3
 80011e6:	4830      	ldr	r0, [pc, #192]	@ (80012a8 <HAL_ADC_MspInit+0x1d0>)
 80011e8:	f004 fe72 	bl	8005ed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80011ec:	230d      	movs	r3, #13
 80011ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f2:	2303      	movs	r3, #3
 80011f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001202:	4619      	mov	r1, r3
 8001204:	4829      	ldr	r0, [pc, #164]	@ (80012ac <HAL_ADC_MspInit+0x1d4>)
 8001206:	f004 fe63 	bl	8005ed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800120a:	2301      	movs	r3, #1
 800120c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001210:	2303      	movs	r3, #3
 8001212:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001220:	4619      	mov	r1, r3
 8001222:	4823      	ldr	r0, [pc, #140]	@ (80012b0 <HAL_ADC_MspInit+0x1d8>)
 8001224:	f004 fe54 	bl	8005ed0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001228:	4b22      	ldr	r3, [pc, #136]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 800122a:	4a23      	ldr	r2, [pc, #140]	@ (80012b8 <HAL_ADC_MspInit+0x1e0>)
 800122c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800122e:	4b21      	ldr	r3, [pc, #132]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 8001230:	2209      	movs	r2, #9
 8001232:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001234:	4b1f      	ldr	r3, [pc, #124]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800123a:	4b1e      	ldr	r3, [pc, #120]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 800123c:	2200      	movs	r2, #0
 800123e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001240:	4b1c      	ldr	r3, [pc, #112]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 8001242:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001246:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001248:	4b1a      	ldr	r3, [pc, #104]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 800124a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800124e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001250:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 8001252:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001256:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001258:	4b16      	ldr	r3, [pc, #88]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800125e:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 8001260:	2200      	movs	r2, #0
 8001262:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001264:	4b13      	ldr	r3, [pc, #76]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 8001266:	2200      	movs	r2, #0
 8001268:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800126a:	4812      	ldr	r0, [pc, #72]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 800126c:	f002 fbb6 	bl	80039dc <HAL_DMA_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <HAL_ADC_MspInit+0x1a2>
    {
      Error_Handler();
 8001276:	f7ff fef9 	bl	800106c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a0d      	ldr	r2, [pc, #52]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 800127e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001280:	4a0c      	ldr	r2, [pc, #48]	@ (80012b4 <HAL_ADC_MspInit+0x1dc>)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 3, 0);
 8001286:	2200      	movs	r2, #0
 8001288:	2103      	movs	r1, #3
 800128a:	2012      	movs	r0, #18
 800128c:	f002 fb71 	bl	8003972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001290:	2012      	movs	r0, #18
 8001292:	f002 fb88 	bl	80039a6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001296:	bf00      	nop
 8001298:	37f0      	adds	r7, #240	@ 0xf0
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40022000 	.word	0x40022000
 80012a4:	58024400 	.word	0x58024400
 80012a8:	58020800 	.word	0x58020800
 80012ac:	58020000 	.word	0x58020000
 80012b0:	58020400 	.word	0x58020400
 80012b4:	24000168 	.word	0x24000168
 80012b8:	40020010 	.word	0x40020010

080012bc <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b0ba      	sub	sp, #232	@ 0xe8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	22c0      	movs	r2, #192	@ 0xc0
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f00f ffe6 	bl	80112ae <memset>
  if(hfdcan->Instance==FDCAN2)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a2f      	ldr	r2, [pc, #188]	@ (80013a4 <HAL_FDCAN_MspInit+0xe8>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d157      	bne.n	800139c <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80012ec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012f0:	f04f 0300 	mov.w	r3, #0
 80012f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 80012f8:	2302      	movs	r3, #2
 80012fa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 80012fc:	230c      	movs	r3, #12
 80012fe:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001300:	2302      	movs	r3, #2
 8001302:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001304:	2302      	movs	r3, #2
 8001306:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001308:	2302      	movs	r3, #2
 800130a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800130c:	23c0      	movs	r3, #192	@ 0xc0
 800130e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001310:	2320      	movs	r3, #32
 8001312:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 8001318:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800131c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001320:	f107 0310 	add.w	r3, r7, #16
 8001324:	4618      	mov	r0, r3
 8001326:	f007 fcb7 	bl	8008c98 <HAL_RCCEx_PeriphCLKConfig>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_FDCAN_MspInit+0x78>
    {
      Error_Handler();
 8001330:	f7ff fe9c 	bl	800106c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001334:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <HAL_FDCAN_MspInit+0xec>)
 8001336:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800133a:	4a1b      	ldr	r2, [pc, #108]	@ (80013a8 <HAL_FDCAN_MspInit+0xec>)
 800133c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001340:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001344:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <HAL_FDCAN_MspInit+0xec>)
 8001346:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800134a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001352:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <HAL_FDCAN_MspInit+0xec>)
 8001354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001358:	4a13      	ldr	r2, [pc, #76]	@ (80013a8 <HAL_FDCAN_MspInit+0xec>)
 800135a:	f043 0302 	orr.w	r3, r3, #2
 800135e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001362:	4b11      	ldr	r3, [pc, #68]	@ (80013a8 <HAL_FDCAN_MspInit+0xec>)
 8001364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001370:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001374:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001384:	2300      	movs	r3, #0
 8001386:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800138a:	2309      	movs	r3, #9
 800138c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001390:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001394:	4619      	mov	r1, r3
 8001396:	4805      	ldr	r0, [pc, #20]	@ (80013ac <HAL_FDCAN_MspInit+0xf0>)
 8001398:	f004 fd9a 	bl	8005ed0 <HAL_GPIO_Init>

  /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 800139c:	bf00      	nop
 800139e:	37e8      	adds	r7, #232	@ 0xe8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	4000a400 	.word	0x4000a400
 80013a8:	58024400 	.word	0x58024400
 80013ac:	58020400 	.word	0x58020400

080013b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b0ba      	sub	sp, #232	@ 0xe8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013c8:	f107 0310 	add.w	r3, r7, #16
 80013cc:	22c0      	movs	r2, #192	@ 0xc0
 80013ce:	2100      	movs	r1, #0
 80013d0:	4618      	mov	r0, r3
 80013d2:	f00f ff6c 	bl	80112ae <memset>
  if(hi2c->Instance==I2C1)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a2e      	ldr	r2, [pc, #184]	@ (8001494 <HAL_I2C_MspInit+0xe4>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d155      	bne.n	800148c <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013e0:	f04f 0208 	mov.w	r2, #8
 80013e4:	f04f 0300 	mov.w	r3, #0
 80013e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013f2:	f107 0310 	add.w	r3, r7, #16
 80013f6:	4618      	mov	r0, r3
 80013f8:	f007 fc4e 	bl	8008c98 <HAL_RCCEx_PeriphCLKConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001402:	f7ff fe33 	bl	800106c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	4b24      	ldr	r3, [pc, #144]	@ (8001498 <HAL_I2C_MspInit+0xe8>)
 8001408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800140c:	4a22      	ldr	r2, [pc, #136]	@ (8001498 <HAL_I2C_MspInit+0xe8>)
 800140e:	f043 0302 	orr.w	r3, r3, #2
 8001412:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001416:	4b20      	ldr	r3, [pc, #128]	@ (8001498 <HAL_I2C_MspInit+0xe8>)
 8001418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001424:	23c0      	movs	r3, #192	@ 0xc0
 8001426:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800142a:	2312      	movs	r3, #18
 800142c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001436:	2300      	movs	r3, #0
 8001438:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800143c:	2304      	movs	r3, #4
 800143e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001446:	4619      	mov	r1, r3
 8001448:	4814      	ldr	r0, [pc, #80]	@ (800149c <HAL_I2C_MspInit+0xec>)
 800144a:	f004 fd41 	bl	8005ed0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800144e:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <HAL_I2C_MspInit+0xe8>)
 8001450:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001454:	4a10      	ldr	r2, [pc, #64]	@ (8001498 <HAL_I2C_MspInit+0xe8>)
 8001456:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800145a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <HAL_I2C_MspInit+0xe8>)
 8001460:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001464:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001468:	60bb      	str	r3, [r7, #8]
 800146a:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800146c:	2200      	movs	r2, #0
 800146e:	2100      	movs	r1, #0
 8001470:	201f      	movs	r0, #31
 8001472:	f002 fa7e 	bl	8003972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001476:	201f      	movs	r0, #31
 8001478:	f002 fa95 	bl	80039a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800147c:	2200      	movs	r2, #0
 800147e:	2100      	movs	r1, #0
 8001480:	2020      	movs	r0, #32
 8001482:	f002 fa76 	bl	8003972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001486:	2020      	movs	r0, #32
 8001488:	f002 fa8d 	bl	80039a6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800148c:	bf00      	nop
 800148e:	37e8      	adds	r7, #232	@ 0xe8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40005400 	.word	0x40005400
 8001498:	58024400 	.word	0x58024400
 800149c:	58020400 	.word	0x58020400

080014a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b0ba      	sub	sp, #232	@ 0xe8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014b8:	f107 0310 	add.w	r3, r7, #16
 80014bc:	22c0      	movs	r2, #192	@ 0xc0
 80014be:	2100      	movs	r1, #0
 80014c0:	4618      	mov	r0, r3
 80014c2:	f00f fef4 	bl	80112ae <memset>
  if(hspi->Instance==SPI1)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a26      	ldr	r2, [pc, #152]	@ (8001564 <HAL_SPI_MspInit+0xc4>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d144      	bne.n	800155a <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80014d0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014d4:	f04f 0300 	mov.w	r3, #0
 80014d8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80014dc:	2300      	movs	r3, #0
 80014de:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014e0:	f107 0310 	add.w	r3, r7, #16
 80014e4:	4618      	mov	r0, r3
 80014e6:	f007 fbd7 	bl	8008c98 <HAL_RCCEx_PeriphCLKConfig>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80014f0:	f7ff fdbc 	bl	800106c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001568 <HAL_SPI_MspInit+0xc8>)
 80014f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001568 <HAL_SPI_MspInit+0xc8>)
 80014fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001500:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001504:	4b18      	ldr	r3, [pc, #96]	@ (8001568 <HAL_SPI_MspInit+0xc8>)
 8001506:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800150a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001512:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <HAL_SPI_MspInit+0xc8>)
 8001514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001518:	4a13      	ldr	r2, [pc, #76]	@ (8001568 <HAL_SPI_MspInit+0xc8>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001522:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <HAL_SPI_MspInit+0xc8>)
 8001524:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001528:	f003 0301 	and.w	r3, r3, #1
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001530:	23e0      	movs	r3, #224	@ 0xe0
 8001532:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001536:	2302      	movs	r3, #2
 8001538:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001542:	2300      	movs	r3, #0
 8001544:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001548:	2305      	movs	r3, #5
 800154a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001552:	4619      	mov	r1, r3
 8001554:	4805      	ldr	r0, [pc, #20]	@ (800156c <HAL_SPI_MspInit+0xcc>)
 8001556:	f004 fcbb 	bl	8005ed0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800155a:	bf00      	nop
 800155c:	37e8      	adds	r7, #232	@ 0xe8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40013000 	.word	0x40013000
 8001568:	58024400 	.word	0x58024400
 800156c:	58020000 	.word	0x58020000

08001570 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b090      	sub	sp, #64	@ 0x40
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a69      	ldr	r2, [pc, #420]	@ (8001734 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d12f      	bne.n	80015f2 <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001592:	4b69      	ldr	r3, [pc, #420]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001594:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001598:	4a67      	ldr	r2, [pc, #412]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80015a2:	4b65      	ldr	r3, [pc, #404]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80015a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015b0:	4b61      	ldr	r3, [pc, #388]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80015b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015b6:	4a60      	ldr	r2, [pc, #384]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80015b8:	f043 0310 	orr.w	r3, r3, #16
 80015bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015c0:	4b5d      	ldr	r3, [pc, #372]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80015c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c6:	f003 0310 	and.w	r3, r3, #16
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80015cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80015ce:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80015d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d4:	2302      	movs	r3, #2
 80015d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80015e0:	2301      	movs	r3, #1
 80015e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015e8:	4619      	mov	r1, r3
 80015ea:	4854      	ldr	r0, [pc, #336]	@ (800173c <HAL_TIM_Encoder_MspInit+0x1cc>)
 80015ec:	f004 fc70 	bl	8005ed0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80015f0:	e09c      	b.n	800172c <HAL_TIM_Encoder_MspInit+0x1bc>
  else if(htim_encoder->Instance==TIM2)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015fa:	d12f      	bne.n	800165c <HAL_TIM_Encoder_MspInit+0xec>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015fc:	4b4e      	ldr	r3, [pc, #312]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80015fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001602:	4a4d      	ldr	r2, [pc, #308]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800160c:	4b4a      	ldr	r3, [pc, #296]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800160e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	623b      	str	r3, [r7, #32]
 8001618:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	4b47      	ldr	r3, [pc, #284]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800161c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001620:	4a45      	ldr	r2, [pc, #276]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800162a:	4b43      	ldr	r3, [pc, #268]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800162c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001630:	f003 0301 	and.w	r3, r3, #1
 8001634:	61fb      	str	r3, [r7, #28]
 8001636:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001638:	f248 0302 	movw	r3, #32770	@ 0x8002
 800163c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163e:	2302      	movs	r3, #2
 8001640:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2300      	movs	r3, #0
 8001648:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800164a:	2301      	movs	r3, #1
 800164c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001652:	4619      	mov	r1, r3
 8001654:	483a      	ldr	r0, [pc, #232]	@ (8001740 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8001656:	f004 fc3b 	bl	8005ed0 <HAL_GPIO_Init>
}
 800165a:	e067      	b.n	800172c <HAL_TIM_Encoder_MspInit+0x1bc>
  else if(htim_encoder->Instance==TIM3)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a38      	ldr	r2, [pc, #224]	@ (8001744 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d12e      	bne.n	80016c4 <HAL_TIM_Encoder_MspInit+0x154>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001666:	4b34      	ldr	r3, [pc, #208]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001668:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800166c:	4a32      	ldr	r2, [pc, #200]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800166e:	f043 0302 	orr.w	r3, r3, #2
 8001672:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001676:	4b30      	ldr	r3, [pc, #192]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001678:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	61bb      	str	r3, [r7, #24]
 8001682:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001684:	4b2c      	ldr	r3, [pc, #176]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168a:	4a2b      	ldr	r2, [pc, #172]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001694:	4b28      	ldr	r3, [pc, #160]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800169a:	f003 0304 	and.w	r3, r3, #4
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016a2:	23c0      	movs	r3, #192	@ 0xc0
 80016a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a6:	2302      	movs	r3, #2
 80016a8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016b2:	2302      	movs	r3, #2
 80016b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016ba:	4619      	mov	r1, r3
 80016bc:	4822      	ldr	r0, [pc, #136]	@ (8001748 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80016be:	f004 fc07 	bl	8005ed0 <HAL_GPIO_Init>
}
 80016c2:	e033      	b.n	800172c <HAL_TIM_Encoder_MspInit+0x1bc>
  else if(htim_encoder->Instance==TIM4)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a20      	ldr	r2, [pc, #128]	@ (800174c <HAL_TIM_Encoder_MspInit+0x1dc>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d12e      	bne.n	800172c <HAL_TIM_Encoder_MspInit+0x1bc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80016d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016d4:	4a18      	ldr	r2, [pc, #96]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80016d6:	f043 0304 	orr.w	r3, r3, #4
 80016da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016de:	4b16      	ldr	r3, [pc, #88]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80016e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016e4:	f003 0304 	and.w	r3, r3, #4
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ec:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80016ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f2:	4a11      	ldr	r2, [pc, #68]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80016f4:	f043 0308 	orr.w	r3, r3, #8
 80016f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80016fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001702:	f003 0308 	and.w	r3, r3, #8
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800170a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800170e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001710:	2302      	movs	r3, #2
 8001712:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800171c:	2302      	movs	r3, #2
 800171e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001720:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001724:	4619      	mov	r1, r3
 8001726:	480a      	ldr	r0, [pc, #40]	@ (8001750 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8001728:	f004 fbd2 	bl	8005ed0 <HAL_GPIO_Init>
}
 800172c:	bf00      	nop
 800172e:	3740      	adds	r7, #64	@ 0x40
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40010000 	.word	0x40010000
 8001738:	58024400 	.word	0x58024400
 800173c:	58021000 	.word	0x58021000
 8001740:	58020000 	.word	0x58020000
 8001744:	40000400 	.word	0x40000400
 8001748:	58020800 	.word	0x58020800
 800174c:	40000800 	.word	0x40000800
 8001750:	58020c00 	.word	0x58020c00

08001754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <NMI_Handler+0x4>

0800175c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <HardFault_Handler+0x4>

08001764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <MemManage_Handler+0x4>

0800176c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <BusFault_Handler+0x4>

08001774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <UsageFault_Handler+0x4>

0800177c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017aa:	f000 fa6f 	bl	8001c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC1_Z_Data_Pin);
 80017b6:	2001      	movs	r0, #1
 80017b8:	f004 fd53 	bl	8006262 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80017bc:	bf00      	nop
 80017be:	bd80      	pop	{r7, pc}

080017c0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC2_Z_Data_Pin);
 80017c4:	2002      	movs	r0, #2
 80017c6:	f004 fd4c 	bl	8006262 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}

080017ce <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC3_Z_Data_Pin);
 80017d2:	2004      	movs	r0, #4
 80017d4:	f004 fd45 	bl	8006262 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}

080017dc <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC4_Z_Data_Pin);
 80017e0:	2008      	movs	r0, #8
 80017e2:	f004 fd3e 	bl	8006262 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80017f0:	4802      	ldr	r0, [pc, #8]	@ (80017fc <DMA1_Stream0_IRQHandler+0x10>)
 80017f2:	f002 fe95 	bl	8004520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	24000168 	.word	0x24000168

08001800 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */


  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001804:	4802      	ldr	r0, [pc, #8]	@ (8001810 <ADC_IRQHandler+0x10>)
 8001806:	f000 ffcf 	bl	80027a8 <HAL_ADC_IRQHandler>
//	if(adcCnt>5)
//	{
//		adcCnt=0;
//	}
  /* USER CODE END ADC_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	24000104 	.word	0x24000104

08001814 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001818:	4802      	ldr	r0, [pc, #8]	@ (8001824 <I2C1_EV_IRQHandler+0x10>)
 800181a:	f005 f811 	bl	8006840 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	24000280 	.word	0x24000280

08001828 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800182c:	4802      	ldr	r0, [pc, #8]	@ (8001838 <I2C1_ER_IRQHandler+0x10>)
 800182e:	f005 f821 	bl	8006874 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	24000280 	.word	0x24000280

0800183c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
		adcVal[adcCnt++] = HAL_ADC_GetValue(&hadc1);
 8001844:	480c      	ldr	r0, [pc, #48]	@ (8001878 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001846:	f000 ffa1 	bl	800278c <HAL_ADC_GetValue>
 800184a:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <HAL_ADC_ConvCpltCallback+0x40>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	1c5a      	adds	r2, r3, #1
 8001850:	b2d1      	uxtb	r1, r2
 8001852:	4a0a      	ldr	r2, [pc, #40]	@ (800187c <HAL_ADC_ConvCpltCallback+0x40>)
 8001854:	7011      	strb	r1, [r2, #0]
 8001856:	461a      	mov	r2, r3
 8001858:	b281      	uxth	r1, r0
 800185a:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <HAL_ADC_ConvCpltCallback+0x44>)
 800185c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		if(adcCnt>5)
 8001860:	4b06      	ldr	r3, [pc, #24]	@ (800187c <HAL_ADC_ConvCpltCallback+0x40>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b05      	cmp	r3, #5
 8001866:	d902      	bls.n	800186e <HAL_ADC_ConvCpltCallback+0x32>
		{
			adcCnt=0;
 8001868:	4b04      	ldr	r3, [pc, #16]	@ (800187c <HAL_ADC_ConvCpltCallback+0x40>)
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
		}
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	24000104 	.word	0x24000104
 800187c:	240004fe 	.word	0x240004fe
 8001880:	240004f0 	.word	0x240004f0

08001884 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return 1;
 8001888:	2301      	movs	r3, #1
}
 800188a:	4618      	mov	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <_kill>:

int _kill(int pid, int sig)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800189e:	f00f fd55 	bl	801134c <__errno>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2216      	movs	r2, #22
 80018a6:	601a      	str	r2, [r3, #0]
  return -1;
 80018a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <_exit>:

void _exit (int status)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018bc:	f04f 31ff 	mov.w	r1, #4294967295
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff ffe7 	bl	8001894 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018c6:	bf00      	nop
 80018c8:	e7fd      	b.n	80018c6 <_exit+0x12>

080018ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b086      	sub	sp, #24
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	60f8      	str	r0, [r7, #12]
 80018d2:	60b9      	str	r1, [r7, #8]
 80018d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d6:	2300      	movs	r3, #0
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	e00a      	b.n	80018f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018dc:	f3af 8000 	nop.w
 80018e0:	4601      	mov	r1, r0
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	1c5a      	adds	r2, r3, #1
 80018e6:	60ba      	str	r2, [r7, #8]
 80018e8:	b2ca      	uxtb	r2, r1
 80018ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	3301      	adds	r3, #1
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	dbf0      	blt.n	80018dc <_read+0x12>
  }

  return len;
 80018fa:	687b      	ldr	r3, [r7, #4]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3718      	adds	r7, #24
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	e009      	b.n	800192a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	1c5a      	adds	r2, r3, #1
 800191a:	60ba      	str	r2, [r7, #8]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	3301      	adds	r3, #1
 8001928:	617b      	str	r3, [r7, #20]
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	429a      	cmp	r2, r3
 8001930:	dbf1      	blt.n	8001916 <_write+0x12>
  }
  return len;
 8001932:	687b      	ldr	r3, [r7, #4]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <_close>:

int _close(int file)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001944:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001964:	605a      	str	r2, [r3, #4]
  return 0;
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_isatty>:

int _isatty(int file)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800197c:	2301      	movs	r3, #1
}
 800197e:	4618      	mov	r0, r3
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800198a:	b480      	push	{r7}
 800198c:	b085      	sub	sp, #20
 800198e:	af00      	add	r7, sp, #0
 8001990:	60f8      	str	r0, [r7, #12]
 8001992:	60b9      	str	r1, [r7, #8]
 8001994:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001996:	2300      	movs	r3, #0
}
 8001998:	4618      	mov	r0, r3
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019ac:	4a14      	ldr	r2, [pc, #80]	@ (8001a00 <_sbrk+0x5c>)
 80019ae:	4b15      	ldr	r3, [pc, #84]	@ (8001a04 <_sbrk+0x60>)
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019b8:	4b13      	ldr	r3, [pc, #76]	@ (8001a08 <_sbrk+0x64>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d102      	bne.n	80019c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019c0:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <_sbrk+0x64>)
 80019c2:	4a12      	ldr	r2, [pc, #72]	@ (8001a0c <_sbrk+0x68>)
 80019c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019c6:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <_sbrk+0x64>)
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d207      	bcs.n	80019e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019d4:	f00f fcba 	bl	801134c <__errno>
 80019d8:	4603      	mov	r3, r0
 80019da:	220c      	movs	r2, #12
 80019dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
 80019e2:	e009      	b.n	80019f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019e4:	4b08      	ldr	r3, [pc, #32]	@ (8001a08 <_sbrk+0x64>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ea:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <_sbrk+0x64>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4413      	add	r3, r2
 80019f2:	4a05      	ldr	r2, [pc, #20]	@ (8001a08 <_sbrk+0x64>)
 80019f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019f6:	68fb      	ldr	r3, [r7, #12]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3718      	adds	r7, #24
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	24080000 	.word	0x24080000
 8001a04:	00000400 	.word	0x00000400
 8001a08:	24000500 	.word	0x24000500
 8001a0c:	240018a8 	.word	0x240018a8

08001a10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a14:	4b37      	ldr	r3, [pc, #220]	@ (8001af4 <SystemInit+0xe4>)
 8001a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a1a:	4a36      	ldr	r2, [pc, #216]	@ (8001af4 <SystemInit+0xe4>)
 8001a1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a24:	4b34      	ldr	r3, [pc, #208]	@ (8001af8 <SystemInit+0xe8>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 030f 	and.w	r3, r3, #15
 8001a2c:	2b06      	cmp	r3, #6
 8001a2e:	d807      	bhi.n	8001a40 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a30:	4b31      	ldr	r3, [pc, #196]	@ (8001af8 <SystemInit+0xe8>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f023 030f 	bic.w	r3, r3, #15
 8001a38:	4a2f      	ldr	r2, [pc, #188]	@ (8001af8 <SystemInit+0xe8>)
 8001a3a:	f043 0307 	orr.w	r3, r3, #7
 8001a3e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001a40:	4b2e      	ldr	r3, [pc, #184]	@ (8001afc <SystemInit+0xec>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a2d      	ldr	r2, [pc, #180]	@ (8001afc <SystemInit+0xec>)
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001afc <SystemInit+0xec>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001a52:	4b2a      	ldr	r3, [pc, #168]	@ (8001afc <SystemInit+0xec>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	4929      	ldr	r1, [pc, #164]	@ (8001afc <SystemInit+0xec>)
 8001a58:	4b29      	ldr	r3, [pc, #164]	@ (8001b00 <SystemInit+0xf0>)
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a5e:	4b26      	ldr	r3, [pc, #152]	@ (8001af8 <SystemInit+0xe8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0308 	and.w	r3, r3, #8
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d007      	beq.n	8001a7a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a6a:	4b23      	ldr	r3, [pc, #140]	@ (8001af8 <SystemInit+0xe8>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f023 030f 	bic.w	r3, r3, #15
 8001a72:	4a21      	ldr	r2, [pc, #132]	@ (8001af8 <SystemInit+0xe8>)
 8001a74:	f043 0307 	orr.w	r3, r3, #7
 8001a78:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001a7a:	4b20      	ldr	r3, [pc, #128]	@ (8001afc <SystemInit+0xec>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001a80:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <SystemInit+0xec>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001a86:	4b1d      	ldr	r3, [pc, #116]	@ (8001afc <SystemInit+0xec>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001afc <SystemInit+0xec>)
 8001a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8001b04 <SystemInit+0xf4>)
 8001a90:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001a92:	4b1a      	ldr	r3, [pc, #104]	@ (8001afc <SystemInit+0xec>)
 8001a94:	4a1c      	ldr	r2, [pc, #112]	@ (8001b08 <SystemInit+0xf8>)
 8001a96:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001a98:	4b18      	ldr	r3, [pc, #96]	@ (8001afc <SystemInit+0xec>)
 8001a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8001b0c <SystemInit+0xfc>)
 8001a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001a9e:	4b17      	ldr	r3, [pc, #92]	@ (8001afc <SystemInit+0xec>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001aa4:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <SystemInit+0xec>)
 8001aa6:	4a19      	ldr	r2, [pc, #100]	@ (8001b0c <SystemInit+0xfc>)
 8001aa8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001aaa:	4b14      	ldr	r3, [pc, #80]	@ (8001afc <SystemInit+0xec>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001ab0:	4b12      	ldr	r3, [pc, #72]	@ (8001afc <SystemInit+0xec>)
 8001ab2:	4a16      	ldr	r2, [pc, #88]	@ (8001b0c <SystemInit+0xfc>)
 8001ab4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <SystemInit+0xec>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001abc:	4b0f      	ldr	r3, [pc, #60]	@ (8001afc <SystemInit+0xec>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a0e      	ldr	r2, [pc, #56]	@ (8001afc <SystemInit+0xec>)
 8001ac2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ac6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <SystemInit+0xec>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <SystemInit+0x100>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	4b10      	ldr	r3, [pc, #64]	@ (8001b14 <SystemInit+0x104>)
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ada:	d202      	bcs.n	8001ae2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001adc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b18 <SystemInit+0x108>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <SystemInit+0x10c>)
 8001ae4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001ae8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	e000ed00 	.word	0xe000ed00
 8001af8:	52002000 	.word	0x52002000
 8001afc:	58024400 	.word	0x58024400
 8001b00:	eaf6ed7f 	.word	0xeaf6ed7f
 8001b04:	02020200 	.word	0x02020200
 8001b08:	01ff0000 	.word	0x01ff0000
 8001b0c:	01010280 	.word	0x01010280
 8001b10:	5c001000 	.word	0x5c001000
 8001b14:	ffff0000 	.word	0xffff0000
 8001b18:	51008108 	.word	0x51008108
 8001b1c:	52004000 	.word	0x52004000

08001b20 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001b24:	4b09      	ldr	r3, [pc, #36]	@ (8001b4c <ExitRun0Mode+0x2c>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	4a08      	ldr	r2, [pc, #32]	@ (8001b4c <ExitRun0Mode+0x2c>)
 8001b2a:	f043 0302 	orr.w	r3, r3, #2
 8001b2e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001b30:	bf00      	nop
 8001b32:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <ExitRun0Mode+0x2c>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d0f9      	beq.n	8001b32 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001b3e:	bf00      	nop
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	58024800 	.word	0x58024800

08001b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b50:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001b8c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001b54:	f7ff ffe4 	bl	8001b20 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b58:	f7ff ff5a 	bl	8001a10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b5c:	480c      	ldr	r0, [pc, #48]	@ (8001b90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b5e:	490d      	ldr	r1, [pc, #52]	@ (8001b94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b60:	4a0d      	ldr	r2, [pc, #52]	@ (8001b98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b64:	e002      	b.n	8001b6c <LoopCopyDataInit>

08001b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6a:	3304      	adds	r3, #4

08001b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b70:	d3f9      	bcc.n	8001b66 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b72:	4a0a      	ldr	r2, [pc, #40]	@ (8001b9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b74:	4c0a      	ldr	r4, [pc, #40]	@ (8001ba0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b78:	e001      	b.n	8001b7e <LoopFillZerobss>

08001b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b7c:	3204      	adds	r2, #4

08001b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b80:	d3fb      	bcc.n	8001b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b82:	f00f fbe9 	bl	8011358 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b86:	f7fe fbfb 	bl	8000380 <main>
  bx  lr
 8001b8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b8c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b90:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b94:	240000e8 	.word	0x240000e8
  ldr r2, =_sidata
 8001b98:	08012a64 	.word	0x08012a64
  ldr r2, =_sbss
 8001b9c:	240000e8 	.word	0x240000e8
  ldr r4, =_ebss
 8001ba0:	240018a4 	.word	0x240018a4

08001ba4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC3_IRQHandler>
	...

08001ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bae:	2003      	movs	r0, #3
 8001bb0:	f001 fed4 	bl	800395c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001bb4:	f006 feb0 	bl	8008918 <HAL_RCC_GetSysClockFreq>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	4b15      	ldr	r3, [pc, #84]	@ (8001c10 <HAL_Init+0x68>)
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	0a1b      	lsrs	r3, r3, #8
 8001bc0:	f003 030f 	and.w	r3, r3, #15
 8001bc4:	4913      	ldr	r1, [pc, #76]	@ (8001c14 <HAL_Init+0x6c>)
 8001bc6:	5ccb      	ldrb	r3, [r1, r3]
 8001bc8:	f003 031f 	and.w	r3, r3, #31
 8001bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c10 <HAL_Init+0x68>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	f003 030f 	and.w	r3, r3, #15
 8001bda:	4a0e      	ldr	r2, [pc, #56]	@ (8001c14 <HAL_Init+0x6c>)
 8001bdc:	5cd3      	ldrb	r3, [r2, r3]
 8001bde:	f003 031f 	and.w	r3, r3, #31
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	fa22 f303 	lsr.w	r3, r2, r3
 8001be8:	4a0b      	ldr	r2, [pc, #44]	@ (8001c18 <HAL_Init+0x70>)
 8001bea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001bec:	4a0b      	ldr	r2, [pc, #44]	@ (8001c1c <HAL_Init+0x74>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bf2:	2005      	movs	r0, #5
 8001bf4:	f000 f814 	bl	8001c20 <HAL_InitTick>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e002      	b.n	8001c08 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c02:	f7ff fa39 	bl	8001078 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	58024400 	.word	0x58024400
 8001c14:	08012044 	.word	0x08012044
 8001c18:	2400005c 	.word	0x2400005c
 8001c1c:	24000058 	.word	0x24000058

08001c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001c28:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <HAL_InitTick+0x60>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e021      	b.n	8001c78 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001c34:	4b13      	ldr	r3, [pc, #76]	@ (8001c84 <HAL_InitTick+0x64>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <HAL_InitTick+0x60>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f001 feb9 	bl	80039c2 <HAL_SYSTICK_Config>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e00e      	b.n	8001c78 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b0f      	cmp	r3, #15
 8001c5e:	d80a      	bhi.n	8001c76 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c60:	2200      	movs	r2, #0
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295
 8001c68:	f001 fe83 	bl	8003972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c6c:	4a06      	ldr	r2, [pc, #24]	@ (8001c88 <HAL_InitTick+0x68>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	e000      	b.n	8001c78 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	24000064 	.word	0x24000064
 8001c84:	24000058 	.word	0x24000058
 8001c88:	24000060 	.word	0x24000060

08001c8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c90:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <HAL_IncTick+0x20>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_IncTick+0x24>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	4a04      	ldr	r2, [pc, #16]	@ (8001cb0 <HAL_IncTick+0x24>)
 8001c9e:	6013      	str	r3, [r2, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	24000064 	.word	0x24000064
 8001cb0:	24000504 	.word	0x24000504

08001cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb8:	4b03      	ldr	r3, [pc, #12]	@ (8001cc8 <HAL_GetTick+0x14>)
 8001cba:	681b      	ldr	r3, [r3, #0]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	24000504 	.word	0x24000504

08001ccc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001cd0:	4b03      	ldr	r3, [pc, #12]	@ (8001ce0 <HAL_GetREVID+0x14>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	0c1b      	lsrs	r3, r3, #16
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	5c001000 	.word	0x5c001000

08001ce4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT4 around 1.5 V.
  *                                                This requires VDDA equal to or higher than 1.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001cf4:	4904      	ldr	r1, [pc, #16]	@ (8001d08 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	600b      	str	r3, [r1, #0]
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	58003c00 	.word	0x58003c00

08001d0c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f023 0202 	bic.w	r2, r3, #2
 8001d1c:	4904      	ldr	r1, [pc, #16]	@ (8001d30 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	600b      	str	r3, [r1, #0]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	58003c00 	.word	0x58003c00

08001d34 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8001d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d78 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d78 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001d46:	f7ff ffb5 	bl	8001cb4 <HAL_GetTick>
 8001d4a:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8001d4c:	e008      	b.n	8001d60 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8001d4e:	f7ff ffb1 	bl	8001cb4 <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b0a      	cmp	r3, #10
 8001d5a:	d901      	bls.n	8001d60 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e006      	b.n	8001d6e <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8001d60:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0308 	and.w	r3, r3, #8
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0f0      	beq.n	8001d4e <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	58003c00 	.word	0x58003c00

08001d7c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	431a      	orrs	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	609a      	str	r2, [r3, #8]
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	431a      	orrs	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	609a      	str	r2, [r3, #8]
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b087      	sub	sp, #28
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d107      	bne.n	8001e08 <LL_ADC_SetChannelPreselection+0x24>
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	0e9b      	lsrs	r3, r3, #26
 8001dfc:	f003 031f 	and.w	r3, r3, #31
 8001e00:	2201      	movs	r2, #1
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	e015      	b.n	8001e34 <LL_ADC_SetChannelPreselection+0x50>
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	fa93 f3a3 	rbit	r3, r3
 8001e12:	60fb      	str	r3, [r7, #12]
  return result;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001e1e:	2320      	movs	r3, #32
 8001e20:	e003      	b.n	8001e2a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	fab3 f383 	clz	r3, r3
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	f003 031f 	and.w	r3, r3, #31
 8001e2e:	2201      	movs	r2, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	69d2      	ldr	r2, [r2, #28]
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001e3e:	bf00      	nop
 8001e40:	371c      	adds	r7, #28
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b087      	sub	sp, #28
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	60f8      	str	r0, [r7, #12]
 8001e52:	60b9      	str	r1, [r7, #8]
 8001e54:	607a      	str	r2, [r7, #4]
 8001e56:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3360      	adds	r3, #96	@ 0x60
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	430b      	orrs	r3, r1
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001e7e:	bf00      	nop
 8001e80:	371c      	adds	r7, #28
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b085      	sub	sp, #20
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	60b9      	str	r1, [r7, #8]
 8001e94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	f003 031f 	and.w	r3, r3, #31
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eaa:	431a      	orrs	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	611a      	str	r2, [r3, #16]
}
 8001eb0:	bf00      	nop
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b087      	sub	sp, #28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	3360      	adds	r3, #96	@ 0x60
 8001ecc:	461a      	mov	r2, r3
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	601a      	str	r2, [r3, #0]
  }
}
 8001ee6:	bf00      	nop
 8001ee8:	371c      	adds	r7, #28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f06:	2301      	movs	r3, #1
 8001f08:	e000      	b.n	8001f0c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b087      	sub	sp, #28
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	3330      	adds	r3, #48	@ 0x30
 8001f28:	461a      	mov	r2, r3
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	0a1b      	lsrs	r3, r3, #8
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	f003 030c 	and.w	r3, r3, #12
 8001f34:	4413      	add	r3, r2
 8001f36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	f003 031f 	and.w	r3, r3, #31
 8001f42:	211f      	movs	r1, #31
 8001f44:	fa01 f303 	lsl.w	r3, r1, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	0e9b      	lsrs	r3, r3, #26
 8001f50:	f003 011f 	and.w	r1, r3, #31
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f003 031f 	and.w	r3, r3, #31
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f64:	bf00      	nop
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d101      	bne.n	8001f88 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001f84:	2301      	movs	r3, #1
 8001f86:	e000      	b.n	8001f8a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b087      	sub	sp, #28
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	60f8      	str	r0, [r7, #12]
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	3314      	adds	r3, #20
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	0e5b      	lsrs	r3, r3, #25
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	4413      	add	r3, r2
 8001fb4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	0d1b      	lsrs	r3, r3, #20
 8001fbe:	f003 031f 	and.w	r3, r3, #31
 8001fc2:	2107      	movs	r1, #7
 8001fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	401a      	ands	r2, r3
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	0d1b      	lsrs	r3, r3, #20
 8001fd0:	f003 031f 	and.w	r3, r3, #31
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001fe0:	bf00      	nop
 8001fe2:	371c      	adds	r7, #28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002004:	43db      	mvns	r3, r3
 8002006:	401a      	ands	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f003 0318 	and.w	r3, r3, #24
 800200e:	4908      	ldr	r1, [pc, #32]	@ (8002030 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002010:	40d9      	lsrs	r1, r3
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	400b      	ands	r3, r1
 8002016:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800201a:	431a      	orrs	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	000fffff 	.word	0x000fffff

08002034 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 031f 	and.w	r3, r3, #31
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	4b04      	ldr	r3, [pc, #16]	@ (800208c <LL_ADC_DisableDeepPowerDown+0x20>)
 800207a:	4013      	ands	r3, r2
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	6093      	str	r3, [r2, #8]
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	5fffffc0 	.word	0x5fffffc0

08002090 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80020a4:	d101      	bne.n	80020aa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <LL_ADC_EnableInternalRegulator+0x24>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	6fffffc0 	.word	0x6fffffc0

080020e0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80020f4:	d101      	bne.n	80020fa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020f6:	2301      	movs	r3, #1
 80020f8:	e000      	b.n	80020fc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	4b05      	ldr	r3, [pc, #20]	@ (800212c <LL_ADC_Enable+0x24>)
 8002116:	4013      	ands	r3, r2
 8002118:	f043 0201 	orr.w	r2, r3, #1
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	7fffffc0 	.word	0x7fffffc0

08002130 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	2b01      	cmp	r3, #1
 8002142:	d101      	bne.n	8002148 <LL_ADC_IsEnabled+0x18>
 8002144:	2301      	movs	r3, #1
 8002146:	e000      	b.n	800214a <LL_ADC_IsEnabled+0x1a>
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
	...

08002158 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	4b05      	ldr	r3, [pc, #20]	@ (800217c <LL_ADC_REG_StartConversion+0x24>)
 8002166:	4013      	ands	r3, r2
 8002168:	f043 0204 	orr.w	r2, r3, #4
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	7fffffc0 	.word	0x7fffffc0

08002180 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	2b04      	cmp	r3, #4
 8002192:	d101      	bne.n	8002198 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002194:	2301      	movs	r3, #1
 8002196:	e000      	b.n	800219a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr

080021a6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021a6:	b480      	push	{r7}
 80021a8:	b083      	sub	sp, #12
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0308 	and.w	r3, r3, #8
 80021b6:	2b08      	cmp	r3, #8
 80021b8:	d101      	bne.n	80021be <LL_ADC_INJ_IsConversionOngoing+0x18>
 80021ba:	2301      	movs	r3, #1
 80021bc:	e000      	b.n	80021c0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021cc:	b590      	push	{r4, r7, lr}
 80021ce:	b089      	sub	sp, #36	@ 0x24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80021d8:	2300      	movs	r3, #0
 80021da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e18f      	b.n	8002506 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d109      	bne.n	8002208 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7fe ff6f 	bl	80010d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff3f 	bl	8002090 <LL_ADC_IsDeepPowerDownEnabled>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d004      	beq.n	8002222 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff ff25 	bl	800206c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff5a 	bl	80020e0 <LL_ADC_IsInternalRegulatorEnabled>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d114      	bne.n	800225c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff3e 	bl	80020b8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800223c:	4b87      	ldr	r3, [pc, #540]	@ (800245c <HAL_ADC_Init+0x290>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	099b      	lsrs	r3, r3, #6
 8002242:	4a87      	ldr	r2, [pc, #540]	@ (8002460 <HAL_ADC_Init+0x294>)
 8002244:	fba2 2303 	umull	r2, r3, r2, r3
 8002248:	099b      	lsrs	r3, r3, #6
 800224a:	3301      	adds	r3, #1
 800224c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800224e:	e002      	b.n	8002256 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	3b01      	subs	r3, #1
 8002254:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1f9      	bne.n	8002250 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff ff3d 	bl	80020e0 <LL_ADC_IsInternalRegulatorEnabled>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d10d      	bne.n	8002288 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002270:	f043 0210 	orr.w	r2, r3, #16
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800227c:	f043 0201 	orr.w	r2, r3, #1
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff ff77 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 8002292:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002298:	f003 0310 	and.w	r3, r3, #16
 800229c:	2b00      	cmp	r3, #0
 800229e:	f040 8129 	bne.w	80024f4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f040 8125 	bne.w	80024f4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ae:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80022b2:	f043 0202 	orr.w	r2, r3, #2
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff ff36 	bl	8002130 <LL_ADC_IsEnabled>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d136      	bne.n	8002338 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a65      	ldr	r2, [pc, #404]	@ (8002464 <HAL_ADC_Init+0x298>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d004      	beq.n	80022de <HAL_ADC_Init+0x112>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a63      	ldr	r2, [pc, #396]	@ (8002468 <HAL_ADC_Init+0x29c>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d10e      	bne.n	80022fc <HAL_ADC_Init+0x130>
 80022de:	4861      	ldr	r0, [pc, #388]	@ (8002464 <HAL_ADC_Init+0x298>)
 80022e0:	f7ff ff26 	bl	8002130 <LL_ADC_IsEnabled>
 80022e4:	4604      	mov	r4, r0
 80022e6:	4860      	ldr	r0, [pc, #384]	@ (8002468 <HAL_ADC_Init+0x29c>)
 80022e8:	f7ff ff22 	bl	8002130 <LL_ADC_IsEnabled>
 80022ec:	4603      	mov	r3, r0
 80022ee:	4323      	orrs	r3, r4
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	bf0c      	ite	eq
 80022f4:	2301      	moveq	r3, #1
 80022f6:	2300      	movne	r3, #0
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	e008      	b.n	800230e <HAL_ADC_Init+0x142>
 80022fc:	485b      	ldr	r0, [pc, #364]	@ (800246c <HAL_ADC_Init+0x2a0>)
 80022fe:	f7ff ff17 	bl	8002130 <LL_ADC_IsEnabled>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	bf0c      	ite	eq
 8002308:	2301      	moveq	r3, #1
 800230a:	2300      	movne	r3, #0
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d012      	beq.n	8002338 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a53      	ldr	r2, [pc, #332]	@ (8002464 <HAL_ADC_Init+0x298>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d004      	beq.n	8002326 <HAL_ADC_Init+0x15a>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a51      	ldr	r2, [pc, #324]	@ (8002468 <HAL_ADC_Init+0x29c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d101      	bne.n	800232a <HAL_ADC_Init+0x15e>
 8002326:	4a52      	ldr	r2, [pc, #328]	@ (8002470 <HAL_ADC_Init+0x2a4>)
 8002328:	e000      	b.n	800232c <HAL_ADC_Init+0x160>
 800232a:	4a52      	ldr	r2, [pc, #328]	@ (8002474 <HAL_ADC_Init+0x2a8>)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4619      	mov	r1, r3
 8002332:	4610      	mov	r0, r2
 8002334:	f7ff fd22 	bl	8001d7c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002338:	f7ff fcc8 	bl	8001ccc <HAL_GetREVID>
 800233c:	4603      	mov	r3, r0
 800233e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002342:	4293      	cmp	r3, r2
 8002344:	d914      	bls.n	8002370 <HAL_ADC_Init+0x1a4>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	2b10      	cmp	r3, #16
 800234c:	d110      	bne.n	8002370 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	7d5b      	ldrb	r3, [r3, #21]
 8002352:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002358:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800235e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	7f1b      	ldrb	r3, [r3, #28]
 8002364:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002366:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002368:	f043 030c 	orr.w	r3, r3, #12
 800236c:	61bb      	str	r3, [r7, #24]
 800236e:	e00d      	b.n	800238c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	7d5b      	ldrb	r3, [r3, #21]
 8002374:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800237a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002380:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	7f1b      	ldrb	r3, [r3, #28]
 8002386:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002388:	4313      	orrs	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	7f1b      	ldrb	r3, [r3, #28]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d106      	bne.n	80023a2 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	3b01      	subs	r3, #1
 800239a:	045b      	lsls	r3, r3, #17
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d009      	beq.n	80023be <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002478 <HAL_ADC_Init+0x2ac>)
 80023c6:	4013      	ands	r3, r2
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	6812      	ldr	r2, [r2, #0]
 80023cc:	69b9      	ldr	r1, [r7, #24]
 80023ce:	430b      	orrs	r3, r1
 80023d0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff fed2 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 80023dc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff fedf 	bl	80021a6 <LL_ADC_INJ_IsConversionOngoing>
 80023e8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d15f      	bne.n	80024b0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d15c      	bne.n	80024b0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	7d1b      	ldrb	r3, [r3, #20]
 80023fa:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002400:	4313      	orrs	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	4b1c      	ldr	r3, [pc, #112]	@ (800247c <HAL_ADC_Init+0x2b0>)
 800240c:	4013      	ands	r3, r2
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	69b9      	ldr	r1, [r7, #24]
 8002414:	430b      	orrs	r3, r1
 8002416:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800241e:	2b01      	cmp	r3, #1
 8002420:	d130      	bne.n	8002484 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002426:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	691a      	ldr	r2, [r3, #16]
 800242e:	4b14      	ldr	r3, [pc, #80]	@ (8002480 <HAL_ADC_Init+0x2b4>)
 8002430:	4013      	ands	r3, r2
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002436:	3a01      	subs	r2, #1
 8002438:	0411      	lsls	r1, r2, #16
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800243e:	4311      	orrs	r1, r2
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002444:	4311      	orrs	r1, r2
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800244a:	430a      	orrs	r2, r1
 800244c:	431a      	orrs	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0201 	orr.w	r2, r2, #1
 8002456:	611a      	str	r2, [r3, #16]
 8002458:	e01c      	b.n	8002494 <HAL_ADC_Init+0x2c8>
 800245a:	bf00      	nop
 800245c:	24000058 	.word	0x24000058
 8002460:	053e2d63 	.word	0x053e2d63
 8002464:	40022000 	.word	0x40022000
 8002468:	40022100 	.word	0x40022100
 800246c:	58026000 	.word	0x58026000
 8002470:	40022300 	.word	0x40022300
 8002474:	58026300 	.word	0x58026300
 8002478:	fff0c003 	.word	0xfff0c003
 800247c:	ffffbffc 	.word	0xffffbffc
 8002480:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	691a      	ldr	r2, [r3, #16]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f022 0201 	bic.w	r2, r2, #1
 8002492:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 ff44 	bl	8003338 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d10c      	bne.n	80024d2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	f023 010f 	bic.w	r1, r3, #15
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	1e5a      	subs	r2, r3, #1
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80024d0:	e007      	b.n	80024e2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 020f 	bic.w	r2, r2, #15
 80024e0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e6:	f023 0303 	bic.w	r3, r3, #3
 80024ea:	f043 0201 	orr.w	r2, r3, #1
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	655a      	str	r2, [r3, #84]	@ 0x54
 80024f2:	e007      	b.n	8002504 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f8:	f043 0210 	orr.w	r2, r3, #16
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002504:	7ffb      	ldrb	r3, [r7, #31]
}
 8002506:	4618      	mov	r0, r3
 8002508:	3724      	adds	r7, #36	@ 0x24
 800250a:	46bd      	mov	sp, r7
 800250c:	bd90      	pop	{r4, r7, pc}
 800250e:	bf00      	nop

08002510 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a92      	ldr	r2, [pc, #584]	@ (8002768 <HAL_ADC_Start_IT+0x258>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d004      	beq.n	800252c <HAL_ADC_Start_IT+0x1c>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a91      	ldr	r2, [pc, #580]	@ (800276c <HAL_ADC_Start_IT+0x25c>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d101      	bne.n	8002530 <HAL_ADC_Start_IT+0x20>
 800252c:	4b90      	ldr	r3, [pc, #576]	@ (8002770 <HAL_ADC_Start_IT+0x260>)
 800252e:	e000      	b.n	8002532 <HAL_ADC_Start_IT+0x22>
 8002530:	4b90      	ldr	r3, [pc, #576]	@ (8002774 <HAL_ADC_Start_IT+0x264>)
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fd7e 	bl	8002034 <LL_ADC_GetMultimode>
 8002538:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fe1e 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	f040 8118 	bne.w	800277c <HAL_ADC_Start_IT+0x26c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_ADC_Start_IT+0x4a>
 8002556:	2302      	movs	r3, #2
 8002558:	e113      	b.n	8002782 <HAL_ADC_Start_IT+0x272>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 fe5e 	bl	8003224 <ADC_Enable>
 8002568:	4603      	mov	r3, r0
 800256a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800256c:	7dfb      	ldrb	r3, [r7, #23]
 800256e:	2b00      	cmp	r3, #0
 8002570:	f040 80f5 	bne.w	800275e <HAL_ADC_Start_IT+0x24e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002578:	4b7f      	ldr	r3, [pc, #508]	@ (8002778 <HAL_ADC_Start_IT+0x268>)
 800257a:	4013      	ands	r3, r2
 800257c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a78      	ldr	r2, [pc, #480]	@ (800276c <HAL_ADC_Start_IT+0x25c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d002      	beq.n	8002594 <HAL_ADC_Start_IT+0x84>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	e000      	b.n	8002596 <HAL_ADC_Start_IT+0x86>
 8002594:	4b74      	ldr	r3, [pc, #464]	@ (8002768 <HAL_ADC_Start_IT+0x258>)
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6812      	ldr	r2, [r2, #0]
 800259a:	4293      	cmp	r3, r2
 800259c:	d002      	beq.n	80025a4 <HAL_ADC_Start_IT+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d105      	bne.n	80025b0 <HAL_ADC_Start_IT+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d006      	beq.n	80025ca <HAL_ADC_Start_IT+0xba>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c0:	f023 0206 	bic.w	r2, r3, #6
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80025c8:	e002      	b.n	80025d0 <HAL_ADC_Start_IT+0xc0>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	221c      	movs	r2, #28
 80025d6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	685a      	ldr	r2, [r3, #4]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f022 021c 	bic.w	r2, r2, #28
 80025ee:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d108      	bne.n	800260a <HAL_ADC_Start_IT+0xfa>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f042 0208 	orr.w	r2, r2, #8
 8002606:	605a      	str	r2, [r3, #4]
          break;
 8002608:	e008      	b.n	800261c <HAL_ADC_Start_IT+0x10c>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f042 0204 	orr.w	r2, r2, #4
 8002618:	605a      	str	r2, [r3, #4]
          break;
 800261a:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002620:	2b00      	cmp	r3, #0
 8002622:	d107      	bne.n	8002634 <HAL_ADC_Start_IT+0x124>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f042 0210 	orr.w	r2, r2, #16
 8002632:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a4c      	ldr	r2, [pc, #304]	@ (800276c <HAL_ADC_Start_IT+0x25c>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d002      	beq.n	8002644 <HAL_ADC_Start_IT+0x134>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	e000      	b.n	8002646 <HAL_ADC_Start_IT+0x136>
 8002644:	4b48      	ldr	r3, [pc, #288]	@ (8002768 <HAL_ADC_Start_IT+0x258>)
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6812      	ldr	r2, [r2, #0]
 800264a:	4293      	cmp	r3, r2
 800264c:	d008      	beq.n	8002660 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d005      	beq.n	8002660 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	2b05      	cmp	r3, #5
 8002658:	d002      	beq.n	8002660 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	2b09      	cmp	r3, #9
 800265e:	d13a      	bne.n	80026d6 <HAL_ADC_Start_IT+0x1c6>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d02d      	beq.n	80026ca <HAL_ADC_Start_IT+0x1ba>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002672:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002676:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	2b08      	cmp	r3, #8
 8002684:	d110      	bne.n	80026a8 <HAL_ADC_Start_IT+0x198>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f022 0220 	bic.w	r2, r2, #32
 8002694:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026a4:	605a      	str	r2, [r3, #4]
              break;
 80026a6:	e010      	b.n	80026ca <HAL_ADC_Start_IT+0x1ba>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026b6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0220 	orr.w	r2, r2, #32
 80026c6:	605a      	str	r2, [r3, #4]
              break;
 80026c8:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff fd42 	bl	8002158 <LL_ADC_REG_StartConversion>
 80026d4:	e054      	b.n	8002780 <HAL_ADC_Start_IT+0x270>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a21      	ldr	r2, [pc, #132]	@ (800276c <HAL_ADC_Start_IT+0x25c>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d002      	beq.n	80026f2 <HAL_ADC_Start_IT+0x1e2>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	e000      	b.n	80026f4 <HAL_ADC_Start_IT+0x1e4>
 80026f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <HAL_ADC_Start_IT+0x258>)
 80026f4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d03e      	beq.n	8002780 <HAL_ADC_Start_IT+0x270>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002706:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800270a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	655a      	str	r2, [r3, #84]	@ 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	2b08      	cmp	r3, #8
 8002718:	d110      	bne.n	800273c <HAL_ADC_Start_IT+0x22c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 0220 	bic.w	r2, r2, #32
 8002728:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002738:	605a      	str	r2, [r3, #4]
              break;
 800273a:	e021      	b.n	8002780 <HAL_ADC_Start_IT+0x270>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800274a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0220 	orr.w	r2, r2, #32
 800275a:	605a      	str	r2, [r3, #4]
              break;
 800275c:	e010      	b.n	8002780 <HAL_ADC_Start_IT+0x270>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002766:	e00b      	b.n	8002780 <HAL_ADC_Start_IT+0x270>
 8002768:	40022000 	.word	0x40022000
 800276c:	40022100 	.word	0x40022100
 8002770:	40022300 	.word	0x40022300
 8002774:	58026300 	.word	0x58026300
 8002778:	fffff0fe 	.word	0xfffff0fe
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800277c:	2302      	movs	r3, #2
 800277e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002780:	7dfb      	ldrb	r3, [r7, #23]
}
 8002782:	4618      	mov	r0, r3
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop

0800278c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800279a:	4618      	mov	r0, r3
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
	...

080027a8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b08a      	sub	sp, #40	@ 0x28
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80027b0:	2300      	movs	r3, #0
 80027b2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a87      	ldr	r2, [pc, #540]	@ (80029e8 <HAL_ADC_IRQHandler+0x240>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d004      	beq.n	80027d8 <HAL_ADC_IRQHandler+0x30>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a86      	ldr	r2, [pc, #536]	@ (80029ec <HAL_ADC_IRQHandler+0x244>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d101      	bne.n	80027dc <HAL_ADC_IRQHandler+0x34>
 80027d8:	4b85      	ldr	r3, [pc, #532]	@ (80029f0 <HAL_ADC_IRQHandler+0x248>)
 80027da:	e000      	b.n	80027de <HAL_ADC_IRQHandler+0x36>
 80027dc:	4b85      	ldr	r3, [pc, #532]	@ (80029f4 <HAL_ADC_IRQHandler+0x24c>)
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fc28 	bl	8002034 <LL_ADC_GetMultimode>
 80027e4:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d017      	beq.n	8002820 <HAL_ADC_IRQHandler+0x78>
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d012      	beq.n	8002820 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027fe:	f003 0310 	and.w	r3, r3, #16
 8002802:	2b00      	cmp	r3, #0
 8002804:	d105      	bne.n	8002812 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 feea 	bl	80035ec <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2202      	movs	r2, #2
 800281e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f003 0304 	and.w	r3, r3, #4
 8002826:	2b00      	cmp	r3, #0
 8002828:	d004      	beq.n	8002834 <HAL_ADC_IRQHandler+0x8c>
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	f003 0304 	and.w	r3, r3, #4
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10a      	bne.n	800284a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 8083 	beq.w	8002946 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	f003 0308 	and.w	r3, r3, #8
 8002846:	2b00      	cmp	r3, #0
 8002848:	d07d      	beq.n	8002946 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800284e:	f003 0310 	and.w	r3, r3, #16
 8002852:	2b00      	cmp	r3, #0
 8002854:	d105      	bne.n	8002862 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800285a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff fb43 	bl	8001ef2 <LL_ADC_REG_IsTriggerSourceSWStart>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d062      	beq.n	8002938 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a5d      	ldr	r2, [pc, #372]	@ (80029ec <HAL_ADC_IRQHandler+0x244>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d002      	beq.n	8002882 <HAL_ADC_IRQHandler+0xda>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	e000      	b.n	8002884 <HAL_ADC_IRQHandler+0xdc>
 8002882:	4b59      	ldr	r3, [pc, #356]	@ (80029e8 <HAL_ADC_IRQHandler+0x240>)
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	4293      	cmp	r3, r2
 800288a:	d008      	beq.n	800289e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d005      	beq.n	800289e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2b05      	cmp	r3, #5
 8002896:	d002      	beq.n	800289e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	2b09      	cmp	r3, #9
 800289c:	d104      	bne.n	80028a8 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	623b      	str	r3, [r7, #32]
 80028a6:	e00c      	b.n	80028c2 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a4f      	ldr	r2, [pc, #316]	@ (80029ec <HAL_ADC_IRQHandler+0x244>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d002      	beq.n	80028b8 <HAL_ADC_IRQHandler+0x110>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	e000      	b.n	80028ba <HAL_ADC_IRQHandler+0x112>
 80028b8:	4b4b      	ldr	r3, [pc, #300]	@ (80029e8 <HAL_ADC_IRQHandler+0x240>)
 80028ba:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80028c2:	6a3b      	ldr	r3, [r7, #32]
 80028c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d135      	bne.n	8002938 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0308 	and.w	r3, r3, #8
 80028d6:	2b08      	cmp	r3, #8
 80028d8:	d12e      	bne.n	8002938 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7ff fc4e 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d11a      	bne.n	8002920 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 020c 	bic.w	r2, r2, #12
 80028f8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028fe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800290a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d112      	bne.n	8002938 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002916:	f043 0201 	orr.w	r2, r3, #1
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	655a      	str	r2, [r3, #84]	@ 0x54
 800291e:	e00b      	b.n	8002938 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002924:	f043 0210 	orr.w	r2, r3, #16
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002930:	f043 0201 	orr.w	r2, r3, #1
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7fe ff7f 	bl	800183c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	220c      	movs	r2, #12
 8002944:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	f003 0320 	and.w	r3, r3, #32
 800294c:	2b00      	cmp	r3, #0
 800294e:	d004      	beq.n	800295a <HAL_ADC_IRQHandler+0x1b2>
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	f003 0320 	and.w	r3, r3, #32
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10b      	bne.n	8002972 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 80a0 	beq.w	8002aa6 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 809a 	beq.w	8002aa6 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002976:	f003 0310 	and.w	r3, r3, #16
 800297a:	2b00      	cmp	r3, #0
 800297c:	d105      	bne.n	800298a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002982:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff faee 	bl	8001f70 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002994:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff faa9 	bl	8001ef2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029a0:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a11      	ldr	r2, [pc, #68]	@ (80029ec <HAL_ADC_IRQHandler+0x244>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d002      	beq.n	80029b2 <HAL_ADC_IRQHandler+0x20a>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	e000      	b.n	80029b4 <HAL_ADC_IRQHandler+0x20c>
 80029b2:	4b0d      	ldr	r3, [pc, #52]	@ (80029e8 <HAL_ADC_IRQHandler+0x240>)
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d008      	beq.n	80029ce <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d005      	beq.n	80029ce <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	2b06      	cmp	r3, #6
 80029c6:	d002      	beq.n	80029ce <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2b07      	cmp	r3, #7
 80029cc:	d104      	bne.n	80029d8 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	623b      	str	r3, [r7, #32]
 80029d6:	e014      	b.n	8002a02 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a03      	ldr	r2, [pc, #12]	@ (80029ec <HAL_ADC_IRQHandler+0x244>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d00a      	beq.n	80029f8 <HAL_ADC_IRQHandler+0x250>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	e008      	b.n	80029fa <HAL_ADC_IRQHandler+0x252>
 80029e8:	40022000 	.word	0x40022000
 80029ec:	40022100 	.word	0x40022100
 80029f0:	40022300 	.word	0x40022300
 80029f4:	58026300 	.word	0x58026300
 80029f8:	4b84      	ldr	r3, [pc, #528]	@ (8002c0c <HAL_ADC_IRQHandler+0x464>)
 80029fa:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d047      	beq.n	8002a98 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002a08:	6a3b      	ldr	r3, [r7, #32]
 8002a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_ADC_IRQHandler+0x27a>
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d03f      	beq.n	8002a98 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d13a      	bne.n	8002a98 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a2c:	2b40      	cmp	r3, #64	@ 0x40
 8002a2e:	d133      	bne.n	8002a98 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d12e      	bne.n	8002a98 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff fbb1 	bl	80021a6 <LL_ADC_INJ_IsConversionOngoing>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d11a      	bne.n	8002a80 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a58:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d112      	bne.n	8002a98 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a76:	f043 0201 	orr.w	r2, r3, #1
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a7e:	e00b      	b.n	8002a98 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a84:	f043 0210 	orr.w	r2, r3, #16
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a90:	f043 0201 	orr.w	r2, r3, #1
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 fd7f 	bl	800359c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2260      	movs	r2, #96	@ 0x60
 8002aa4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d011      	beq.n	8002ad4 <HAL_ADC_IRQHandler+0x32c>
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00c      	beq.n	8002ad4 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002abe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f8a8 	bl	8002c1c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2280      	movs	r2, #128	@ 0x80
 8002ad2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d012      	beq.n	8002b04 <HAL_ADC_IRQHandler+0x35c>
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00d      	beq.n	8002b04 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aec:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 fd65 	bl	80035c4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b02:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d012      	beq.n	8002b34 <HAL_ADC_IRQHandler+0x38c>
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d00d      	beq.n	8002b34 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b1c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 fd57 	bl	80035d8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	f003 0310 	and.w	r3, r3, #16
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d043      	beq.n	8002bc6 <HAL_ADC_IRQHandler+0x41e>
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	f003 0310 	and.w	r3, r3, #16
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d03e      	beq.n	8002bc6 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d102      	bne.n	8002b56 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002b50:	2301      	movs	r3, #1
 8002b52:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b54:	e021      	b.n	8002b9a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d015      	beq.n	8002b88 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a2a      	ldr	r2, [pc, #168]	@ (8002c0c <HAL_ADC_IRQHandler+0x464>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d004      	beq.n	8002b70 <HAL_ADC_IRQHandler+0x3c8>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a29      	ldr	r2, [pc, #164]	@ (8002c10 <HAL_ADC_IRQHandler+0x468>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d101      	bne.n	8002b74 <HAL_ADC_IRQHandler+0x3cc>
 8002b70:	4b28      	ldr	r3, [pc, #160]	@ (8002c14 <HAL_ADC_IRQHandler+0x46c>)
 8002b72:	e000      	b.n	8002b76 <HAL_ADC_IRQHandler+0x3ce>
 8002b74:	4b28      	ldr	r3, [pc, #160]	@ (8002c18 <HAL_ADC_IRQHandler+0x470>)
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7ff fa6a 	bl	8002050 <LL_ADC_GetMultiDMATransfer>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00b      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002b82:	2301      	movs	r3, #1
 8002b84:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b86:	e008      	b.n	8002b9a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f003 0303 	and.w	r3, r3, #3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002b96:	2301      	movs	r3, #1
 8002b98:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d10e      	bne.n	8002bbe <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb0:	f043 0202 	orr.w	r2, r3, #2
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 f839 	bl	8002c30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2210      	movs	r2, #16
 8002bc4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d018      	beq.n	8002c02 <HAL_ADC_IRQHandler+0x45a>
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d013      	beq.n	8002c02 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bde:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bea:	f043 0208 	orr.w	r2, r3, #8
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bfa:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 fcd7 	bl	80035b0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002c02:	bf00      	nop
 8002c04:	3728      	adds	r7, #40	@ 0x28
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	40022000 	.word	0x40022000
 8002c10:	40022100 	.word	0x40022100
 8002c14:	40022300 	.word	0x40022300
 8002c18:	58026300 	.word	0x58026300

08002c1c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002c44:	b590      	push	{r4, r7, lr}
 8002c46:	b08d      	sub	sp, #52	@ 0x34
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002c54:	2300      	movs	r3, #0
 8002c56:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	4a65      	ldr	r2, [pc, #404]	@ (8002df4 <HAL_ADC_ConfigChannel+0x1b0>)
 8002c5e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d101      	bne.n	8002c6e <HAL_ADC_ConfigChannel+0x2a>
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	e2c7      	b.n	80031fe <HAL_ADC_ConfigChannel+0x5ba>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff fa80 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f040 82ac 	bne.w	80031e0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	db2c      	blt.n	8002cea <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d108      	bne.n	8002cae <HAL_ADC_ConfigChannel+0x6a>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	0e9b      	lsrs	r3, r3, #26
 8002ca2:	f003 031f 	and.w	r3, r3, #31
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	e016      	b.n	8002cdc <HAL_ADC_ConfigChannel+0x98>
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	fa93 f3a3 	rbit	r3, r3
 8002cba:	613b      	str	r3, [r7, #16]
  return result;
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002cc6:	2320      	movs	r3, #32
 8002cc8:	e003      	b.n	8002cd2 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	fab3 f383 	clz	r3, r3
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	f003 031f 	and.w	r3, r3, #31
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6812      	ldr	r2, [r2, #0]
 8002ce0:	69d1      	ldr	r1, [r2, #28]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	6812      	ldr	r2, [r2, #0]
 8002ce6:	430b      	orrs	r3, r1
 8002ce8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	6859      	ldr	r1, [r3, #4]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	f7ff f90e 	bl	8001f18 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff fa3d 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 8002d06:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fa4a 	bl	80021a6 <LL_ADC_INJ_IsConversionOngoing>
 8002d12:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f040 80b8 	bne.w	8002e8c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f040 80b4 	bne.w	8002e8c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6818      	ldr	r0, [r3, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	6819      	ldr	r1, [r3, #0]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	461a      	mov	r2, r3
 8002d32:	f7ff f930 	bl	8001f96 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002d36:	4b30      	ldr	r3, [pc, #192]	@ (8002df8 <HAL_ADC_ConfigChannel+0x1b4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002d3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d42:	d10b      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x118>
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	695a      	ldr	r2, [r3, #20]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	089b      	lsrs	r3, r3, #2
 8002d50:	f003 0307 	and.w	r3, r3, #7
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	e01d      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x154>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	f003 0310 	and.w	r3, r3, #16
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10b      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x13e>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	695a      	ldr	r2, [r3, #20]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	089b      	lsrs	r3, r3, #2
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	e00a      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x154>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	695a      	ldr	r2, [r3, #20]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	089b      	lsrs	r3, r3, #2
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	d02c      	beq.n	8002dfc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6818      	ldr	r0, [r3, #0]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	6919      	ldr	r1, [r3, #16]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	6a3b      	ldr	r3, [r7, #32]
 8002db0:	f7ff f84b 	bl	8001e4a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	6919      	ldr	r1, [r3, #16]
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	7e5b      	ldrb	r3, [r3, #25]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d102      	bne.n	8002dca <HAL_ADC_ConfigChannel+0x186>
 8002dc4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002dc8:	e000      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x188>
 8002dca:	2300      	movs	r3, #0
 8002dcc:	461a      	mov	r2, r3
 8002dce:	f7ff f875 	bl	8001ebc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6818      	ldr	r0, [r3, #0]
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	6919      	ldr	r1, [r3, #16]
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	7e1b      	ldrb	r3, [r3, #24]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d102      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x1a4>
 8002de2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002de6:	e000      	b.n	8002dea <HAL_ADC_ConfigChannel+0x1a6>
 8002de8:	2300      	movs	r3, #0
 8002dea:	461a      	mov	r2, r3
 8002dec:	f7ff f84d 	bl	8001e8a <LL_ADC_SetDataRightShift>
 8002df0:	e04c      	b.n	8002e8c <HAL_ADC_ConfigChannel+0x248>
 8002df2:	bf00      	nop
 8002df4:	47ff0000 	.word	0x47ff0000
 8002df8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	069b      	lsls	r3, r3, #26
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d107      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e1e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	069b      	lsls	r3, r3, #26
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d107      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e42:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	069b      	lsls	r3, r3, #26
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d107      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e66:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e6e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	069b      	lsls	r3, r3, #26
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d107      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e8a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff f94d 	bl	8002130 <LL_ADC_IsEnabled>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f040 81aa 	bne.w	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	6819      	ldr	r1, [r3, #0]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	f7ff f89e 	bl	8001fec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	4a87      	ldr	r2, [pc, #540]	@ (80030d4 <HAL_ADC_ConfigChannel+0x490>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	f040 809a 	bne.w	8002ff0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4984      	ldr	r1, [pc, #528]	@ (80030d8 <HAL_ADC_ConfigChannel+0x494>)
 8002ec6:	428b      	cmp	r3, r1
 8002ec8:	d147      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x316>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4983      	ldr	r1, [pc, #524]	@ (80030dc <HAL_ADC_ConfigChannel+0x498>)
 8002ed0:	428b      	cmp	r3, r1
 8002ed2:	d040      	beq.n	8002f56 <HAL_ADC_ConfigChannel+0x312>
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4981      	ldr	r1, [pc, #516]	@ (80030e0 <HAL_ADC_ConfigChannel+0x49c>)
 8002eda:	428b      	cmp	r3, r1
 8002edc:	d039      	beq.n	8002f52 <HAL_ADC_ConfigChannel+0x30e>
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4980      	ldr	r1, [pc, #512]	@ (80030e4 <HAL_ADC_ConfigChannel+0x4a0>)
 8002ee4:	428b      	cmp	r3, r1
 8002ee6:	d032      	beq.n	8002f4e <HAL_ADC_ConfigChannel+0x30a>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	497e      	ldr	r1, [pc, #504]	@ (80030e8 <HAL_ADC_ConfigChannel+0x4a4>)
 8002eee:	428b      	cmp	r3, r1
 8002ef0:	d02b      	beq.n	8002f4a <HAL_ADC_ConfigChannel+0x306>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	497d      	ldr	r1, [pc, #500]	@ (80030ec <HAL_ADC_ConfigChannel+0x4a8>)
 8002ef8:	428b      	cmp	r3, r1
 8002efa:	d024      	beq.n	8002f46 <HAL_ADC_ConfigChannel+0x302>
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	497b      	ldr	r1, [pc, #492]	@ (80030f0 <HAL_ADC_ConfigChannel+0x4ac>)
 8002f02:	428b      	cmp	r3, r1
 8002f04:	d01d      	beq.n	8002f42 <HAL_ADC_ConfigChannel+0x2fe>
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	497a      	ldr	r1, [pc, #488]	@ (80030f4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002f0c:	428b      	cmp	r3, r1
 8002f0e:	d016      	beq.n	8002f3e <HAL_ADC_ConfigChannel+0x2fa>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4978      	ldr	r1, [pc, #480]	@ (80030f8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002f16:	428b      	cmp	r3, r1
 8002f18:	d00f      	beq.n	8002f3a <HAL_ADC_ConfigChannel+0x2f6>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4977      	ldr	r1, [pc, #476]	@ (80030fc <HAL_ADC_ConfigChannel+0x4b8>)
 8002f20:	428b      	cmp	r3, r1
 8002f22:	d008      	beq.n	8002f36 <HAL_ADC_ConfigChannel+0x2f2>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4975      	ldr	r1, [pc, #468]	@ (8003100 <HAL_ADC_ConfigChannel+0x4bc>)
 8002f2a:	428b      	cmp	r3, r1
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x2ee>
 8002f2e:	4b75      	ldr	r3, [pc, #468]	@ (8003104 <HAL_ADC_ConfigChannel+0x4c0>)
 8002f30:	e05a      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f32:	2300      	movs	r3, #0
 8002f34:	e058      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f36:	4b74      	ldr	r3, [pc, #464]	@ (8003108 <HAL_ADC_ConfigChannel+0x4c4>)
 8002f38:	e056      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f3a:	4b74      	ldr	r3, [pc, #464]	@ (800310c <HAL_ADC_ConfigChannel+0x4c8>)
 8002f3c:	e054      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f3e:	4b6e      	ldr	r3, [pc, #440]	@ (80030f8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002f40:	e052      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f42:	4b6c      	ldr	r3, [pc, #432]	@ (80030f4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002f44:	e050      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f46:	4b72      	ldr	r3, [pc, #456]	@ (8003110 <HAL_ADC_ConfigChannel+0x4cc>)
 8002f48:	e04e      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f4a:	4b72      	ldr	r3, [pc, #456]	@ (8003114 <HAL_ADC_ConfigChannel+0x4d0>)
 8002f4c:	e04c      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f4e:	4b72      	ldr	r3, [pc, #456]	@ (8003118 <HAL_ADC_ConfigChannel+0x4d4>)
 8002f50:	e04a      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f52:	4b72      	ldr	r3, [pc, #456]	@ (800311c <HAL_ADC_ConfigChannel+0x4d8>)
 8002f54:	e048      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f56:	2301      	movs	r3, #1
 8002f58:	e046      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4970      	ldr	r1, [pc, #448]	@ (8003120 <HAL_ADC_ConfigChannel+0x4dc>)
 8002f60:	428b      	cmp	r3, r1
 8002f62:	d140      	bne.n	8002fe6 <HAL_ADC_ConfigChannel+0x3a2>
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	495c      	ldr	r1, [pc, #368]	@ (80030dc <HAL_ADC_ConfigChannel+0x498>)
 8002f6a:	428b      	cmp	r3, r1
 8002f6c:	d039      	beq.n	8002fe2 <HAL_ADC_ConfigChannel+0x39e>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	495b      	ldr	r1, [pc, #364]	@ (80030e0 <HAL_ADC_ConfigChannel+0x49c>)
 8002f74:	428b      	cmp	r3, r1
 8002f76:	d032      	beq.n	8002fde <HAL_ADC_ConfigChannel+0x39a>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4959      	ldr	r1, [pc, #356]	@ (80030e4 <HAL_ADC_ConfigChannel+0x4a0>)
 8002f7e:	428b      	cmp	r3, r1
 8002f80:	d02b      	beq.n	8002fda <HAL_ADC_ConfigChannel+0x396>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4958      	ldr	r1, [pc, #352]	@ (80030e8 <HAL_ADC_ConfigChannel+0x4a4>)
 8002f88:	428b      	cmp	r3, r1
 8002f8a:	d024      	beq.n	8002fd6 <HAL_ADC_ConfigChannel+0x392>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4956      	ldr	r1, [pc, #344]	@ (80030ec <HAL_ADC_ConfigChannel+0x4a8>)
 8002f92:	428b      	cmp	r3, r1
 8002f94:	d01d      	beq.n	8002fd2 <HAL_ADC_ConfigChannel+0x38e>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4955      	ldr	r1, [pc, #340]	@ (80030f0 <HAL_ADC_ConfigChannel+0x4ac>)
 8002f9c:	428b      	cmp	r3, r1
 8002f9e:	d016      	beq.n	8002fce <HAL_ADC_ConfigChannel+0x38a>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4953      	ldr	r1, [pc, #332]	@ (80030f4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002fa6:	428b      	cmp	r3, r1
 8002fa8:	d00f      	beq.n	8002fca <HAL_ADC_ConfigChannel+0x386>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4952      	ldr	r1, [pc, #328]	@ (80030f8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002fb0:	428b      	cmp	r3, r1
 8002fb2:	d008      	beq.n	8002fc6 <HAL_ADC_ConfigChannel+0x382>
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4951      	ldr	r1, [pc, #324]	@ (8003100 <HAL_ADC_ConfigChannel+0x4bc>)
 8002fba:	428b      	cmp	r3, r1
 8002fbc:	d101      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x37e>
 8002fbe:	4b51      	ldr	r3, [pc, #324]	@ (8003104 <HAL_ADC_ConfigChannel+0x4c0>)
 8002fc0:	e012      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	e010      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fc6:	4b51      	ldr	r3, [pc, #324]	@ (800310c <HAL_ADC_ConfigChannel+0x4c8>)
 8002fc8:	e00e      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fca:	4b4b      	ldr	r3, [pc, #300]	@ (80030f8 <HAL_ADC_ConfigChannel+0x4b4>)
 8002fcc:	e00c      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fce:	4b49      	ldr	r3, [pc, #292]	@ (80030f4 <HAL_ADC_ConfigChannel+0x4b0>)
 8002fd0:	e00a      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fd2:	4b4f      	ldr	r3, [pc, #316]	@ (8003110 <HAL_ADC_ConfigChannel+0x4cc>)
 8002fd4:	e008      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fd6:	4b4f      	ldr	r3, [pc, #316]	@ (8003114 <HAL_ADC_ConfigChannel+0x4d0>)
 8002fd8:	e006      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fda:	4b4f      	ldr	r3, [pc, #316]	@ (8003118 <HAL_ADC_ConfigChannel+0x4d4>)
 8002fdc:	e004      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fde:	4b4f      	ldr	r3, [pc, #316]	@ (800311c <HAL_ADC_ConfigChannel+0x4d8>)
 8002fe0:	e002      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x3a4>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4610      	mov	r0, r2
 8002fec:	f7fe fefa 	bl	8001de4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f280 80fc 	bge.w	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a36      	ldr	r2, [pc, #216]	@ (80030d8 <HAL_ADC_ConfigChannel+0x494>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d004      	beq.n	800300e <HAL_ADC_ConfigChannel+0x3ca>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a45      	ldr	r2, [pc, #276]	@ (8003120 <HAL_ADC_ConfigChannel+0x4dc>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d101      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x3ce>
 800300e:	4b45      	ldr	r3, [pc, #276]	@ (8003124 <HAL_ADC_ConfigChannel+0x4e0>)
 8003010:	e000      	b.n	8003014 <HAL_ADC_ConfigChannel+0x3d0>
 8003012:	4b45      	ldr	r3, [pc, #276]	@ (8003128 <HAL_ADC_ConfigChannel+0x4e4>)
 8003014:	4618      	mov	r0, r3
 8003016:	f7fe fed7 	bl	8001dc8 <LL_ADC_GetCommonPathInternalCh>
 800301a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a2d      	ldr	r2, [pc, #180]	@ (80030d8 <HAL_ADC_ConfigChannel+0x494>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d004      	beq.n	8003030 <HAL_ADC_ConfigChannel+0x3ec>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a3d      	ldr	r2, [pc, #244]	@ (8003120 <HAL_ADC_ConfigChannel+0x4dc>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d10e      	bne.n	800304e <HAL_ADC_ConfigChannel+0x40a>
 8003030:	4829      	ldr	r0, [pc, #164]	@ (80030d8 <HAL_ADC_ConfigChannel+0x494>)
 8003032:	f7ff f87d 	bl	8002130 <LL_ADC_IsEnabled>
 8003036:	4604      	mov	r4, r0
 8003038:	4839      	ldr	r0, [pc, #228]	@ (8003120 <HAL_ADC_ConfigChannel+0x4dc>)
 800303a:	f7ff f879 	bl	8002130 <LL_ADC_IsEnabled>
 800303e:	4603      	mov	r3, r0
 8003040:	4323      	orrs	r3, r4
 8003042:	2b00      	cmp	r3, #0
 8003044:	bf0c      	ite	eq
 8003046:	2301      	moveq	r3, #1
 8003048:	2300      	movne	r3, #0
 800304a:	b2db      	uxtb	r3, r3
 800304c:	e008      	b.n	8003060 <HAL_ADC_ConfigChannel+0x41c>
 800304e:	4837      	ldr	r0, [pc, #220]	@ (800312c <HAL_ADC_ConfigChannel+0x4e8>)
 8003050:	f7ff f86e 	bl	8002130 <LL_ADC_IsEnabled>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	bf0c      	ite	eq
 800305a:	2301      	moveq	r3, #1
 800305c:	2300      	movne	r3, #0
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 80b3 	beq.w	80031cc <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a31      	ldr	r2, [pc, #196]	@ (8003130 <HAL_ADC_ConfigChannel+0x4ec>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d165      	bne.n	800313c <HAL_ADC_ConfigChannel+0x4f8>
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d160      	bne.n	800313c <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a2b      	ldr	r2, [pc, #172]	@ (800312c <HAL_ADC_ConfigChannel+0x4e8>)
 8003080:	4293      	cmp	r3, r2
 8003082:	f040 80b6 	bne.w	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a13      	ldr	r2, [pc, #76]	@ (80030d8 <HAL_ADC_ConfigChannel+0x494>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d004      	beq.n	800309a <HAL_ADC_ConfigChannel+0x456>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a22      	ldr	r2, [pc, #136]	@ (8003120 <HAL_ADC_ConfigChannel+0x4dc>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d101      	bne.n	800309e <HAL_ADC_ConfigChannel+0x45a>
 800309a:	4a22      	ldr	r2, [pc, #136]	@ (8003124 <HAL_ADC_ConfigChannel+0x4e0>)
 800309c:	e000      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x45c>
 800309e:	4a22      	ldr	r2, [pc, #136]	@ (8003128 <HAL_ADC_ConfigChannel+0x4e4>)
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030a6:	4619      	mov	r1, r3
 80030a8:	4610      	mov	r0, r2
 80030aa:	f7fe fe7a 	bl	8001da2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030ae:	4b21      	ldr	r3, [pc, #132]	@ (8003134 <HAL_ADC_ConfigChannel+0x4f0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	099b      	lsrs	r3, r3, #6
 80030b4:	4a20      	ldr	r2, [pc, #128]	@ (8003138 <HAL_ADC_ConfigChannel+0x4f4>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	099b      	lsrs	r3, r3, #6
 80030bc:	3301      	adds	r3, #1
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80030c2:	e002      	b.n	80030ca <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1f9      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030d0:	e08f      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
 80030d2:	bf00      	nop
 80030d4:	47ff0000 	.word	0x47ff0000
 80030d8:	40022000 	.word	0x40022000
 80030dc:	04300002 	.word	0x04300002
 80030e0:	08600004 	.word	0x08600004
 80030e4:	0c900008 	.word	0x0c900008
 80030e8:	10c00010 	.word	0x10c00010
 80030ec:	14f00020 	.word	0x14f00020
 80030f0:	2a000400 	.word	0x2a000400
 80030f4:	2e300800 	.word	0x2e300800
 80030f8:	32601000 	.word	0x32601000
 80030fc:	43210000 	.word	0x43210000
 8003100:	4b840000 	.word	0x4b840000
 8003104:	4fb80000 	.word	0x4fb80000
 8003108:	47520000 	.word	0x47520000
 800310c:	36902000 	.word	0x36902000
 8003110:	25b00200 	.word	0x25b00200
 8003114:	21800100 	.word	0x21800100
 8003118:	1d500080 	.word	0x1d500080
 800311c:	19200040 	.word	0x19200040
 8003120:	40022100 	.word	0x40022100
 8003124:	40022300 	.word	0x40022300
 8003128:	58026300 	.word	0x58026300
 800312c:	58026000 	.word	0x58026000
 8003130:	cb840000 	.word	0xcb840000
 8003134:	24000058 	.word	0x24000058
 8003138:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a31      	ldr	r2, [pc, #196]	@ (8003208 <HAL_ADC_ConfigChannel+0x5c4>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d11e      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x540>
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d119      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a2d      	ldr	r2, [pc, #180]	@ (800320c <HAL_ADC_ConfigChannel+0x5c8>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d14b      	bne.n	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a2c      	ldr	r2, [pc, #176]	@ (8003210 <HAL_ADC_ConfigChannel+0x5cc>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d004      	beq.n	800316e <HAL_ADC_ConfigChannel+0x52a>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a2a      	ldr	r2, [pc, #168]	@ (8003214 <HAL_ADC_ConfigChannel+0x5d0>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d101      	bne.n	8003172 <HAL_ADC_ConfigChannel+0x52e>
 800316e:	4a2a      	ldr	r2, [pc, #168]	@ (8003218 <HAL_ADC_ConfigChannel+0x5d4>)
 8003170:	e000      	b.n	8003174 <HAL_ADC_ConfigChannel+0x530>
 8003172:	4a2a      	ldr	r2, [pc, #168]	@ (800321c <HAL_ADC_ConfigChannel+0x5d8>)
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800317a:	4619      	mov	r1, r3
 800317c:	4610      	mov	r0, r2
 800317e:	f7fe fe10 	bl	8001da2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003182:	e036      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a25      	ldr	r2, [pc, #148]	@ (8003220 <HAL_ADC_ConfigChannel+0x5dc>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d131      	bne.n	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d12c      	bne.n	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a1b      	ldr	r2, [pc, #108]	@ (800320c <HAL_ADC_ConfigChannel+0x5c8>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d127      	bne.n	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a1a      	ldr	r2, [pc, #104]	@ (8003210 <HAL_ADC_ConfigChannel+0x5cc>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d004      	beq.n	80031b6 <HAL_ADC_ConfigChannel+0x572>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a18      	ldr	r2, [pc, #96]	@ (8003214 <HAL_ADC_ConfigChannel+0x5d0>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d101      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x576>
 80031b6:	4a18      	ldr	r2, [pc, #96]	@ (8003218 <HAL_ADC_ConfigChannel+0x5d4>)
 80031b8:	e000      	b.n	80031bc <HAL_ADC_ConfigChannel+0x578>
 80031ba:	4a18      	ldr	r2, [pc, #96]	@ (800321c <HAL_ADC_ConfigChannel+0x5d8>)
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80031c2:	4619      	mov	r1, r3
 80031c4:	4610      	mov	r0, r2
 80031c6:	f7fe fdec 	bl	8001da2 <LL_ADC_SetCommonPathInternalCh>
 80031ca:	e012      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d0:	f043 0220 	orr.w	r2, r3, #32
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80031de:	e008      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e4:	f043 0220 	orr.w	r2, r3, #32
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80031fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3734      	adds	r7, #52	@ 0x34
 8003202:	46bd      	mov	sp, r7
 8003204:	bd90      	pop	{r4, r7, pc}
 8003206:	bf00      	nop
 8003208:	c7520000 	.word	0xc7520000
 800320c:	58026000 	.word	0x58026000
 8003210:	40022000 	.word	0x40022000
 8003214:	40022100 	.word	0x40022100
 8003218:	40022300 	.word	0x40022300
 800321c:	58026300 	.word	0x58026300
 8003220:	cfb80000 	.word	0xcfb80000

08003224 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4618      	mov	r0, r3
 8003232:	f7fe ff7d 	bl	8002130 <LL_ADC_IsEnabled>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d16e      	bne.n	800331a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	4b38      	ldr	r3, [pc, #224]	@ (8003324 <ADC_Enable+0x100>)
 8003244:	4013      	ands	r3, r2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00d      	beq.n	8003266 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800324e:	f043 0210 	orr.w	r2, r3, #16
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325a:	f043 0201 	orr.w	r2, r3, #1
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e05a      	b.n	800331c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7fe ff4c 	bl	8002108 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003270:	f7fe fd20 	bl	8001cb4 <HAL_GetTick>
 8003274:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a2b      	ldr	r2, [pc, #172]	@ (8003328 <ADC_Enable+0x104>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d004      	beq.n	800328a <ADC_Enable+0x66>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a29      	ldr	r2, [pc, #164]	@ (800332c <ADC_Enable+0x108>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d101      	bne.n	800328e <ADC_Enable+0x6a>
 800328a:	4b29      	ldr	r3, [pc, #164]	@ (8003330 <ADC_Enable+0x10c>)
 800328c:	e000      	b.n	8003290 <ADC_Enable+0x6c>
 800328e:	4b29      	ldr	r3, [pc, #164]	@ (8003334 <ADC_Enable+0x110>)
 8003290:	4618      	mov	r0, r3
 8003292:	f7fe fecf 	bl	8002034 <LL_ADC_GetMultimode>
 8003296:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a23      	ldr	r2, [pc, #140]	@ (800332c <ADC_Enable+0x108>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d002      	beq.n	80032a8 <ADC_Enable+0x84>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	e000      	b.n	80032aa <ADC_Enable+0x86>
 80032a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003328 <ADC_Enable+0x104>)
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	6812      	ldr	r2, [r2, #0]
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d02c      	beq.n	800330c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d130      	bne.n	800331a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032b8:	e028      	b.n	800330c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fe ff36 	bl	8002130 <LL_ADC_IsEnabled>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d104      	bne.n	80032d4 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fe ff1a 	bl	8002108 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032d4:	f7fe fcee 	bl	8001cb4 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d914      	bls.n	800330c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d00d      	beq.n	800330c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032f4:	f043 0210 	orr.w	r2, r3, #16
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003300:	f043 0201 	orr.w	r2, r3, #1
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e007      	b.n	800331c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b01      	cmp	r3, #1
 8003318:	d1cf      	bne.n	80032ba <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	8000003f 	.word	0x8000003f
 8003328:	40022000 	.word	0x40022000
 800332c:	40022100 	.word	0x40022100
 8003330:	40022300 	.word	0x40022300
 8003334:	58026300 	.word	0x58026300

08003338 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a7a      	ldr	r2, [pc, #488]	@ (8003530 <ADC_ConfigureBoostMode+0x1f8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d004      	beq.n	8003354 <ADC_ConfigureBoostMode+0x1c>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a79      	ldr	r2, [pc, #484]	@ (8003534 <ADC_ConfigureBoostMode+0x1fc>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d109      	bne.n	8003368 <ADC_ConfigureBoostMode+0x30>
 8003354:	4b78      	ldr	r3, [pc, #480]	@ (8003538 <ADC_ConfigureBoostMode+0x200>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800335c:	2b00      	cmp	r3, #0
 800335e:	bf14      	ite	ne
 8003360:	2301      	movne	r3, #1
 8003362:	2300      	moveq	r3, #0
 8003364:	b2db      	uxtb	r3, r3
 8003366:	e008      	b.n	800337a <ADC_ConfigureBoostMode+0x42>
 8003368:	4b74      	ldr	r3, [pc, #464]	@ (800353c <ADC_ConfigureBoostMode+0x204>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003370:	2b00      	cmp	r3, #0
 8003372:	bf14      	ite	ne
 8003374:	2301      	movne	r3, #1
 8003376:	2300      	moveq	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d01c      	beq.n	80033b8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800337e:	f005 fc45 	bl	8008c0c <HAL_RCC_GetHCLKFreq>
 8003382:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800338c:	d010      	beq.n	80033b0 <ADC_ConfigureBoostMode+0x78>
 800338e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003392:	d873      	bhi.n	800347c <ADC_ConfigureBoostMode+0x144>
 8003394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003398:	d002      	beq.n	80033a0 <ADC_ConfigureBoostMode+0x68>
 800339a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800339e:	d16d      	bne.n	800347c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	0c1b      	lsrs	r3, r3, #16
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ac:	60fb      	str	r3, [r7, #12]
        break;
 80033ae:	e068      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	089b      	lsrs	r3, r3, #2
 80033b4:	60fb      	str	r3, [r7, #12]
        break;
 80033b6:	e064      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80033b8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80033bc:	f04f 0100 	mov.w	r1, #0
 80033c0:	f006 fe74 	bl	800a0ac <HAL_RCCEx_GetPeriphCLKFreq>
 80033c4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80033ce:	d051      	beq.n	8003474 <ADC_ConfigureBoostMode+0x13c>
 80033d0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80033d4:	d854      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 80033d6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80033da:	d047      	beq.n	800346c <ADC_ConfigureBoostMode+0x134>
 80033dc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80033e0:	d84e      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 80033e2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80033e6:	d03d      	beq.n	8003464 <ADC_ConfigureBoostMode+0x12c>
 80033e8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80033ec:	d848      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 80033ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033f2:	d033      	beq.n	800345c <ADC_ConfigureBoostMode+0x124>
 80033f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033f8:	d842      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 80033fa:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80033fe:	d029      	beq.n	8003454 <ADC_ConfigureBoostMode+0x11c>
 8003400:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003404:	d83c      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 8003406:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800340a:	d01a      	beq.n	8003442 <ADC_ConfigureBoostMode+0x10a>
 800340c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003410:	d836      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 8003412:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003416:	d014      	beq.n	8003442 <ADC_ConfigureBoostMode+0x10a>
 8003418:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800341c:	d830      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 800341e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003422:	d00e      	beq.n	8003442 <ADC_ConfigureBoostMode+0x10a>
 8003424:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003428:	d82a      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 800342a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800342e:	d008      	beq.n	8003442 <ADC_ConfigureBoostMode+0x10a>
 8003430:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003434:	d824      	bhi.n	8003480 <ADC_ConfigureBoostMode+0x148>
 8003436:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800343a:	d002      	beq.n	8003442 <ADC_ConfigureBoostMode+0x10a>
 800343c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003440:	d11e      	bne.n	8003480 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	0c9b      	lsrs	r3, r3, #18
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003450:	60fb      	str	r3, [r7, #12]
        break;
 8003452:	e016      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	091b      	lsrs	r3, r3, #4
 8003458:	60fb      	str	r3, [r7, #12]
        break;
 800345a:	e012      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	095b      	lsrs	r3, r3, #5
 8003460:	60fb      	str	r3, [r7, #12]
        break;
 8003462:	e00e      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	099b      	lsrs	r3, r3, #6
 8003468:	60fb      	str	r3, [r7, #12]
        break;
 800346a:	e00a      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	09db      	lsrs	r3, r3, #7
 8003470:	60fb      	str	r3, [r7, #12]
        break;
 8003472:	e006      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	0a1b      	lsrs	r3, r3, #8
 8003478:	60fb      	str	r3, [r7, #12]
        break;
 800347a:	e002      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
        break;
 800347c:	bf00      	nop
 800347e:	e000      	b.n	8003482 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003480:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003482:	f7fe fc23 	bl	8001ccc <HAL_GetREVID>
 8003486:	4603      	mov	r3, r0
 8003488:	f241 0203 	movw	r2, #4099	@ 0x1003
 800348c:	4293      	cmp	r3, r2
 800348e:	d815      	bhi.n	80034bc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4a2b      	ldr	r2, [pc, #172]	@ (8003540 <ADC_ConfigureBoostMode+0x208>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d908      	bls.n	80034aa <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034a6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80034a8:	e03e      	b.n	8003528 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034b8:	609a      	str	r2, [r3, #8]
}
 80034ba:	e035      	b.n	8003528 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	085b      	lsrs	r3, r3, #1
 80034c0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003544 <ADC_ConfigureBoostMode+0x20c>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d808      	bhi.n	80034dc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80034d8:	609a      	str	r2, [r3, #8]
}
 80034da:	e025      	b.n	8003528 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4a1a      	ldr	r2, [pc, #104]	@ (8003548 <ADC_ConfigureBoostMode+0x210>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d80a      	bhi.n	80034fa <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034f6:	609a      	str	r2, [r3, #8]
}
 80034f8:	e016      	b.n	8003528 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	4a13      	ldr	r2, [pc, #76]	@ (800354c <ADC_ConfigureBoostMode+0x214>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d80a      	bhi.n	8003518 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003514:	609a      	str	r2, [r3, #8]
}
 8003516:	e007      	b.n	8003528 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003526:	609a      	str	r2, [r3, #8]
}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40022000 	.word	0x40022000
 8003534:	40022100 	.word	0x40022100
 8003538:	40022300 	.word	0x40022300
 800353c:	58026300 	.word	0x58026300
 8003540:	01312d00 	.word	0x01312d00
 8003544:	005f5e10 	.word	0x005f5e10
 8003548:	00bebc20 	.word	0x00bebc20
 800354c:	017d7840 	.word	0x017d7840

08003550 <LL_ADC_IsEnabled>:
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <LL_ADC_IsEnabled+0x18>
 8003564:	2301      	movs	r3, #1
 8003566:	e000      	b.n	800356a <LL_ADC_IsEnabled+0x1a>
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <LL_ADC_REG_IsConversionOngoing>:
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 0304 	and.w	r3, r3, #4
 8003586:	2b04      	cmp	r3, #4
 8003588:	d101      	bne.n	800358e <LL_ADC_REG_IsConversionOngoing+0x18>
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003600:	b590      	push	{r4, r7, lr}
 8003602:	b09f      	sub	sp, #124	@ 0x7c
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800360a:	2300      	movs	r3, #0
 800360c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003616:	2b01      	cmp	r3, #1
 8003618:	d101      	bne.n	800361e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800361a:	2302      	movs	r3, #2
 800361c:	e0be      	b.n	800379c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003626:	2300      	movs	r3, #0
 8003628:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800362a:	2300      	movs	r3, #0
 800362c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a5c      	ldr	r2, [pc, #368]	@ (80037a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d102      	bne.n	800363e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003638:	4b5b      	ldr	r3, [pc, #364]	@ (80037a8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800363a:	60bb      	str	r3, [r7, #8]
 800363c:	e001      	b.n	8003642 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800363e:	2300      	movs	r3, #0
 8003640:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10b      	bne.n	8003660 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800364c:	f043 0220 	orr.w	r2, r3, #32
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e09d      	b.n	800379c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	4618      	mov	r0, r3
 8003664:	f7ff ff87 	bl	8003576 <LL_ADC_REG_IsConversionOngoing>
 8003668:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff ff81 	bl	8003576 <LL_ADC_REG_IsConversionOngoing>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d17f      	bne.n	800377a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800367a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800367c:	2b00      	cmp	r3, #0
 800367e:	d17c      	bne.n	800377a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a47      	ldr	r2, [pc, #284]	@ (80037a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d004      	beq.n	8003694 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a46      	ldr	r2, [pc, #280]	@ (80037a8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d101      	bne.n	8003698 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003694:	4b45      	ldr	r3, [pc, #276]	@ (80037ac <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003696:	e000      	b.n	800369a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003698:	4b45      	ldr	r3, [pc, #276]	@ (80037b0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800369a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d039      	beq.n	8003718 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80036a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	431a      	orrs	r2, r3
 80036b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036b4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a3a      	ldr	r2, [pc, #232]	@ (80037a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d004      	beq.n	80036ca <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a38      	ldr	r2, [pc, #224]	@ (80037a8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d10e      	bne.n	80036e8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80036ca:	4836      	ldr	r0, [pc, #216]	@ (80037a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80036cc:	f7ff ff40 	bl	8003550 <LL_ADC_IsEnabled>
 80036d0:	4604      	mov	r4, r0
 80036d2:	4835      	ldr	r0, [pc, #212]	@ (80037a8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80036d4:	f7ff ff3c 	bl	8003550 <LL_ADC_IsEnabled>
 80036d8:	4603      	mov	r3, r0
 80036da:	4323      	orrs	r3, r4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	bf0c      	ite	eq
 80036e0:	2301      	moveq	r3, #1
 80036e2:	2300      	movne	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	e008      	b.n	80036fa <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80036e8:	4832      	ldr	r0, [pc, #200]	@ (80037b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80036ea:	f7ff ff31 	bl	8003550 <LL_ADC_IsEnabled>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bf0c      	ite	eq
 80036f4:	2301      	moveq	r3, #1
 80036f6:	2300      	movne	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d047      	beq.n	800378e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80036fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003700:	689a      	ldr	r2, [r3, #8]
 8003702:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003704:	4013      	ands	r3, r2
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	6811      	ldr	r1, [r2, #0]
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	6892      	ldr	r2, [r2, #8]
 800370e:	430a      	orrs	r2, r1
 8003710:	431a      	orrs	r2, r3
 8003712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003714:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003716:	e03a      	b.n	800378e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003720:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003722:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1e      	ldr	r2, [pc, #120]	@ (80037a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d004      	beq.n	8003738 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1d      	ldr	r2, [pc, #116]	@ (80037a8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d10e      	bne.n	8003756 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003738:	481a      	ldr	r0, [pc, #104]	@ (80037a4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800373a:	f7ff ff09 	bl	8003550 <LL_ADC_IsEnabled>
 800373e:	4604      	mov	r4, r0
 8003740:	4819      	ldr	r0, [pc, #100]	@ (80037a8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003742:	f7ff ff05 	bl	8003550 <LL_ADC_IsEnabled>
 8003746:	4603      	mov	r3, r0
 8003748:	4323      	orrs	r3, r4
 800374a:	2b00      	cmp	r3, #0
 800374c:	bf0c      	ite	eq
 800374e:	2301      	moveq	r3, #1
 8003750:	2300      	movne	r3, #0
 8003752:	b2db      	uxtb	r3, r3
 8003754:	e008      	b.n	8003768 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003756:	4817      	ldr	r0, [pc, #92]	@ (80037b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003758:	f7ff fefa 	bl	8003550 <LL_ADC_IsEnabled>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	bf0c      	ite	eq
 8003762:	2301      	moveq	r3, #1
 8003764:	2300      	movne	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d010      	beq.n	800378e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800376c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800376e:	689a      	ldr	r2, [r3, #8]
 8003770:	4b11      	ldr	r3, [pc, #68]	@ (80037b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003772:	4013      	ands	r3, r2
 8003774:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003776:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003778:	e009      	b.n	800378e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377e:	f043 0220 	orr.w	r2, r3, #32
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800378c:	e000      	b.n	8003790 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800378e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003798:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800379c:	4618      	mov	r0, r3
 800379e:	377c      	adds	r7, #124	@ 0x7c
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd90      	pop	{r4, r7, pc}
 80037a4:	40022000 	.word	0x40022000
 80037a8:	40022100 	.word	0x40022100
 80037ac:	40022300 	.word	0x40022300
 80037b0:	58026300 	.word	0x58026300
 80037b4:	58026000 	.word	0x58026000
 80037b8:	fffff0e0 	.word	0xfffff0e0

080037bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037cc:	4b0b      	ldr	r3, [pc, #44]	@ (80037fc <__NVIC_SetPriorityGrouping+0x40>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037d8:	4013      	ands	r3, r2
 80037da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80037e4:	4b06      	ldr	r3, [pc, #24]	@ (8003800 <__NVIC_SetPriorityGrouping+0x44>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ea:	4a04      	ldr	r2, [pc, #16]	@ (80037fc <__NVIC_SetPriorityGrouping+0x40>)
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	60d3      	str	r3, [r2, #12]
}
 80037f0:	bf00      	nop
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	e000ed00 	.word	0xe000ed00
 8003800:	05fa0000 	.word	0x05fa0000

08003804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003808:	4b04      	ldr	r3, [pc, #16]	@ (800381c <__NVIC_GetPriorityGrouping+0x18>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	0a1b      	lsrs	r3, r3, #8
 800380e:	f003 0307 	and.w	r3, r3, #7
}
 8003812:	4618      	mov	r0, r3
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr
 800381c:	e000ed00 	.word	0xe000ed00

08003820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	4603      	mov	r3, r0
 8003828:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800382a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800382e:	2b00      	cmp	r3, #0
 8003830:	db0b      	blt.n	800384a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003832:	88fb      	ldrh	r3, [r7, #6]
 8003834:	f003 021f 	and.w	r2, r3, #31
 8003838:	4907      	ldr	r1, [pc, #28]	@ (8003858 <__NVIC_EnableIRQ+0x38>)
 800383a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800383e:	095b      	lsrs	r3, r3, #5
 8003840:	2001      	movs	r0, #1
 8003842:	fa00 f202 	lsl.w	r2, r0, r2
 8003846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	e000e100 	.word	0xe000e100

0800385c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	6039      	str	r1, [r7, #0]
 8003866:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003868:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800386c:	2b00      	cmp	r3, #0
 800386e:	db0a      	blt.n	8003886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	b2da      	uxtb	r2, r3
 8003874:	490c      	ldr	r1, [pc, #48]	@ (80038a8 <__NVIC_SetPriority+0x4c>)
 8003876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800387a:	0112      	lsls	r2, r2, #4
 800387c:	b2d2      	uxtb	r2, r2
 800387e:	440b      	add	r3, r1
 8003880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003884:	e00a      	b.n	800389c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	b2da      	uxtb	r2, r3
 800388a:	4908      	ldr	r1, [pc, #32]	@ (80038ac <__NVIC_SetPriority+0x50>)
 800388c:	88fb      	ldrh	r3, [r7, #6]
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	3b04      	subs	r3, #4
 8003894:	0112      	lsls	r2, r2, #4
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	440b      	add	r3, r1
 800389a:	761a      	strb	r2, [r3, #24]
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	e000e100 	.word	0xe000e100
 80038ac:	e000ed00 	.word	0xe000ed00

080038b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b089      	sub	sp, #36	@ 0x24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f003 0307 	and.w	r3, r3, #7
 80038c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	f1c3 0307 	rsb	r3, r3, #7
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	bf28      	it	cs
 80038ce:	2304      	movcs	r3, #4
 80038d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	3304      	adds	r3, #4
 80038d6:	2b06      	cmp	r3, #6
 80038d8:	d902      	bls.n	80038e0 <NVIC_EncodePriority+0x30>
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	3b03      	subs	r3, #3
 80038de:	e000      	b.n	80038e2 <NVIC_EncodePriority+0x32>
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038e4:	f04f 32ff 	mov.w	r2, #4294967295
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	43da      	mvns	r2, r3
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	401a      	ands	r2, r3
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038f8:	f04f 31ff 	mov.w	r1, #4294967295
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003902:	43d9      	mvns	r1, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003908:	4313      	orrs	r3, r2
         );
}
 800390a:	4618      	mov	r0, r3
 800390c:	3724      	adds	r7, #36	@ 0x24
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
	...

08003918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3b01      	subs	r3, #1
 8003924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003928:	d301      	bcc.n	800392e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800392a:	2301      	movs	r3, #1
 800392c:	e00f      	b.n	800394e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800392e:	4a0a      	ldr	r2, [pc, #40]	@ (8003958 <SysTick_Config+0x40>)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	3b01      	subs	r3, #1
 8003934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003936:	210f      	movs	r1, #15
 8003938:	f04f 30ff 	mov.w	r0, #4294967295
 800393c:	f7ff ff8e 	bl	800385c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003940:	4b05      	ldr	r3, [pc, #20]	@ (8003958 <SysTick_Config+0x40>)
 8003942:	2200      	movs	r2, #0
 8003944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003946:	4b04      	ldr	r3, [pc, #16]	@ (8003958 <SysTick_Config+0x40>)
 8003948:	2207      	movs	r2, #7
 800394a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	e000e010 	.word	0xe000e010

0800395c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f7ff ff29 	bl	80037bc <__NVIC_SetPriorityGrouping>
}
 800396a:	bf00      	nop
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b086      	sub	sp, #24
 8003976:	af00      	add	r7, sp, #0
 8003978:	4603      	mov	r3, r0
 800397a:	60b9      	str	r1, [r7, #8]
 800397c:	607a      	str	r2, [r7, #4]
 800397e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003980:	f7ff ff40 	bl	8003804 <__NVIC_GetPriorityGrouping>
 8003984:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	68b9      	ldr	r1, [r7, #8]
 800398a:	6978      	ldr	r0, [r7, #20]
 800398c:	f7ff ff90 	bl	80038b0 <NVIC_EncodePriority>
 8003990:	4602      	mov	r2, r0
 8003992:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003996:	4611      	mov	r1, r2
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff ff5f 	bl	800385c <__NVIC_SetPriority>
}
 800399e:	bf00      	nop
 80039a0:	3718      	adds	r7, #24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039a6:	b580      	push	{r7, lr}
 80039a8:	b082      	sub	sp, #8
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	4603      	mov	r3, r0
 80039ae:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff ff33 	bl	8003820 <__NVIC_EnableIRQ>
}
 80039ba:	bf00      	nop
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b082      	sub	sp, #8
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f7ff ffa4 	bl	8003918 <SysTick_Config>
 80039d0:	4603      	mov	r3, r0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80039e4:	f7fe f966 	bl	8001cb4 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d101      	bne.n	80039f4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e316      	b.n	8004022 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a66      	ldr	r2, [pc, #408]	@ (8003b94 <HAL_DMA_Init+0x1b8>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d04a      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a65      	ldr	r2, [pc, #404]	@ (8003b98 <HAL_DMA_Init+0x1bc>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d045      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a63      	ldr	r2, [pc, #396]	@ (8003b9c <HAL_DMA_Init+0x1c0>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d040      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a62      	ldr	r2, [pc, #392]	@ (8003ba0 <HAL_DMA_Init+0x1c4>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d03b      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a60      	ldr	r2, [pc, #384]	@ (8003ba4 <HAL_DMA_Init+0x1c8>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d036      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a5f      	ldr	r2, [pc, #380]	@ (8003ba8 <HAL_DMA_Init+0x1cc>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d031      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a5d      	ldr	r2, [pc, #372]	@ (8003bac <HAL_DMA_Init+0x1d0>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d02c      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a5c      	ldr	r2, [pc, #368]	@ (8003bb0 <HAL_DMA_Init+0x1d4>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d027      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a5a      	ldr	r2, [pc, #360]	@ (8003bb4 <HAL_DMA_Init+0x1d8>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d022      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a59      	ldr	r2, [pc, #356]	@ (8003bb8 <HAL_DMA_Init+0x1dc>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d01d      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a57      	ldr	r2, [pc, #348]	@ (8003bbc <HAL_DMA_Init+0x1e0>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d018      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a56      	ldr	r2, [pc, #344]	@ (8003bc0 <HAL_DMA_Init+0x1e4>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d013      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a54      	ldr	r2, [pc, #336]	@ (8003bc4 <HAL_DMA_Init+0x1e8>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d00e      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a53      	ldr	r2, [pc, #332]	@ (8003bc8 <HAL_DMA_Init+0x1ec>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d009      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a51      	ldr	r2, [pc, #324]	@ (8003bcc <HAL_DMA_Init+0x1f0>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d004      	beq.n	8003a94 <HAL_DMA_Init+0xb8>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a50      	ldr	r2, [pc, #320]	@ (8003bd0 <HAL_DMA_Init+0x1f4>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d101      	bne.n	8003a98 <HAL_DMA_Init+0xbc>
 8003a94:	2301      	movs	r3, #1
 8003a96:	e000      	b.n	8003a9a <HAL_DMA_Init+0xbe>
 8003a98:	2300      	movs	r3, #0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 813b 	beq.w	8003d16 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a37      	ldr	r2, [pc, #220]	@ (8003b94 <HAL_DMA_Init+0x1b8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d04a      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a36      	ldr	r2, [pc, #216]	@ (8003b98 <HAL_DMA_Init+0x1bc>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d045      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a34      	ldr	r2, [pc, #208]	@ (8003b9c <HAL_DMA_Init+0x1c0>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d040      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a33      	ldr	r2, [pc, #204]	@ (8003ba0 <HAL_DMA_Init+0x1c4>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d03b      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a31      	ldr	r2, [pc, #196]	@ (8003ba4 <HAL_DMA_Init+0x1c8>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d036      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a30      	ldr	r2, [pc, #192]	@ (8003ba8 <HAL_DMA_Init+0x1cc>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d031      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a2e      	ldr	r2, [pc, #184]	@ (8003bac <HAL_DMA_Init+0x1d0>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d02c      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a2d      	ldr	r2, [pc, #180]	@ (8003bb0 <HAL_DMA_Init+0x1d4>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d027      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a2b      	ldr	r2, [pc, #172]	@ (8003bb4 <HAL_DMA_Init+0x1d8>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d022      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb8 <HAL_DMA_Init+0x1dc>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d01d      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a28      	ldr	r2, [pc, #160]	@ (8003bbc <HAL_DMA_Init+0x1e0>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d018      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a27      	ldr	r2, [pc, #156]	@ (8003bc0 <HAL_DMA_Init+0x1e4>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d013      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a25      	ldr	r2, [pc, #148]	@ (8003bc4 <HAL_DMA_Init+0x1e8>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d00e      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a24      	ldr	r2, [pc, #144]	@ (8003bc8 <HAL_DMA_Init+0x1ec>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d009      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a22      	ldr	r2, [pc, #136]	@ (8003bcc <HAL_DMA_Init+0x1f0>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d004      	beq.n	8003b50 <HAL_DMA_Init+0x174>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a21      	ldr	r2, [pc, #132]	@ (8003bd0 <HAL_DMA_Init+0x1f4>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d108      	bne.n	8003b62 <HAL_DMA_Init+0x186>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0201 	bic.w	r2, r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	e007      	b.n	8003b72 <HAL_DMA_Init+0x196>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0201 	bic.w	r2, r2, #1
 8003b70:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b72:	e02f      	b.n	8003bd4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b74:	f7fe f89e 	bl	8001cb4 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b05      	cmp	r3, #5
 8003b80:	d928      	bls.n	8003bd4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2220      	movs	r2, #32
 8003b86:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2203      	movs	r2, #3
 8003b8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e246      	b.n	8004022 <HAL_DMA_Init+0x646>
 8003b94:	40020010 	.word	0x40020010
 8003b98:	40020028 	.word	0x40020028
 8003b9c:	40020040 	.word	0x40020040
 8003ba0:	40020058 	.word	0x40020058
 8003ba4:	40020070 	.word	0x40020070
 8003ba8:	40020088 	.word	0x40020088
 8003bac:	400200a0 	.word	0x400200a0
 8003bb0:	400200b8 	.word	0x400200b8
 8003bb4:	40020410 	.word	0x40020410
 8003bb8:	40020428 	.word	0x40020428
 8003bbc:	40020440 	.word	0x40020440
 8003bc0:	40020458 	.word	0x40020458
 8003bc4:	40020470 	.word	0x40020470
 8003bc8:	40020488 	.word	0x40020488
 8003bcc:	400204a0 	.word	0x400204a0
 8003bd0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1c8      	bne.n	8003b74 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	4b83      	ldr	r3, [pc, #524]	@ (8003dfc <HAL_DMA_Init+0x420>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003bfa:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c06:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c12:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c24:	2b04      	cmp	r3, #4
 8003c26:	d107      	bne.n	8003c38 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c30:	4313      	orrs	r3, r2
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003c38:	4b71      	ldr	r3, [pc, #452]	@ (8003e00 <HAL_DMA_Init+0x424>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b71      	ldr	r3, [pc, #452]	@ (8003e04 <HAL_DMA_Init+0x428>)
 8003c3e:	4013      	ands	r3, r2
 8003c40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c44:	d328      	bcc.n	8003c98 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b28      	cmp	r3, #40	@ 0x28
 8003c4c:	d903      	bls.n	8003c56 <HAL_DMA_Init+0x27a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c54:	d917      	bls.n	8003c86 <HAL_DMA_Init+0x2aa>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b3e      	cmp	r3, #62	@ 0x3e
 8003c5c:	d903      	bls.n	8003c66 <HAL_DMA_Init+0x28a>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b42      	cmp	r3, #66	@ 0x42
 8003c64:	d90f      	bls.n	8003c86 <HAL_DMA_Init+0x2aa>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2b46      	cmp	r3, #70	@ 0x46
 8003c6c:	d903      	bls.n	8003c76 <HAL_DMA_Init+0x29a>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b48      	cmp	r3, #72	@ 0x48
 8003c74:	d907      	bls.n	8003c86 <HAL_DMA_Init+0x2aa>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b4e      	cmp	r3, #78	@ 0x4e
 8003c7c:	d905      	bls.n	8003c8a <HAL_DMA_Init+0x2ae>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	2b52      	cmp	r3, #82	@ 0x52
 8003c84:	d801      	bhi.n	8003c8a <HAL_DMA_Init+0x2ae>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <HAL_DMA_Init+0x2b0>
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d003      	beq.n	8003c98 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c96:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	f023 0307 	bic.w	r3, r3, #7
 8003cae:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbe:	2b04      	cmp	r3, #4
 8003cc0:	d117      	bne.n	8003cf2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d00e      	beq.n	8003cf2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f001 fc0d 	bl	80054f4 <DMA_CheckFifoParam>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d008      	beq.n	8003cf2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2240      	movs	r2, #64	@ 0x40
 8003ce4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e197      	b.n	8004022 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	697a      	ldr	r2, [r7, #20]
 8003cf8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f001 fb48 	bl	8005390 <DMA_CalcBaseAndBitshift>
 8003d00:	4603      	mov	r3, r0
 8003d02:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d08:	f003 031f 	and.w	r3, r3, #31
 8003d0c:	223f      	movs	r2, #63	@ 0x3f
 8003d0e:	409a      	lsls	r2, r3
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	609a      	str	r2, [r3, #8]
 8003d14:	e0cd      	b.n	8003eb2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a3b      	ldr	r2, [pc, #236]	@ (8003e08 <HAL_DMA_Init+0x42c>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d022      	beq.n	8003d66 <HAL_DMA_Init+0x38a>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a39      	ldr	r2, [pc, #228]	@ (8003e0c <HAL_DMA_Init+0x430>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d01d      	beq.n	8003d66 <HAL_DMA_Init+0x38a>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a38      	ldr	r2, [pc, #224]	@ (8003e10 <HAL_DMA_Init+0x434>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d018      	beq.n	8003d66 <HAL_DMA_Init+0x38a>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a36      	ldr	r2, [pc, #216]	@ (8003e14 <HAL_DMA_Init+0x438>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d013      	beq.n	8003d66 <HAL_DMA_Init+0x38a>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a35      	ldr	r2, [pc, #212]	@ (8003e18 <HAL_DMA_Init+0x43c>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d00e      	beq.n	8003d66 <HAL_DMA_Init+0x38a>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a33      	ldr	r2, [pc, #204]	@ (8003e1c <HAL_DMA_Init+0x440>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d009      	beq.n	8003d66 <HAL_DMA_Init+0x38a>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a32      	ldr	r2, [pc, #200]	@ (8003e20 <HAL_DMA_Init+0x444>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d004      	beq.n	8003d66 <HAL_DMA_Init+0x38a>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a30      	ldr	r2, [pc, #192]	@ (8003e24 <HAL_DMA_Init+0x448>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d101      	bne.n	8003d6a <HAL_DMA_Init+0x38e>
 8003d66:	2301      	movs	r3, #1
 8003d68:	e000      	b.n	8003d6c <HAL_DMA_Init+0x390>
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 8097 	beq.w	8003ea0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a24      	ldr	r2, [pc, #144]	@ (8003e08 <HAL_DMA_Init+0x42c>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d021      	beq.n	8003dc0 <HAL_DMA_Init+0x3e4>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a22      	ldr	r2, [pc, #136]	@ (8003e0c <HAL_DMA_Init+0x430>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d01c      	beq.n	8003dc0 <HAL_DMA_Init+0x3e4>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a21      	ldr	r2, [pc, #132]	@ (8003e10 <HAL_DMA_Init+0x434>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d017      	beq.n	8003dc0 <HAL_DMA_Init+0x3e4>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a1f      	ldr	r2, [pc, #124]	@ (8003e14 <HAL_DMA_Init+0x438>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d012      	beq.n	8003dc0 <HAL_DMA_Init+0x3e4>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8003e18 <HAL_DMA_Init+0x43c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d00d      	beq.n	8003dc0 <HAL_DMA_Init+0x3e4>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a1c      	ldr	r2, [pc, #112]	@ (8003e1c <HAL_DMA_Init+0x440>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d008      	beq.n	8003dc0 <HAL_DMA_Init+0x3e4>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a1b      	ldr	r2, [pc, #108]	@ (8003e20 <HAL_DMA_Init+0x444>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d003      	beq.n	8003dc0 <HAL_DMA_Init+0x3e4>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a19      	ldr	r2, [pc, #100]	@ (8003e24 <HAL_DMA_Init+0x448>)
 8003dbe:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4b13      	ldr	r3, [pc, #76]	@ (8003e28 <HAL_DMA_Init+0x44c>)
 8003ddc:	4013      	ands	r3, r2
 8003dde:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b40      	cmp	r3, #64	@ 0x40
 8003de6:	d021      	beq.n	8003e2c <HAL_DMA_Init+0x450>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	2b80      	cmp	r3, #128	@ 0x80
 8003dee:	d102      	bne.n	8003df6 <HAL_DMA_Init+0x41a>
 8003df0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003df4:	e01b      	b.n	8003e2e <HAL_DMA_Init+0x452>
 8003df6:	2300      	movs	r3, #0
 8003df8:	e019      	b.n	8003e2e <HAL_DMA_Init+0x452>
 8003dfa:	bf00      	nop
 8003dfc:	fe10803f 	.word	0xfe10803f
 8003e00:	5c001000 	.word	0x5c001000
 8003e04:	ffff0000 	.word	0xffff0000
 8003e08:	58025408 	.word	0x58025408
 8003e0c:	5802541c 	.word	0x5802541c
 8003e10:	58025430 	.word	0x58025430
 8003e14:	58025444 	.word	0x58025444
 8003e18:	58025458 	.word	0x58025458
 8003e1c:	5802546c 	.word	0x5802546c
 8003e20:	58025480 	.word	0x58025480
 8003e24:	58025494 	.word	0x58025494
 8003e28:	fffe000f 	.word	0xfffe000f
 8003e2c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	68d2      	ldr	r2, [r2, #12]
 8003e32:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003e34:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003e3c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003e44:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003e4c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003e54:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003e5c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	461a      	mov	r2, r3
 8003e72:	4b6e      	ldr	r3, [pc, #440]	@ (800402c <HAL_DMA_Init+0x650>)
 8003e74:	4413      	add	r3, r2
 8003e76:	4a6e      	ldr	r2, [pc, #440]	@ (8004030 <HAL_DMA_Init+0x654>)
 8003e78:	fba2 2303 	umull	r2, r3, r2, r3
 8003e7c:	091b      	lsrs	r3, r3, #4
 8003e7e:	009a      	lsls	r2, r3, #2
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f001 fa83 	bl	8005390 <DMA_CalcBaseAndBitshift>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e92:	f003 031f 	and.w	r3, r3, #31
 8003e96:	2201      	movs	r2, #1
 8003e98:	409a      	lsls	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	605a      	str	r2, [r3, #4]
 8003e9e:	e008      	b.n	8003eb2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2240      	movs	r2, #64	@ 0x40
 8003ea4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2203      	movs	r2, #3
 8003eaa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e0b7      	b.n	8004022 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a5f      	ldr	r2, [pc, #380]	@ (8004034 <HAL_DMA_Init+0x658>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d072      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a5d      	ldr	r2, [pc, #372]	@ (8004038 <HAL_DMA_Init+0x65c>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d06d      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a5c      	ldr	r2, [pc, #368]	@ (800403c <HAL_DMA_Init+0x660>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d068      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a5a      	ldr	r2, [pc, #360]	@ (8004040 <HAL_DMA_Init+0x664>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d063      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a59      	ldr	r2, [pc, #356]	@ (8004044 <HAL_DMA_Init+0x668>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d05e      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a57      	ldr	r2, [pc, #348]	@ (8004048 <HAL_DMA_Init+0x66c>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d059      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a56      	ldr	r2, [pc, #344]	@ (800404c <HAL_DMA_Init+0x670>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d054      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a54      	ldr	r2, [pc, #336]	@ (8004050 <HAL_DMA_Init+0x674>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d04f      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a53      	ldr	r2, [pc, #332]	@ (8004054 <HAL_DMA_Init+0x678>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d04a      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a51      	ldr	r2, [pc, #324]	@ (8004058 <HAL_DMA_Init+0x67c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d045      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a50      	ldr	r2, [pc, #320]	@ (800405c <HAL_DMA_Init+0x680>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d040      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a4e      	ldr	r2, [pc, #312]	@ (8004060 <HAL_DMA_Init+0x684>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d03b      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a4d      	ldr	r2, [pc, #308]	@ (8004064 <HAL_DMA_Init+0x688>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d036      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a4b      	ldr	r2, [pc, #300]	@ (8004068 <HAL_DMA_Init+0x68c>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d031      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a4a      	ldr	r2, [pc, #296]	@ (800406c <HAL_DMA_Init+0x690>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d02c      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a48      	ldr	r2, [pc, #288]	@ (8004070 <HAL_DMA_Init+0x694>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d027      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a47      	ldr	r2, [pc, #284]	@ (8004074 <HAL_DMA_Init+0x698>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d022      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a45      	ldr	r2, [pc, #276]	@ (8004078 <HAL_DMA_Init+0x69c>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d01d      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a44      	ldr	r2, [pc, #272]	@ (800407c <HAL_DMA_Init+0x6a0>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d018      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a42      	ldr	r2, [pc, #264]	@ (8004080 <HAL_DMA_Init+0x6a4>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d013      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a41      	ldr	r2, [pc, #260]	@ (8004084 <HAL_DMA_Init+0x6a8>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d00e      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a3f      	ldr	r2, [pc, #252]	@ (8004088 <HAL_DMA_Init+0x6ac>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d009      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a3e      	ldr	r2, [pc, #248]	@ (800408c <HAL_DMA_Init+0x6b0>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d004      	beq.n	8003fa2 <HAL_DMA_Init+0x5c6>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a3c      	ldr	r2, [pc, #240]	@ (8004090 <HAL_DMA_Init+0x6b4>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d101      	bne.n	8003fa6 <HAL_DMA_Init+0x5ca>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e000      	b.n	8003fa8 <HAL_DMA_Init+0x5cc>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d032      	beq.n	8004012 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f001 fb1d 	bl	80055ec <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	2b80      	cmp	r3, #128	@ 0x80
 8003fb8:	d102      	bne.n	8003fc0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fc8:	b2d2      	uxtb	r2, r2
 8003fca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003fd4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d010      	beq.n	8004000 <HAL_DMA_Init+0x624>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2b08      	cmp	r3, #8
 8003fe4:	d80c      	bhi.n	8004000 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f001 fb9a 	bl	8005720 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	e008      	b.n	8004012 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3718      	adds	r7, #24
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	a7fdabf8 	.word	0xa7fdabf8
 8004030:	cccccccd 	.word	0xcccccccd
 8004034:	40020010 	.word	0x40020010
 8004038:	40020028 	.word	0x40020028
 800403c:	40020040 	.word	0x40020040
 8004040:	40020058 	.word	0x40020058
 8004044:	40020070 	.word	0x40020070
 8004048:	40020088 	.word	0x40020088
 800404c:	400200a0 	.word	0x400200a0
 8004050:	400200b8 	.word	0x400200b8
 8004054:	40020410 	.word	0x40020410
 8004058:	40020428 	.word	0x40020428
 800405c:	40020440 	.word	0x40020440
 8004060:	40020458 	.word	0x40020458
 8004064:	40020470 	.word	0x40020470
 8004068:	40020488 	.word	0x40020488
 800406c:	400204a0 	.word	0x400204a0
 8004070:	400204b8 	.word	0x400204b8
 8004074:	58025408 	.word	0x58025408
 8004078:	5802541c 	.word	0x5802541c
 800407c:	58025430 	.word	0x58025430
 8004080:	58025444 	.word	0x58025444
 8004084:	58025458 	.word	0x58025458
 8004088:	5802546c 	.word	0x5802546c
 800408c:	58025480 	.word	0x58025480
 8004090:	58025494 	.word	0x58025494

08004094 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e237      	b.n	8004516 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d004      	beq.n	80040bc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2280      	movs	r2, #128	@ 0x80
 80040b6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e22c      	b.n	8004516 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a5c      	ldr	r2, [pc, #368]	@ (8004234 <HAL_DMA_Abort_IT+0x1a0>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d04a      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004238 <HAL_DMA_Abort_IT+0x1a4>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d045      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a59      	ldr	r2, [pc, #356]	@ (800423c <HAL_DMA_Abort_IT+0x1a8>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d040      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a58      	ldr	r2, [pc, #352]	@ (8004240 <HAL_DMA_Abort_IT+0x1ac>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d03b      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a56      	ldr	r2, [pc, #344]	@ (8004244 <HAL_DMA_Abort_IT+0x1b0>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d036      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a55      	ldr	r2, [pc, #340]	@ (8004248 <HAL_DMA_Abort_IT+0x1b4>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d031      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a53      	ldr	r2, [pc, #332]	@ (800424c <HAL_DMA_Abort_IT+0x1b8>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d02c      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a52      	ldr	r2, [pc, #328]	@ (8004250 <HAL_DMA_Abort_IT+0x1bc>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d027      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a50      	ldr	r2, [pc, #320]	@ (8004254 <HAL_DMA_Abort_IT+0x1c0>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d022      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a4f      	ldr	r2, [pc, #316]	@ (8004258 <HAL_DMA_Abort_IT+0x1c4>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d01d      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a4d      	ldr	r2, [pc, #308]	@ (800425c <HAL_DMA_Abort_IT+0x1c8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d018      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a4c      	ldr	r2, [pc, #304]	@ (8004260 <HAL_DMA_Abort_IT+0x1cc>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d013      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a4a      	ldr	r2, [pc, #296]	@ (8004264 <HAL_DMA_Abort_IT+0x1d0>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d00e      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a49      	ldr	r2, [pc, #292]	@ (8004268 <HAL_DMA_Abort_IT+0x1d4>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d009      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a47      	ldr	r2, [pc, #284]	@ (800426c <HAL_DMA_Abort_IT+0x1d8>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d004      	beq.n	800415c <HAL_DMA_Abort_IT+0xc8>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a46      	ldr	r2, [pc, #280]	@ (8004270 <HAL_DMA_Abort_IT+0x1dc>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d101      	bne.n	8004160 <HAL_DMA_Abort_IT+0xcc>
 800415c:	2301      	movs	r3, #1
 800415e:	e000      	b.n	8004162 <HAL_DMA_Abort_IT+0xce>
 8004160:	2300      	movs	r3, #0
 8004162:	2b00      	cmp	r3, #0
 8004164:	f000 8086 	beq.w	8004274 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2204      	movs	r2, #4
 800416c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a2f      	ldr	r2, [pc, #188]	@ (8004234 <HAL_DMA_Abort_IT+0x1a0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d04a      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a2e      	ldr	r2, [pc, #184]	@ (8004238 <HAL_DMA_Abort_IT+0x1a4>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d045      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a2c      	ldr	r2, [pc, #176]	@ (800423c <HAL_DMA_Abort_IT+0x1a8>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d040      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a2b      	ldr	r2, [pc, #172]	@ (8004240 <HAL_DMA_Abort_IT+0x1ac>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d03b      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a29      	ldr	r2, [pc, #164]	@ (8004244 <HAL_DMA_Abort_IT+0x1b0>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d036      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a28      	ldr	r2, [pc, #160]	@ (8004248 <HAL_DMA_Abort_IT+0x1b4>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d031      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a26      	ldr	r2, [pc, #152]	@ (800424c <HAL_DMA_Abort_IT+0x1b8>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d02c      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a25      	ldr	r2, [pc, #148]	@ (8004250 <HAL_DMA_Abort_IT+0x1bc>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d027      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a23      	ldr	r2, [pc, #140]	@ (8004254 <HAL_DMA_Abort_IT+0x1c0>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d022      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a22      	ldr	r2, [pc, #136]	@ (8004258 <HAL_DMA_Abort_IT+0x1c4>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d01d      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a20      	ldr	r2, [pc, #128]	@ (800425c <HAL_DMA_Abort_IT+0x1c8>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d018      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004260 <HAL_DMA_Abort_IT+0x1cc>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d013      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004264 <HAL_DMA_Abort_IT+0x1d0>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d00e      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004268 <HAL_DMA_Abort_IT+0x1d4>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d009      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a1a      	ldr	r2, [pc, #104]	@ (800426c <HAL_DMA_Abort_IT+0x1d8>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d004      	beq.n	8004210 <HAL_DMA_Abort_IT+0x17c>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a19      	ldr	r2, [pc, #100]	@ (8004270 <HAL_DMA_Abort_IT+0x1dc>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d108      	bne.n	8004222 <HAL_DMA_Abort_IT+0x18e>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 0201 	bic.w	r2, r2, #1
 800421e:	601a      	str	r2, [r3, #0]
 8004220:	e178      	b.n	8004514 <HAL_DMA_Abort_IT+0x480>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0201 	bic.w	r2, r2, #1
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	e16f      	b.n	8004514 <HAL_DMA_Abort_IT+0x480>
 8004234:	40020010 	.word	0x40020010
 8004238:	40020028 	.word	0x40020028
 800423c:	40020040 	.word	0x40020040
 8004240:	40020058 	.word	0x40020058
 8004244:	40020070 	.word	0x40020070
 8004248:	40020088 	.word	0x40020088
 800424c:	400200a0 	.word	0x400200a0
 8004250:	400200b8 	.word	0x400200b8
 8004254:	40020410 	.word	0x40020410
 8004258:	40020428 	.word	0x40020428
 800425c:	40020440 	.word	0x40020440
 8004260:	40020458 	.word	0x40020458
 8004264:	40020470 	.word	0x40020470
 8004268:	40020488 	.word	0x40020488
 800426c:	400204a0 	.word	0x400204a0
 8004270:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 020e 	bic.w	r2, r2, #14
 8004282:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a6c      	ldr	r2, [pc, #432]	@ (800443c <HAL_DMA_Abort_IT+0x3a8>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d04a      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a6b      	ldr	r2, [pc, #428]	@ (8004440 <HAL_DMA_Abort_IT+0x3ac>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d045      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a69      	ldr	r2, [pc, #420]	@ (8004444 <HAL_DMA_Abort_IT+0x3b0>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d040      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a68      	ldr	r2, [pc, #416]	@ (8004448 <HAL_DMA_Abort_IT+0x3b4>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d03b      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a66      	ldr	r2, [pc, #408]	@ (800444c <HAL_DMA_Abort_IT+0x3b8>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d036      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a65      	ldr	r2, [pc, #404]	@ (8004450 <HAL_DMA_Abort_IT+0x3bc>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d031      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a63      	ldr	r2, [pc, #396]	@ (8004454 <HAL_DMA_Abort_IT+0x3c0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d02c      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a62      	ldr	r2, [pc, #392]	@ (8004458 <HAL_DMA_Abort_IT+0x3c4>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d027      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a60      	ldr	r2, [pc, #384]	@ (800445c <HAL_DMA_Abort_IT+0x3c8>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d022      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a5f      	ldr	r2, [pc, #380]	@ (8004460 <HAL_DMA_Abort_IT+0x3cc>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d01d      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a5d      	ldr	r2, [pc, #372]	@ (8004464 <HAL_DMA_Abort_IT+0x3d0>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d018      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a5c      	ldr	r2, [pc, #368]	@ (8004468 <HAL_DMA_Abort_IT+0x3d4>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d013      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a5a      	ldr	r2, [pc, #360]	@ (800446c <HAL_DMA_Abort_IT+0x3d8>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d00e      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a59      	ldr	r2, [pc, #356]	@ (8004470 <HAL_DMA_Abort_IT+0x3dc>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d009      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a57      	ldr	r2, [pc, #348]	@ (8004474 <HAL_DMA_Abort_IT+0x3e0>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d004      	beq.n	8004324 <HAL_DMA_Abort_IT+0x290>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a56      	ldr	r2, [pc, #344]	@ (8004478 <HAL_DMA_Abort_IT+0x3e4>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d108      	bne.n	8004336 <HAL_DMA_Abort_IT+0x2a2>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0201 	bic.w	r2, r2, #1
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	e007      	b.n	8004346 <HAL_DMA_Abort_IT+0x2b2>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0201 	bic.w	r2, r2, #1
 8004344:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a3c      	ldr	r2, [pc, #240]	@ (800443c <HAL_DMA_Abort_IT+0x3a8>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d072      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a3a      	ldr	r2, [pc, #232]	@ (8004440 <HAL_DMA_Abort_IT+0x3ac>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d06d      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a39      	ldr	r2, [pc, #228]	@ (8004444 <HAL_DMA_Abort_IT+0x3b0>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d068      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a37      	ldr	r2, [pc, #220]	@ (8004448 <HAL_DMA_Abort_IT+0x3b4>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d063      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a36      	ldr	r2, [pc, #216]	@ (800444c <HAL_DMA_Abort_IT+0x3b8>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d05e      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a34      	ldr	r2, [pc, #208]	@ (8004450 <HAL_DMA_Abort_IT+0x3bc>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d059      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a33      	ldr	r2, [pc, #204]	@ (8004454 <HAL_DMA_Abort_IT+0x3c0>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d054      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a31      	ldr	r2, [pc, #196]	@ (8004458 <HAL_DMA_Abort_IT+0x3c4>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d04f      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a30      	ldr	r2, [pc, #192]	@ (800445c <HAL_DMA_Abort_IT+0x3c8>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d04a      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a2e      	ldr	r2, [pc, #184]	@ (8004460 <HAL_DMA_Abort_IT+0x3cc>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d045      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a2d      	ldr	r2, [pc, #180]	@ (8004464 <HAL_DMA_Abort_IT+0x3d0>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d040      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a2b      	ldr	r2, [pc, #172]	@ (8004468 <HAL_DMA_Abort_IT+0x3d4>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d03b      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a2a      	ldr	r2, [pc, #168]	@ (800446c <HAL_DMA_Abort_IT+0x3d8>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d036      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a28      	ldr	r2, [pc, #160]	@ (8004470 <HAL_DMA_Abort_IT+0x3dc>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d031      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a27      	ldr	r2, [pc, #156]	@ (8004474 <HAL_DMA_Abort_IT+0x3e0>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d02c      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a25      	ldr	r2, [pc, #148]	@ (8004478 <HAL_DMA_Abort_IT+0x3e4>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d027      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a24      	ldr	r2, [pc, #144]	@ (800447c <HAL_DMA_Abort_IT+0x3e8>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d022      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a22      	ldr	r2, [pc, #136]	@ (8004480 <HAL_DMA_Abort_IT+0x3ec>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d01d      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a21      	ldr	r2, [pc, #132]	@ (8004484 <HAL_DMA_Abort_IT+0x3f0>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d018      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a1f      	ldr	r2, [pc, #124]	@ (8004488 <HAL_DMA_Abort_IT+0x3f4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d013      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a1e      	ldr	r2, [pc, #120]	@ (800448c <HAL_DMA_Abort_IT+0x3f8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d00e      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a1c      	ldr	r2, [pc, #112]	@ (8004490 <HAL_DMA_Abort_IT+0x3fc>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d009      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a1b      	ldr	r2, [pc, #108]	@ (8004494 <HAL_DMA_Abort_IT+0x400>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d004      	beq.n	8004436 <HAL_DMA_Abort_IT+0x3a2>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a19      	ldr	r2, [pc, #100]	@ (8004498 <HAL_DMA_Abort_IT+0x404>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d132      	bne.n	800449c <HAL_DMA_Abort_IT+0x408>
 8004436:	2301      	movs	r3, #1
 8004438:	e031      	b.n	800449e <HAL_DMA_Abort_IT+0x40a>
 800443a:	bf00      	nop
 800443c:	40020010 	.word	0x40020010
 8004440:	40020028 	.word	0x40020028
 8004444:	40020040 	.word	0x40020040
 8004448:	40020058 	.word	0x40020058
 800444c:	40020070 	.word	0x40020070
 8004450:	40020088 	.word	0x40020088
 8004454:	400200a0 	.word	0x400200a0
 8004458:	400200b8 	.word	0x400200b8
 800445c:	40020410 	.word	0x40020410
 8004460:	40020428 	.word	0x40020428
 8004464:	40020440 	.word	0x40020440
 8004468:	40020458 	.word	0x40020458
 800446c:	40020470 	.word	0x40020470
 8004470:	40020488 	.word	0x40020488
 8004474:	400204a0 	.word	0x400204a0
 8004478:	400204b8 	.word	0x400204b8
 800447c:	58025408 	.word	0x58025408
 8004480:	5802541c 	.word	0x5802541c
 8004484:	58025430 	.word	0x58025430
 8004488:	58025444 	.word	0x58025444
 800448c:	58025458 	.word	0x58025458
 8004490:	5802546c 	.word	0x5802546c
 8004494:	58025480 	.word	0x58025480
 8004498:	58025494 	.word	0x58025494
 800449c:	2300      	movs	r3, #0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d028      	beq.n	80044f4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044b0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044b6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	2201      	movs	r2, #1
 80044c2:	409a      	lsls	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80044d0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00c      	beq.n	80044f4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044e8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80044f2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004508:	2b00      	cmp	r3, #0
 800450a:	d003      	beq.n	8004514 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop

08004520 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b08a      	sub	sp, #40	@ 0x28
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800452c:	4b67      	ldr	r3, [pc, #412]	@ (80046cc <HAL_DMA_IRQHandler+0x1ac>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a67      	ldr	r2, [pc, #412]	@ (80046d0 <HAL_DMA_IRQHandler+0x1b0>)
 8004532:	fba2 2303 	umull	r2, r3, r2, r3
 8004536:	0a9b      	lsrs	r3, r3, #10
 8004538:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004544:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004546:	6a3b      	ldr	r3, [r7, #32]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a5f      	ldr	r2, [pc, #380]	@ (80046d4 <HAL_DMA_IRQHandler+0x1b4>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d04a      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a5d      	ldr	r2, [pc, #372]	@ (80046d8 <HAL_DMA_IRQHandler+0x1b8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d045      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a5c      	ldr	r2, [pc, #368]	@ (80046dc <HAL_DMA_IRQHandler+0x1bc>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d040      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a5a      	ldr	r2, [pc, #360]	@ (80046e0 <HAL_DMA_IRQHandler+0x1c0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d03b      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a59      	ldr	r2, [pc, #356]	@ (80046e4 <HAL_DMA_IRQHandler+0x1c4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d036      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a57      	ldr	r2, [pc, #348]	@ (80046e8 <HAL_DMA_IRQHandler+0x1c8>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d031      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a56      	ldr	r2, [pc, #344]	@ (80046ec <HAL_DMA_IRQHandler+0x1cc>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d02c      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a54      	ldr	r2, [pc, #336]	@ (80046f0 <HAL_DMA_IRQHandler+0x1d0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d027      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a53      	ldr	r2, [pc, #332]	@ (80046f4 <HAL_DMA_IRQHandler+0x1d4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d022      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a51      	ldr	r2, [pc, #324]	@ (80046f8 <HAL_DMA_IRQHandler+0x1d8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d01d      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a50      	ldr	r2, [pc, #320]	@ (80046fc <HAL_DMA_IRQHandler+0x1dc>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d018      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a4e      	ldr	r2, [pc, #312]	@ (8004700 <HAL_DMA_IRQHandler+0x1e0>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d013      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a4d      	ldr	r2, [pc, #308]	@ (8004704 <HAL_DMA_IRQHandler+0x1e4>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00e      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004708 <HAL_DMA_IRQHandler+0x1e8>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d009      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a4a      	ldr	r2, [pc, #296]	@ (800470c <HAL_DMA_IRQHandler+0x1ec>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d004      	beq.n	80045f2 <HAL_DMA_IRQHandler+0xd2>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a48      	ldr	r2, [pc, #288]	@ (8004710 <HAL_DMA_IRQHandler+0x1f0>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d101      	bne.n	80045f6 <HAL_DMA_IRQHandler+0xd6>
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <HAL_DMA_IRQHandler+0xd8>
 80045f6:	2300      	movs	r3, #0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 842b 	beq.w	8004e54 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004602:	f003 031f 	and.w	r3, r3, #31
 8004606:	2208      	movs	r2, #8
 8004608:	409a      	lsls	r2, r3
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	4013      	ands	r3, r2
 800460e:	2b00      	cmp	r3, #0
 8004610:	f000 80a2 	beq.w	8004758 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a2e      	ldr	r2, [pc, #184]	@ (80046d4 <HAL_DMA_IRQHandler+0x1b4>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d04a      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a2d      	ldr	r2, [pc, #180]	@ (80046d8 <HAL_DMA_IRQHandler+0x1b8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d045      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a2b      	ldr	r2, [pc, #172]	@ (80046dc <HAL_DMA_IRQHandler+0x1bc>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d040      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a2a      	ldr	r2, [pc, #168]	@ (80046e0 <HAL_DMA_IRQHandler+0x1c0>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d03b      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a28      	ldr	r2, [pc, #160]	@ (80046e4 <HAL_DMA_IRQHandler+0x1c4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d036      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a27      	ldr	r2, [pc, #156]	@ (80046e8 <HAL_DMA_IRQHandler+0x1c8>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d031      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a25      	ldr	r2, [pc, #148]	@ (80046ec <HAL_DMA_IRQHandler+0x1cc>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d02c      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a24      	ldr	r2, [pc, #144]	@ (80046f0 <HAL_DMA_IRQHandler+0x1d0>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d027      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a22      	ldr	r2, [pc, #136]	@ (80046f4 <HAL_DMA_IRQHandler+0x1d4>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d022      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a21      	ldr	r2, [pc, #132]	@ (80046f8 <HAL_DMA_IRQHandler+0x1d8>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d01d      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a1f      	ldr	r2, [pc, #124]	@ (80046fc <HAL_DMA_IRQHandler+0x1dc>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d018      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a1e      	ldr	r2, [pc, #120]	@ (8004700 <HAL_DMA_IRQHandler+0x1e0>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d013      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a1c      	ldr	r2, [pc, #112]	@ (8004704 <HAL_DMA_IRQHandler+0x1e4>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d00e      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a1b      	ldr	r2, [pc, #108]	@ (8004708 <HAL_DMA_IRQHandler+0x1e8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d009      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a19      	ldr	r2, [pc, #100]	@ (800470c <HAL_DMA_IRQHandler+0x1ec>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d004      	beq.n	80046b4 <HAL_DMA_IRQHandler+0x194>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a18      	ldr	r2, [pc, #96]	@ (8004710 <HAL_DMA_IRQHandler+0x1f0>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d12f      	bne.n	8004714 <HAL_DMA_IRQHandler+0x1f4>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0304 	and.w	r3, r3, #4
 80046be:	2b00      	cmp	r3, #0
 80046c0:	bf14      	ite	ne
 80046c2:	2301      	movne	r3, #1
 80046c4:	2300      	moveq	r3, #0
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	e02e      	b.n	8004728 <HAL_DMA_IRQHandler+0x208>
 80046ca:	bf00      	nop
 80046cc:	24000058 	.word	0x24000058
 80046d0:	1b4e81b5 	.word	0x1b4e81b5
 80046d4:	40020010 	.word	0x40020010
 80046d8:	40020028 	.word	0x40020028
 80046dc:	40020040 	.word	0x40020040
 80046e0:	40020058 	.word	0x40020058
 80046e4:	40020070 	.word	0x40020070
 80046e8:	40020088 	.word	0x40020088
 80046ec:	400200a0 	.word	0x400200a0
 80046f0:	400200b8 	.word	0x400200b8
 80046f4:	40020410 	.word	0x40020410
 80046f8:	40020428 	.word	0x40020428
 80046fc:	40020440 	.word	0x40020440
 8004700:	40020458 	.word	0x40020458
 8004704:	40020470 	.word	0x40020470
 8004708:	40020488 	.word	0x40020488
 800470c:	400204a0 	.word	0x400204a0
 8004710:	400204b8 	.word	0x400204b8
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0308 	and.w	r3, r3, #8
 800471e:	2b00      	cmp	r3, #0
 8004720:	bf14      	ite	ne
 8004722:	2301      	movne	r3, #1
 8004724:	2300      	moveq	r3, #0
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d015      	beq.n	8004758 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 0204 	bic.w	r2, r2, #4
 800473a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004740:	f003 031f 	and.w	r3, r3, #31
 8004744:	2208      	movs	r2, #8
 8004746:	409a      	lsls	r2, r3
 8004748:	6a3b      	ldr	r3, [r7, #32]
 800474a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004750:	f043 0201 	orr.w	r2, r3, #1
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800475c:	f003 031f 	and.w	r3, r3, #31
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	fa22 f303 	lsr.w	r3, r2, r3
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d06e      	beq.n	800484c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a69      	ldr	r2, [pc, #420]	@ (8004918 <HAL_DMA_IRQHandler+0x3f8>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d04a      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a67      	ldr	r2, [pc, #412]	@ (800491c <HAL_DMA_IRQHandler+0x3fc>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d045      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a66      	ldr	r2, [pc, #408]	@ (8004920 <HAL_DMA_IRQHandler+0x400>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d040      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a64      	ldr	r2, [pc, #400]	@ (8004924 <HAL_DMA_IRQHandler+0x404>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d03b      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a63      	ldr	r2, [pc, #396]	@ (8004928 <HAL_DMA_IRQHandler+0x408>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d036      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a61      	ldr	r2, [pc, #388]	@ (800492c <HAL_DMA_IRQHandler+0x40c>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d031      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a60      	ldr	r2, [pc, #384]	@ (8004930 <HAL_DMA_IRQHandler+0x410>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d02c      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a5e      	ldr	r2, [pc, #376]	@ (8004934 <HAL_DMA_IRQHandler+0x414>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d027      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a5d      	ldr	r2, [pc, #372]	@ (8004938 <HAL_DMA_IRQHandler+0x418>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d022      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a5b      	ldr	r2, [pc, #364]	@ (800493c <HAL_DMA_IRQHandler+0x41c>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d01d      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a5a      	ldr	r2, [pc, #360]	@ (8004940 <HAL_DMA_IRQHandler+0x420>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d018      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a58      	ldr	r2, [pc, #352]	@ (8004944 <HAL_DMA_IRQHandler+0x424>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d013      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a57      	ldr	r2, [pc, #348]	@ (8004948 <HAL_DMA_IRQHandler+0x428>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00e      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a55      	ldr	r2, [pc, #340]	@ (800494c <HAL_DMA_IRQHandler+0x42c>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d009      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a54      	ldr	r2, [pc, #336]	@ (8004950 <HAL_DMA_IRQHandler+0x430>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d004      	beq.n	800480e <HAL_DMA_IRQHandler+0x2ee>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a52      	ldr	r2, [pc, #328]	@ (8004954 <HAL_DMA_IRQHandler+0x434>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d10a      	bne.n	8004824 <HAL_DMA_IRQHandler+0x304>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004818:	2b00      	cmp	r3, #0
 800481a:	bf14      	ite	ne
 800481c:	2301      	movne	r3, #1
 800481e:	2300      	moveq	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	e003      	b.n	800482c <HAL_DMA_IRQHandler+0x30c>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2300      	movs	r3, #0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00d      	beq.n	800484c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004834:	f003 031f 	and.w	r3, r3, #31
 8004838:	2201      	movs	r2, #1
 800483a:	409a      	lsls	r2, r3
 800483c:	6a3b      	ldr	r3, [r7, #32]
 800483e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004844:	f043 0202 	orr.w	r2, r3, #2
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004850:	f003 031f 	and.w	r3, r3, #31
 8004854:	2204      	movs	r2, #4
 8004856:	409a      	lsls	r2, r3
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	4013      	ands	r3, r2
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 808f 	beq.w	8004980 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a2c      	ldr	r2, [pc, #176]	@ (8004918 <HAL_DMA_IRQHandler+0x3f8>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d04a      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a2a      	ldr	r2, [pc, #168]	@ (800491c <HAL_DMA_IRQHandler+0x3fc>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d045      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a29      	ldr	r2, [pc, #164]	@ (8004920 <HAL_DMA_IRQHandler+0x400>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d040      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a27      	ldr	r2, [pc, #156]	@ (8004924 <HAL_DMA_IRQHandler+0x404>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d03b      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a26      	ldr	r2, [pc, #152]	@ (8004928 <HAL_DMA_IRQHandler+0x408>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d036      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a24      	ldr	r2, [pc, #144]	@ (800492c <HAL_DMA_IRQHandler+0x40c>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d031      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a23      	ldr	r2, [pc, #140]	@ (8004930 <HAL_DMA_IRQHandler+0x410>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d02c      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a21      	ldr	r2, [pc, #132]	@ (8004934 <HAL_DMA_IRQHandler+0x414>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d027      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a20      	ldr	r2, [pc, #128]	@ (8004938 <HAL_DMA_IRQHandler+0x418>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d022      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a1e      	ldr	r2, [pc, #120]	@ (800493c <HAL_DMA_IRQHandler+0x41c>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d01d      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004940 <HAL_DMA_IRQHandler+0x420>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d018      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a1b      	ldr	r2, [pc, #108]	@ (8004944 <HAL_DMA_IRQHandler+0x424>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d013      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a1a      	ldr	r2, [pc, #104]	@ (8004948 <HAL_DMA_IRQHandler+0x428>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d00e      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a18      	ldr	r2, [pc, #96]	@ (800494c <HAL_DMA_IRQHandler+0x42c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d009      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a17      	ldr	r2, [pc, #92]	@ (8004950 <HAL_DMA_IRQHandler+0x430>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d004      	beq.n	8004902 <HAL_DMA_IRQHandler+0x3e2>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a15      	ldr	r2, [pc, #84]	@ (8004954 <HAL_DMA_IRQHandler+0x434>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d12a      	bne.n	8004958 <HAL_DMA_IRQHandler+0x438>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	bf14      	ite	ne
 8004910:	2301      	movne	r3, #1
 8004912:	2300      	moveq	r3, #0
 8004914:	b2db      	uxtb	r3, r3
 8004916:	e023      	b.n	8004960 <HAL_DMA_IRQHandler+0x440>
 8004918:	40020010 	.word	0x40020010
 800491c:	40020028 	.word	0x40020028
 8004920:	40020040 	.word	0x40020040
 8004924:	40020058 	.word	0x40020058
 8004928:	40020070 	.word	0x40020070
 800492c:	40020088 	.word	0x40020088
 8004930:	400200a0 	.word	0x400200a0
 8004934:	400200b8 	.word	0x400200b8
 8004938:	40020410 	.word	0x40020410
 800493c:	40020428 	.word	0x40020428
 8004940:	40020440 	.word	0x40020440
 8004944:	40020458 	.word	0x40020458
 8004948:	40020470 	.word	0x40020470
 800494c:	40020488 	.word	0x40020488
 8004950:	400204a0 	.word	0x400204a0
 8004954:	400204b8 	.word	0x400204b8
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2300      	movs	r3, #0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00d      	beq.n	8004980 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004968:	f003 031f 	and.w	r3, r3, #31
 800496c:	2204      	movs	r2, #4
 800496e:	409a      	lsls	r2, r3
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004978:	f043 0204 	orr.w	r2, r3, #4
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004984:	f003 031f 	and.w	r3, r3, #31
 8004988:	2210      	movs	r2, #16
 800498a:	409a      	lsls	r2, r3
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	4013      	ands	r3, r2
 8004990:	2b00      	cmp	r3, #0
 8004992:	f000 80a6 	beq.w	8004ae2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a85      	ldr	r2, [pc, #532]	@ (8004bb0 <HAL_DMA_IRQHandler+0x690>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d04a      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a83      	ldr	r2, [pc, #524]	@ (8004bb4 <HAL_DMA_IRQHandler+0x694>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d045      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a82      	ldr	r2, [pc, #520]	@ (8004bb8 <HAL_DMA_IRQHandler+0x698>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d040      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a80      	ldr	r2, [pc, #512]	@ (8004bbc <HAL_DMA_IRQHandler+0x69c>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d03b      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a7f      	ldr	r2, [pc, #508]	@ (8004bc0 <HAL_DMA_IRQHandler+0x6a0>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d036      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a7d      	ldr	r2, [pc, #500]	@ (8004bc4 <HAL_DMA_IRQHandler+0x6a4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d031      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a7c      	ldr	r2, [pc, #496]	@ (8004bc8 <HAL_DMA_IRQHandler+0x6a8>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d02c      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a7a      	ldr	r2, [pc, #488]	@ (8004bcc <HAL_DMA_IRQHandler+0x6ac>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d027      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a79      	ldr	r2, [pc, #484]	@ (8004bd0 <HAL_DMA_IRQHandler+0x6b0>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d022      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a77      	ldr	r2, [pc, #476]	@ (8004bd4 <HAL_DMA_IRQHandler+0x6b4>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d01d      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a76      	ldr	r2, [pc, #472]	@ (8004bd8 <HAL_DMA_IRQHandler+0x6b8>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d018      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a74      	ldr	r2, [pc, #464]	@ (8004bdc <HAL_DMA_IRQHandler+0x6bc>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d013      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a73      	ldr	r2, [pc, #460]	@ (8004be0 <HAL_DMA_IRQHandler+0x6c0>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d00e      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a71      	ldr	r2, [pc, #452]	@ (8004be4 <HAL_DMA_IRQHandler+0x6c4>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d009      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a70      	ldr	r2, [pc, #448]	@ (8004be8 <HAL_DMA_IRQHandler+0x6c8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d004      	beq.n	8004a36 <HAL_DMA_IRQHandler+0x516>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a6e      	ldr	r2, [pc, #440]	@ (8004bec <HAL_DMA_IRQHandler+0x6cc>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d10a      	bne.n	8004a4c <HAL_DMA_IRQHandler+0x52c>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0308 	and.w	r3, r3, #8
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	bf14      	ite	ne
 8004a44:	2301      	movne	r3, #1
 8004a46:	2300      	moveq	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	e009      	b.n	8004a60 <HAL_DMA_IRQHandler+0x540>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0304 	and.w	r3, r3, #4
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	bf14      	ite	ne
 8004a5a:	2301      	movne	r3, #1
 8004a5c:	2300      	moveq	r3, #0
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d03e      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a68:	f003 031f 	and.w	r3, r3, #31
 8004a6c:	2210      	movs	r2, #16
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d018      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d108      	bne.n	8004aa2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d024      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	4798      	blx	r3
 8004aa0:	e01f      	b.n	8004ae2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d01b      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	4798      	blx	r3
 8004ab2:	e016      	b.n	8004ae2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d107      	bne.n	8004ad2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f022 0208 	bic.w	r2, r2, #8
 8004ad0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ae6:	f003 031f 	and.w	r3, r3, #31
 8004aea:	2220      	movs	r2, #32
 8004aec:	409a      	lsls	r2, r3
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	4013      	ands	r3, r2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 8110 	beq.w	8004d18 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a2c      	ldr	r2, [pc, #176]	@ (8004bb0 <HAL_DMA_IRQHandler+0x690>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d04a      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a2b      	ldr	r2, [pc, #172]	@ (8004bb4 <HAL_DMA_IRQHandler+0x694>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d045      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a29      	ldr	r2, [pc, #164]	@ (8004bb8 <HAL_DMA_IRQHandler+0x698>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d040      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a28      	ldr	r2, [pc, #160]	@ (8004bbc <HAL_DMA_IRQHandler+0x69c>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d03b      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a26      	ldr	r2, [pc, #152]	@ (8004bc0 <HAL_DMA_IRQHandler+0x6a0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d036      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a25      	ldr	r2, [pc, #148]	@ (8004bc4 <HAL_DMA_IRQHandler+0x6a4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d031      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a23      	ldr	r2, [pc, #140]	@ (8004bc8 <HAL_DMA_IRQHandler+0x6a8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d02c      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a22      	ldr	r2, [pc, #136]	@ (8004bcc <HAL_DMA_IRQHandler+0x6ac>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d027      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a20      	ldr	r2, [pc, #128]	@ (8004bd0 <HAL_DMA_IRQHandler+0x6b0>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d022      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd4 <HAL_DMA_IRQHandler+0x6b4>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d01d      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a1d      	ldr	r2, [pc, #116]	@ (8004bd8 <HAL_DMA_IRQHandler+0x6b8>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d018      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004bdc <HAL_DMA_IRQHandler+0x6bc>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d013      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a1a      	ldr	r2, [pc, #104]	@ (8004be0 <HAL_DMA_IRQHandler+0x6c0>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d00e      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a19      	ldr	r2, [pc, #100]	@ (8004be4 <HAL_DMA_IRQHandler+0x6c4>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d009      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a17      	ldr	r2, [pc, #92]	@ (8004be8 <HAL_DMA_IRQHandler+0x6c8>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d004      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x678>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a16      	ldr	r2, [pc, #88]	@ (8004bec <HAL_DMA_IRQHandler+0x6cc>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d12b      	bne.n	8004bf0 <HAL_DMA_IRQHandler+0x6d0>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	bf14      	ite	ne
 8004ba6:	2301      	movne	r3, #1
 8004ba8:	2300      	moveq	r3, #0
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	e02a      	b.n	8004c04 <HAL_DMA_IRQHandler+0x6e4>
 8004bae:	bf00      	nop
 8004bb0:	40020010 	.word	0x40020010
 8004bb4:	40020028 	.word	0x40020028
 8004bb8:	40020040 	.word	0x40020040
 8004bbc:	40020058 	.word	0x40020058
 8004bc0:	40020070 	.word	0x40020070
 8004bc4:	40020088 	.word	0x40020088
 8004bc8:	400200a0 	.word	0x400200a0
 8004bcc:	400200b8 	.word	0x400200b8
 8004bd0:	40020410 	.word	0x40020410
 8004bd4:	40020428 	.word	0x40020428
 8004bd8:	40020440 	.word	0x40020440
 8004bdc:	40020458 	.word	0x40020458
 8004be0:	40020470 	.word	0x40020470
 8004be4:	40020488 	.word	0x40020488
 8004be8:	400204a0 	.word	0x400204a0
 8004bec:	400204b8 	.word	0x400204b8
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	bf14      	ite	ne
 8004bfe:	2301      	movne	r3, #1
 8004c00:	2300      	moveq	r3, #0
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f000 8087 	beq.w	8004d18 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c0e:	f003 031f 	and.w	r3, r3, #31
 8004c12:	2220      	movs	r2, #32
 8004c14:	409a      	lsls	r2, r3
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d139      	bne.n	8004c9a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f022 0216 	bic.w	r2, r2, #22
 8004c34:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	695a      	ldr	r2, [r3, #20]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c44:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d103      	bne.n	8004c56 <HAL_DMA_IRQHandler+0x736>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d007      	beq.n	8004c66 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 0208 	bic.w	r2, r2, #8
 8004c64:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c6a:	f003 031f 	and.w	r3, r3, #31
 8004c6e:	223f      	movs	r2, #63	@ 0x3f
 8004c70:	409a      	lsls	r2, r3
 8004c72:	6a3b      	ldr	r3, [r7, #32]
 8004c74:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 834a 	beq.w	8005324 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	4798      	blx	r3
          }
          return;
 8004c98:	e344      	b.n	8005324 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d018      	beq.n	8004cda <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d108      	bne.n	8004cc8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d02c      	beq.n	8004d18 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	4798      	blx	r3
 8004cc6:	e027      	b.n	8004d18 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d023      	beq.n	8004d18 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	4798      	blx	r3
 8004cd8:	e01e      	b.n	8004d18 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10f      	bne.n	8004d08 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0210 	bic.w	r2, r2, #16
 8004cf6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d003      	beq.n	8004d18 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f000 8306 	beq.w	800532e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 8088 	beq.w	8004e40 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2204      	movs	r2, #4
 8004d34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a7a      	ldr	r2, [pc, #488]	@ (8004f28 <HAL_DMA_IRQHandler+0xa08>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d04a      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a79      	ldr	r2, [pc, #484]	@ (8004f2c <HAL_DMA_IRQHandler+0xa0c>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d045      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a77      	ldr	r2, [pc, #476]	@ (8004f30 <HAL_DMA_IRQHandler+0xa10>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d040      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a76      	ldr	r2, [pc, #472]	@ (8004f34 <HAL_DMA_IRQHandler+0xa14>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d03b      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a74      	ldr	r2, [pc, #464]	@ (8004f38 <HAL_DMA_IRQHandler+0xa18>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d036      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a73      	ldr	r2, [pc, #460]	@ (8004f3c <HAL_DMA_IRQHandler+0xa1c>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d031      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a71      	ldr	r2, [pc, #452]	@ (8004f40 <HAL_DMA_IRQHandler+0xa20>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d02c      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a70      	ldr	r2, [pc, #448]	@ (8004f44 <HAL_DMA_IRQHandler+0xa24>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d027      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a6e      	ldr	r2, [pc, #440]	@ (8004f48 <HAL_DMA_IRQHandler+0xa28>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d022      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a6d      	ldr	r2, [pc, #436]	@ (8004f4c <HAL_DMA_IRQHandler+0xa2c>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d01d      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a6b      	ldr	r2, [pc, #428]	@ (8004f50 <HAL_DMA_IRQHandler+0xa30>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d018      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a6a      	ldr	r2, [pc, #424]	@ (8004f54 <HAL_DMA_IRQHandler+0xa34>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d013      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a68      	ldr	r2, [pc, #416]	@ (8004f58 <HAL_DMA_IRQHandler+0xa38>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d00e      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a67      	ldr	r2, [pc, #412]	@ (8004f5c <HAL_DMA_IRQHandler+0xa3c>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d009      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a65      	ldr	r2, [pc, #404]	@ (8004f60 <HAL_DMA_IRQHandler+0xa40>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d004      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x8b8>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a64      	ldr	r2, [pc, #400]	@ (8004f64 <HAL_DMA_IRQHandler+0xa44>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d108      	bne.n	8004dea <HAL_DMA_IRQHandler+0x8ca>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f022 0201 	bic.w	r2, r2, #1
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	e007      	b.n	8004dfa <HAL_DMA_IRQHandler+0x8da>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0201 	bic.w	r2, r2, #1
 8004df8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	60fb      	str	r3, [r7, #12]
 8004e00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d307      	bcc.n	8004e16 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1f2      	bne.n	8004dfa <HAL_DMA_IRQHandler+0x8da>
 8004e14:	e000      	b.n	8004e18 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004e16:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0301 	and.w	r3, r3, #1
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d004      	beq.n	8004e30 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2203      	movs	r2, #3
 8004e2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004e2e:	e003      	b.n	8004e38 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f000 8272 	beq.w	800532e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	4798      	blx	r3
 8004e52:	e26c      	b.n	800532e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a43      	ldr	r2, [pc, #268]	@ (8004f68 <HAL_DMA_IRQHandler+0xa48>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d022      	beq.n	8004ea4 <HAL_DMA_IRQHandler+0x984>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a42      	ldr	r2, [pc, #264]	@ (8004f6c <HAL_DMA_IRQHandler+0xa4c>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d01d      	beq.n	8004ea4 <HAL_DMA_IRQHandler+0x984>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a40      	ldr	r2, [pc, #256]	@ (8004f70 <HAL_DMA_IRQHandler+0xa50>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d018      	beq.n	8004ea4 <HAL_DMA_IRQHandler+0x984>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a3f      	ldr	r2, [pc, #252]	@ (8004f74 <HAL_DMA_IRQHandler+0xa54>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d013      	beq.n	8004ea4 <HAL_DMA_IRQHandler+0x984>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a3d      	ldr	r2, [pc, #244]	@ (8004f78 <HAL_DMA_IRQHandler+0xa58>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d00e      	beq.n	8004ea4 <HAL_DMA_IRQHandler+0x984>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a3c      	ldr	r2, [pc, #240]	@ (8004f7c <HAL_DMA_IRQHandler+0xa5c>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d009      	beq.n	8004ea4 <HAL_DMA_IRQHandler+0x984>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a3a      	ldr	r2, [pc, #232]	@ (8004f80 <HAL_DMA_IRQHandler+0xa60>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d004      	beq.n	8004ea4 <HAL_DMA_IRQHandler+0x984>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a39      	ldr	r2, [pc, #228]	@ (8004f84 <HAL_DMA_IRQHandler+0xa64>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d101      	bne.n	8004ea8 <HAL_DMA_IRQHandler+0x988>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e000      	b.n	8004eaa <HAL_DMA_IRQHandler+0x98a>
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f000 823f 	beq.w	800532e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ebc:	f003 031f 	and.w	r3, r3, #31
 8004ec0:	2204      	movs	r2, #4
 8004ec2:	409a      	lsls	r2, r3
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f000 80cd 	beq.w	8005068 <HAL_DMA_IRQHandler+0xb48>
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	f003 0304 	and.w	r3, r3, #4
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f000 80c7 	beq.w	8005068 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ede:	f003 031f 	and.w	r3, r3, #31
 8004ee2:	2204      	movs	r2, #4
 8004ee4:	409a      	lsls	r2, r3
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d049      	beq.n	8004f88 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d109      	bne.n	8004f12 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	f000 8210 	beq.w	8005328 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004f10:	e20a      	b.n	8005328 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f000 8206 	beq.w	8005328 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004f24:	e200      	b.n	8005328 <HAL_DMA_IRQHandler+0xe08>
 8004f26:	bf00      	nop
 8004f28:	40020010 	.word	0x40020010
 8004f2c:	40020028 	.word	0x40020028
 8004f30:	40020040 	.word	0x40020040
 8004f34:	40020058 	.word	0x40020058
 8004f38:	40020070 	.word	0x40020070
 8004f3c:	40020088 	.word	0x40020088
 8004f40:	400200a0 	.word	0x400200a0
 8004f44:	400200b8 	.word	0x400200b8
 8004f48:	40020410 	.word	0x40020410
 8004f4c:	40020428 	.word	0x40020428
 8004f50:	40020440 	.word	0x40020440
 8004f54:	40020458 	.word	0x40020458
 8004f58:	40020470 	.word	0x40020470
 8004f5c:	40020488 	.word	0x40020488
 8004f60:	400204a0 	.word	0x400204a0
 8004f64:	400204b8 	.word	0x400204b8
 8004f68:	58025408 	.word	0x58025408
 8004f6c:	5802541c 	.word	0x5802541c
 8004f70:	58025430 	.word	0x58025430
 8004f74:	58025444 	.word	0x58025444
 8004f78:	58025458 	.word	0x58025458
 8004f7c:	5802546c 	.word	0x5802546c
 8004f80:	58025480 	.word	0x58025480
 8004f84:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	f003 0320 	and.w	r3, r3, #32
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d160      	bne.n	8005054 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a7f      	ldr	r2, [pc, #508]	@ (8005194 <HAL_DMA_IRQHandler+0xc74>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d04a      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a7d      	ldr	r2, [pc, #500]	@ (8005198 <HAL_DMA_IRQHandler+0xc78>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d045      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a7c      	ldr	r2, [pc, #496]	@ (800519c <HAL_DMA_IRQHandler+0xc7c>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d040      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a7a      	ldr	r2, [pc, #488]	@ (80051a0 <HAL_DMA_IRQHandler+0xc80>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d03b      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a79      	ldr	r2, [pc, #484]	@ (80051a4 <HAL_DMA_IRQHandler+0xc84>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d036      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a77      	ldr	r2, [pc, #476]	@ (80051a8 <HAL_DMA_IRQHandler+0xc88>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d031      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a76      	ldr	r2, [pc, #472]	@ (80051ac <HAL_DMA_IRQHandler+0xc8c>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d02c      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a74      	ldr	r2, [pc, #464]	@ (80051b0 <HAL_DMA_IRQHandler+0xc90>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d027      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a73      	ldr	r2, [pc, #460]	@ (80051b4 <HAL_DMA_IRQHandler+0xc94>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d022      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a71      	ldr	r2, [pc, #452]	@ (80051b8 <HAL_DMA_IRQHandler+0xc98>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d01d      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a70      	ldr	r2, [pc, #448]	@ (80051bc <HAL_DMA_IRQHandler+0xc9c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d018      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a6e      	ldr	r2, [pc, #440]	@ (80051c0 <HAL_DMA_IRQHandler+0xca0>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d013      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a6d      	ldr	r2, [pc, #436]	@ (80051c4 <HAL_DMA_IRQHandler+0xca4>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d00e      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a6b      	ldr	r2, [pc, #428]	@ (80051c8 <HAL_DMA_IRQHandler+0xca8>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d009      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a6a      	ldr	r2, [pc, #424]	@ (80051cc <HAL_DMA_IRQHandler+0xcac>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d004      	beq.n	8005032 <HAL_DMA_IRQHandler+0xb12>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a68      	ldr	r2, [pc, #416]	@ (80051d0 <HAL_DMA_IRQHandler+0xcb0>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d108      	bne.n	8005044 <HAL_DMA_IRQHandler+0xb24>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 0208 	bic.w	r2, r2, #8
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	e007      	b.n	8005054 <HAL_DMA_IRQHandler+0xb34>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 0204 	bic.w	r2, r2, #4
 8005052:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 8165 	beq.w	8005328 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005066:	e15f      	b.n	8005328 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800506c:	f003 031f 	and.w	r3, r3, #31
 8005070:	2202      	movs	r2, #2
 8005072:	409a      	lsls	r2, r3
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	4013      	ands	r3, r2
 8005078:	2b00      	cmp	r3, #0
 800507a:	f000 80c5 	beq.w	8005208 <HAL_DMA_IRQHandler+0xce8>
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	f003 0302 	and.w	r3, r3, #2
 8005084:	2b00      	cmp	r3, #0
 8005086:	f000 80bf 	beq.w	8005208 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800508e:	f003 031f 	and.w	r3, r3, #31
 8005092:	2202      	movs	r2, #2
 8005094:	409a      	lsls	r2, r3
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d018      	beq.n	80050d6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d109      	bne.n	80050c2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	f000 813a 	beq.w	800532c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80050c0:	e134      	b.n	800532c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 8130 	beq.w	800532c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80050d4:	e12a      	b.n	800532c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f003 0320 	and.w	r3, r3, #32
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f040 8089 	bne.w	80051f4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005194 <HAL_DMA_IRQHandler+0xc74>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d04a      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a29      	ldr	r2, [pc, #164]	@ (8005198 <HAL_DMA_IRQHandler+0xc78>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d045      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a28      	ldr	r2, [pc, #160]	@ (800519c <HAL_DMA_IRQHandler+0xc7c>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d040      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a26      	ldr	r2, [pc, #152]	@ (80051a0 <HAL_DMA_IRQHandler+0xc80>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d03b      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a25      	ldr	r2, [pc, #148]	@ (80051a4 <HAL_DMA_IRQHandler+0xc84>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d036      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a23      	ldr	r2, [pc, #140]	@ (80051a8 <HAL_DMA_IRQHandler+0xc88>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d031      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a22      	ldr	r2, [pc, #136]	@ (80051ac <HAL_DMA_IRQHandler+0xc8c>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d02c      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a20      	ldr	r2, [pc, #128]	@ (80051b0 <HAL_DMA_IRQHandler+0xc90>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d027      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a1f      	ldr	r2, [pc, #124]	@ (80051b4 <HAL_DMA_IRQHandler+0xc94>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d022      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a1d      	ldr	r2, [pc, #116]	@ (80051b8 <HAL_DMA_IRQHandler+0xc98>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d01d      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a1c      	ldr	r2, [pc, #112]	@ (80051bc <HAL_DMA_IRQHandler+0xc9c>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d018      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a1a      	ldr	r2, [pc, #104]	@ (80051c0 <HAL_DMA_IRQHandler+0xca0>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d013      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a19      	ldr	r2, [pc, #100]	@ (80051c4 <HAL_DMA_IRQHandler+0xca4>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d00e      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a17      	ldr	r2, [pc, #92]	@ (80051c8 <HAL_DMA_IRQHandler+0xca8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d009      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a16      	ldr	r2, [pc, #88]	@ (80051cc <HAL_DMA_IRQHandler+0xcac>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d004      	beq.n	8005182 <HAL_DMA_IRQHandler+0xc62>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a14      	ldr	r2, [pc, #80]	@ (80051d0 <HAL_DMA_IRQHandler+0xcb0>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d128      	bne.n	80051d4 <HAL_DMA_IRQHandler+0xcb4>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f022 0214 	bic.w	r2, r2, #20
 8005190:	601a      	str	r2, [r3, #0]
 8005192:	e027      	b.n	80051e4 <HAL_DMA_IRQHandler+0xcc4>
 8005194:	40020010 	.word	0x40020010
 8005198:	40020028 	.word	0x40020028
 800519c:	40020040 	.word	0x40020040
 80051a0:	40020058 	.word	0x40020058
 80051a4:	40020070 	.word	0x40020070
 80051a8:	40020088 	.word	0x40020088
 80051ac:	400200a0 	.word	0x400200a0
 80051b0:	400200b8 	.word	0x400200b8
 80051b4:	40020410 	.word	0x40020410
 80051b8:	40020428 	.word	0x40020428
 80051bc:	40020440 	.word	0x40020440
 80051c0:	40020458 	.word	0x40020458
 80051c4:	40020470 	.word	0x40020470
 80051c8:	40020488 	.word	0x40020488
 80051cc:	400204a0 	.word	0x400204a0
 80051d0:	400204b8 	.word	0x400204b8
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f022 020a 	bic.w	r2, r2, #10
 80051e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 8097 	beq.w	800532c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005206:	e091      	b.n	800532c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800520c:	f003 031f 	and.w	r3, r3, #31
 8005210:	2208      	movs	r2, #8
 8005212:	409a      	lsls	r2, r3
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	4013      	ands	r3, r2
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 8088 	beq.w	800532e <HAL_DMA_IRQHandler+0xe0e>
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	f003 0308 	and.w	r3, r3, #8
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 8082 	beq.w	800532e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a41      	ldr	r2, [pc, #260]	@ (8005334 <HAL_DMA_IRQHandler+0xe14>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d04a      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a3f      	ldr	r2, [pc, #252]	@ (8005338 <HAL_DMA_IRQHandler+0xe18>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d045      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a3e      	ldr	r2, [pc, #248]	@ (800533c <HAL_DMA_IRQHandler+0xe1c>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d040      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a3c      	ldr	r2, [pc, #240]	@ (8005340 <HAL_DMA_IRQHandler+0xe20>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d03b      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a3b      	ldr	r2, [pc, #236]	@ (8005344 <HAL_DMA_IRQHandler+0xe24>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d036      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a39      	ldr	r2, [pc, #228]	@ (8005348 <HAL_DMA_IRQHandler+0xe28>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d031      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a38      	ldr	r2, [pc, #224]	@ (800534c <HAL_DMA_IRQHandler+0xe2c>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d02c      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a36      	ldr	r2, [pc, #216]	@ (8005350 <HAL_DMA_IRQHandler+0xe30>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d027      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a35      	ldr	r2, [pc, #212]	@ (8005354 <HAL_DMA_IRQHandler+0xe34>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d022      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a33      	ldr	r2, [pc, #204]	@ (8005358 <HAL_DMA_IRQHandler+0xe38>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d01d      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a32      	ldr	r2, [pc, #200]	@ (800535c <HAL_DMA_IRQHandler+0xe3c>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d018      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a30      	ldr	r2, [pc, #192]	@ (8005360 <HAL_DMA_IRQHandler+0xe40>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d013      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a2f      	ldr	r2, [pc, #188]	@ (8005364 <HAL_DMA_IRQHandler+0xe44>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d00e      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005368 <HAL_DMA_IRQHandler+0xe48>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d009      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a2c      	ldr	r2, [pc, #176]	@ (800536c <HAL_DMA_IRQHandler+0xe4c>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d004      	beq.n	80052ca <HAL_DMA_IRQHandler+0xdaa>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a2a      	ldr	r2, [pc, #168]	@ (8005370 <HAL_DMA_IRQHandler+0xe50>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d108      	bne.n	80052dc <HAL_DMA_IRQHandler+0xdbc>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f022 021c 	bic.w	r2, r2, #28
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	e007      	b.n	80052ec <HAL_DMA_IRQHandler+0xdcc>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 020e 	bic.w	r2, r2, #14
 80052ea:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052f0:	f003 031f 	and.w	r3, r3, #31
 80052f4:	2201      	movs	r2, #1
 80052f6:	409a      	lsls	r2, r3
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005316:	2b00      	cmp	r3, #0
 8005318:	d009      	beq.n	800532e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	4798      	blx	r3
 8005322:	e004      	b.n	800532e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005324:	bf00      	nop
 8005326:	e002      	b.n	800532e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005328:	bf00      	nop
 800532a:	e000      	b.n	800532e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800532c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800532e:	3728      	adds	r7, #40	@ 0x28
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	40020010 	.word	0x40020010
 8005338:	40020028 	.word	0x40020028
 800533c:	40020040 	.word	0x40020040
 8005340:	40020058 	.word	0x40020058
 8005344:	40020070 	.word	0x40020070
 8005348:	40020088 	.word	0x40020088
 800534c:	400200a0 	.word	0x400200a0
 8005350:	400200b8 	.word	0x400200b8
 8005354:	40020410 	.word	0x40020410
 8005358:	40020428 	.word	0x40020428
 800535c:	40020440 	.word	0x40020440
 8005360:	40020458 	.word	0x40020458
 8005364:	40020470 	.word	0x40020470
 8005368:	40020488 	.word	0x40020488
 800536c:	400204a0 	.word	0x400204a0
 8005370:	400204b8 	.word	0x400204b8

08005374 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005382:	b2db      	uxtb	r3, r3
}
 8005384:	4618      	mov	r0, r3
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a42      	ldr	r2, [pc, #264]	@ (80054a8 <DMA_CalcBaseAndBitshift+0x118>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d04a      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a41      	ldr	r2, [pc, #260]	@ (80054ac <DMA_CalcBaseAndBitshift+0x11c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d045      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a3f      	ldr	r2, [pc, #252]	@ (80054b0 <DMA_CalcBaseAndBitshift+0x120>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d040      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a3e      	ldr	r2, [pc, #248]	@ (80054b4 <DMA_CalcBaseAndBitshift+0x124>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d03b      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a3c      	ldr	r2, [pc, #240]	@ (80054b8 <DMA_CalcBaseAndBitshift+0x128>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d036      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a3b      	ldr	r2, [pc, #236]	@ (80054bc <DMA_CalcBaseAndBitshift+0x12c>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d031      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a39      	ldr	r2, [pc, #228]	@ (80054c0 <DMA_CalcBaseAndBitshift+0x130>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d02c      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a38      	ldr	r2, [pc, #224]	@ (80054c4 <DMA_CalcBaseAndBitshift+0x134>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d027      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a36      	ldr	r2, [pc, #216]	@ (80054c8 <DMA_CalcBaseAndBitshift+0x138>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d022      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a35      	ldr	r2, [pc, #212]	@ (80054cc <DMA_CalcBaseAndBitshift+0x13c>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d01d      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a33      	ldr	r2, [pc, #204]	@ (80054d0 <DMA_CalcBaseAndBitshift+0x140>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d018      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a32      	ldr	r2, [pc, #200]	@ (80054d4 <DMA_CalcBaseAndBitshift+0x144>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d013      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a30      	ldr	r2, [pc, #192]	@ (80054d8 <DMA_CalcBaseAndBitshift+0x148>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d00e      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a2f      	ldr	r2, [pc, #188]	@ (80054dc <DMA_CalcBaseAndBitshift+0x14c>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d009      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a2d      	ldr	r2, [pc, #180]	@ (80054e0 <DMA_CalcBaseAndBitshift+0x150>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d004      	beq.n	8005438 <DMA_CalcBaseAndBitshift+0xa8>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a2c      	ldr	r2, [pc, #176]	@ (80054e4 <DMA_CalcBaseAndBitshift+0x154>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d101      	bne.n	800543c <DMA_CalcBaseAndBitshift+0xac>
 8005438:	2301      	movs	r3, #1
 800543a:	e000      	b.n	800543e <DMA_CalcBaseAndBitshift+0xae>
 800543c:	2300      	movs	r3, #0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d024      	beq.n	800548c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	b2db      	uxtb	r3, r3
 8005448:	3b10      	subs	r3, #16
 800544a:	4a27      	ldr	r2, [pc, #156]	@ (80054e8 <DMA_CalcBaseAndBitshift+0x158>)
 800544c:	fba2 2303 	umull	r2, r3, r2, r3
 8005450:	091b      	lsrs	r3, r3, #4
 8005452:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f003 0307 	and.w	r3, r3, #7
 800545a:	4a24      	ldr	r2, [pc, #144]	@ (80054ec <DMA_CalcBaseAndBitshift+0x15c>)
 800545c:	5cd3      	ldrb	r3, [r2, r3]
 800545e:	461a      	mov	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2b03      	cmp	r3, #3
 8005468:	d908      	bls.n	800547c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	461a      	mov	r2, r3
 8005470:	4b1f      	ldr	r3, [pc, #124]	@ (80054f0 <DMA_CalcBaseAndBitshift+0x160>)
 8005472:	4013      	ands	r3, r2
 8005474:	1d1a      	adds	r2, r3, #4
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	659a      	str	r2, [r3, #88]	@ 0x58
 800547a:	e00d      	b.n	8005498 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	461a      	mov	r2, r3
 8005482:	4b1b      	ldr	r3, [pc, #108]	@ (80054f0 <DMA_CalcBaseAndBitshift+0x160>)
 8005484:	4013      	ands	r3, r2
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	6593      	str	r3, [r2, #88]	@ 0x58
 800548a:	e005      	b.n	8005498 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800549c:	4618      	mov	r0, r3
 800549e:	3714      	adds	r7, #20
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr
 80054a8:	40020010 	.word	0x40020010
 80054ac:	40020028 	.word	0x40020028
 80054b0:	40020040 	.word	0x40020040
 80054b4:	40020058 	.word	0x40020058
 80054b8:	40020070 	.word	0x40020070
 80054bc:	40020088 	.word	0x40020088
 80054c0:	400200a0 	.word	0x400200a0
 80054c4:	400200b8 	.word	0x400200b8
 80054c8:	40020410 	.word	0x40020410
 80054cc:	40020428 	.word	0x40020428
 80054d0:	40020440 	.word	0x40020440
 80054d4:	40020458 	.word	0x40020458
 80054d8:	40020470 	.word	0x40020470
 80054dc:	40020488 	.word	0x40020488
 80054e0:	400204a0 	.word	0x400204a0
 80054e4:	400204b8 	.word	0x400204b8
 80054e8:	aaaaaaab 	.word	0xaaaaaaab
 80054ec:	08012054 	.word	0x08012054
 80054f0:	fffffc00 	.word	0xfffffc00

080054f4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054fc:	2300      	movs	r3, #0
 80054fe:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d120      	bne.n	800554a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800550c:	2b03      	cmp	r3, #3
 800550e:	d858      	bhi.n	80055c2 <DMA_CheckFifoParam+0xce>
 8005510:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <DMA_CheckFifoParam+0x24>)
 8005512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005516:	bf00      	nop
 8005518:	08005529 	.word	0x08005529
 800551c:	0800553b 	.word	0x0800553b
 8005520:	08005529 	.word	0x08005529
 8005524:	080055c3 	.word	0x080055c3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800552c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d048      	beq.n	80055c6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005538:	e045      	b.n	80055c6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800553e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005542:	d142      	bne.n	80055ca <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005548:	e03f      	b.n	80055ca <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005552:	d123      	bne.n	800559c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005558:	2b03      	cmp	r3, #3
 800555a:	d838      	bhi.n	80055ce <DMA_CheckFifoParam+0xda>
 800555c:	a201      	add	r2, pc, #4	@ (adr r2, 8005564 <DMA_CheckFifoParam+0x70>)
 800555e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005562:	bf00      	nop
 8005564:	08005575 	.word	0x08005575
 8005568:	0800557b 	.word	0x0800557b
 800556c:	08005575 	.word	0x08005575
 8005570:	0800558d 	.word	0x0800558d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	73fb      	strb	r3, [r7, #15]
        break;
 8005578:	e030      	b.n	80055dc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d025      	beq.n	80055d2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800558a:	e022      	b.n	80055d2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005590:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005594:	d11f      	bne.n	80055d6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800559a:	e01c      	b.n	80055d6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d902      	bls.n	80055aa <DMA_CheckFifoParam+0xb6>
 80055a4:	2b03      	cmp	r3, #3
 80055a6:	d003      	beq.n	80055b0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80055a8:	e018      	b.n	80055dc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	73fb      	strb	r3, [r7, #15]
        break;
 80055ae:	e015      	b.n	80055dc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00e      	beq.n	80055da <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	73fb      	strb	r3, [r7, #15]
    break;
 80055c0:	e00b      	b.n	80055da <DMA_CheckFifoParam+0xe6>
        break;
 80055c2:	bf00      	nop
 80055c4:	e00a      	b.n	80055dc <DMA_CheckFifoParam+0xe8>
        break;
 80055c6:	bf00      	nop
 80055c8:	e008      	b.n	80055dc <DMA_CheckFifoParam+0xe8>
        break;
 80055ca:	bf00      	nop
 80055cc:	e006      	b.n	80055dc <DMA_CheckFifoParam+0xe8>
        break;
 80055ce:	bf00      	nop
 80055d0:	e004      	b.n	80055dc <DMA_CheckFifoParam+0xe8>
        break;
 80055d2:	bf00      	nop
 80055d4:	e002      	b.n	80055dc <DMA_CheckFifoParam+0xe8>
        break;
 80055d6:	bf00      	nop
 80055d8:	e000      	b.n	80055dc <DMA_CheckFifoParam+0xe8>
    break;
 80055da:	bf00      	nop
    }
  }

  return status;
 80055dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop

080055ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a38      	ldr	r2, [pc, #224]	@ (80056e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d022      	beq.n	800564a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a36      	ldr	r2, [pc, #216]	@ (80056e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d01d      	beq.n	800564a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a35      	ldr	r2, [pc, #212]	@ (80056e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d018      	beq.n	800564a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a33      	ldr	r2, [pc, #204]	@ (80056ec <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d013      	beq.n	800564a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a32      	ldr	r2, [pc, #200]	@ (80056f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d00e      	beq.n	800564a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a30      	ldr	r2, [pc, #192]	@ (80056f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d009      	beq.n	800564a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a2f      	ldr	r2, [pc, #188]	@ (80056f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d004      	beq.n	800564a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a2d      	ldr	r2, [pc, #180]	@ (80056fc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d101      	bne.n	800564e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800564a:	2301      	movs	r3, #1
 800564c:	e000      	b.n	8005650 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800564e:	2300      	movs	r3, #0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d01a      	beq.n	800568a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	b2db      	uxtb	r3, r3
 800565a:	3b08      	subs	r3, #8
 800565c:	4a28      	ldr	r2, [pc, #160]	@ (8005700 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800565e:	fba2 2303 	umull	r2, r3, r2, r3
 8005662:	091b      	lsrs	r3, r3, #4
 8005664:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	4b26      	ldr	r3, [pc, #152]	@ (8005704 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800566a:	4413      	add	r3, r2
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	461a      	mov	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a24      	ldr	r2, [pc, #144]	@ (8005708 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005678:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f003 031f 	and.w	r3, r3, #31
 8005680:	2201      	movs	r2, #1
 8005682:	409a      	lsls	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005688:	e024      	b.n	80056d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	b2db      	uxtb	r3, r3
 8005690:	3b10      	subs	r3, #16
 8005692:	4a1e      	ldr	r2, [pc, #120]	@ (800570c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005694:	fba2 2303 	umull	r2, r3, r2, r3
 8005698:	091b      	lsrs	r3, r3, #4
 800569a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	4a1c      	ldr	r2, [pc, #112]	@ (8005710 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d806      	bhi.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	4a1b      	ldr	r2, [pc, #108]	@ (8005714 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d902      	bls.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	3308      	adds	r3, #8
 80056b0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	4b18      	ldr	r3, [pc, #96]	@ (8005718 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80056b6:	4413      	add	r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	461a      	mov	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a16      	ldr	r2, [pc, #88]	@ (800571c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80056c4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f003 031f 	and.w	r3, r3, #31
 80056cc:	2201      	movs	r2, #1
 80056ce:	409a      	lsls	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80056d4:	bf00      	nop
 80056d6:	3714      	adds	r7, #20
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr
 80056e0:	58025408 	.word	0x58025408
 80056e4:	5802541c 	.word	0x5802541c
 80056e8:	58025430 	.word	0x58025430
 80056ec:	58025444 	.word	0x58025444
 80056f0:	58025458 	.word	0x58025458
 80056f4:	5802546c 	.word	0x5802546c
 80056f8:	58025480 	.word	0x58025480
 80056fc:	58025494 	.word	0x58025494
 8005700:	cccccccd 	.word	0xcccccccd
 8005704:	16009600 	.word	0x16009600
 8005708:	58025880 	.word	0x58025880
 800570c:	aaaaaaab 	.word	0xaaaaaaab
 8005710:	400204b8 	.word	0x400204b8
 8005714:	4002040f 	.word	0x4002040f
 8005718:	10008200 	.word	0x10008200
 800571c:	40020880 	.word	0x40020880

08005720 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	b2db      	uxtb	r3, r3
 800572e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d04a      	beq.n	80057cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2b08      	cmp	r3, #8
 800573a:	d847      	bhi.n	80057cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a25      	ldr	r2, [pc, #148]	@ (80057d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d022      	beq.n	800578c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a24      	ldr	r2, [pc, #144]	@ (80057dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d01d      	beq.n	800578c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a22      	ldr	r2, [pc, #136]	@ (80057e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d018      	beq.n	800578c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a21      	ldr	r2, [pc, #132]	@ (80057e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d013      	beq.n	800578c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a1f      	ldr	r2, [pc, #124]	@ (80057e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d00e      	beq.n	800578c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a1e      	ldr	r2, [pc, #120]	@ (80057ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d009      	beq.n	800578c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a1c      	ldr	r2, [pc, #112]	@ (80057f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d004      	beq.n	800578c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a1b      	ldr	r2, [pc, #108]	@ (80057f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d101      	bne.n	8005790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800578c:	2301      	movs	r3, #1
 800578e:	e000      	b.n	8005792 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005790:	2300      	movs	r3, #0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00a      	beq.n	80057ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	4b17      	ldr	r3, [pc, #92]	@ (80057f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800579a:	4413      	add	r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	461a      	mov	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4a15      	ldr	r2, [pc, #84]	@ (80057fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80057a8:	671a      	str	r2, [r3, #112]	@ 0x70
 80057aa:	e009      	b.n	80057c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	4b14      	ldr	r3, [pc, #80]	@ (8005800 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80057b0:	4413      	add	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	461a      	mov	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a11      	ldr	r2, [pc, #68]	@ (8005804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80057be:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	3b01      	subs	r3, #1
 80057c4:	2201      	movs	r2, #1
 80057c6:	409a      	lsls	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80057cc:	bf00      	nop
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	58025408 	.word	0x58025408
 80057dc:	5802541c 	.word	0x5802541c
 80057e0:	58025430 	.word	0x58025430
 80057e4:	58025444 	.word	0x58025444
 80057e8:	58025458 	.word	0x58025458
 80057ec:	5802546c 	.word	0x5802546c
 80057f0:	58025480 	.word	0x58025480
 80057f4:	58025494 	.word	0x58025494
 80057f8:	1600963f 	.word	0x1600963f
 80057fc:	58025940 	.word	0x58025940
 8005800:	1000823f 	.word	0x1000823f
 8005804:	40020940 	.word	0x40020940

08005808 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b098      	sub	sp, #96	@ 0x60
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005810:	4a84      	ldr	r2, [pc, #528]	@ (8005a24 <HAL_FDCAN_Init+0x21c>)
 8005812:	f107 030c 	add.w	r3, r7, #12
 8005816:	4611      	mov	r1, r2
 8005818:	224c      	movs	r2, #76	@ 0x4c
 800581a:	4618      	mov	r0, r3
 800581c:	f00b fdc3 	bl	80113a6 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e1c6      	b.n	8005bb8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a7e      	ldr	r2, [pc, #504]	@ (8005a28 <HAL_FDCAN_Init+0x220>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d106      	bne.n	8005842 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800583c:	461a      	mov	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fb fd30 	bl	80012bc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699a      	ldr	r2, [r3, #24]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 0210 	bic.w	r2, r2, #16
 800586a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800586c:	f7fc fa22 	bl	8001cb4 <HAL_GetTick>
 8005870:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005872:	e014      	b.n	800589e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005874:	f7fc fa1e 	bl	8001cb4 <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	2b0a      	cmp	r3, #10
 8005880:	d90d      	bls.n	800589e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005888:	f043 0201 	orr.w	r2, r3, #1
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2203      	movs	r2, #3
 8005896:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e18c      	b.n	8005bb8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	f003 0308 	and.w	r3, r3, #8
 80058a8:	2b08      	cmp	r3, #8
 80058aa:	d0e3      	beq.n	8005874 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	699a      	ldr	r2, [r3, #24]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f042 0201 	orr.w	r2, r2, #1
 80058ba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058bc:	f7fc f9fa 	bl	8001cb4 <HAL_GetTick>
 80058c0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80058c2:	e014      	b.n	80058ee <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80058c4:	f7fc f9f6 	bl	8001cb4 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b0a      	cmp	r3, #10
 80058d0:	d90d      	bls.n	80058ee <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058d8:	f043 0201 	orr.w	r2, r3, #1
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2203      	movs	r2, #3
 80058e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e164      	b.n	8005bb8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0e3      	beq.n	80058c4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	699a      	ldr	r2, [r3, #24]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f042 0202 	orr.w	r2, r2, #2
 800590a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	7c1b      	ldrb	r3, [r3, #16]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d108      	bne.n	8005926 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699a      	ldr	r2, [r3, #24]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005922:	619a      	str	r2, [r3, #24]
 8005924:	e007      	b.n	8005936 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	699a      	ldr	r2, [r3, #24]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005934:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	7c5b      	ldrb	r3, [r3, #17]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d108      	bne.n	8005950 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	699a      	ldr	r2, [r3, #24]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800594c:	619a      	str	r2, [r3, #24]
 800594e:	e007      	b.n	8005960 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	699a      	ldr	r2, [r3, #24]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800595e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	7c9b      	ldrb	r3, [r3, #18]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d108      	bne.n	800597a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	699a      	ldr	r2, [r3, #24]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005976:	619a      	str	r2, [r3, #24]
 8005978:	e007      	b.n	800598a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	699a      	ldr	r2, [r3, #24]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005988:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	699b      	ldr	r3, [r3, #24]
 8005990:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689a      	ldr	r2, [r3, #8]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699a      	ldr	r2, [r3, #24]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80059ae:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	691a      	ldr	r2, [r3, #16]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f022 0210 	bic.w	r2, r2, #16
 80059be:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d108      	bne.n	80059da <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699a      	ldr	r2, [r3, #24]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0204 	orr.w	r2, r2, #4
 80059d6:	619a      	str	r2, [r3, #24]
 80059d8:	e030      	b.n	8005a3c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d02c      	beq.n	8005a3c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d020      	beq.n	8005a2c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	699a      	ldr	r2, [r3, #24]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059f8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	691a      	ldr	r2, [r3, #16]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f042 0210 	orr.w	r2, r2, #16
 8005a08:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	2b03      	cmp	r3, #3
 8005a10:	d114      	bne.n	8005a3c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	699a      	ldr	r2, [r3, #24]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0220 	orr.w	r2, r2, #32
 8005a20:	619a      	str	r2, [r3, #24]
 8005a22:	e00b      	b.n	8005a3c <HAL_FDCAN_Init+0x234>
 8005a24:	08011fa8 	.word	0x08011fa8
 8005a28:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	699a      	ldr	r2, [r3, #24]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0220 	orr.w	r2, r2, #32
 8005a3a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	3b01      	subs	r3, #1
 8005a42:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	69db      	ldr	r3, [r3, #28]
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a4c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005a54:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005a64:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a66:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a70:	d115      	bne.n	8005a9e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a76:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a80:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a86:	3b01      	subs	r3, #1
 8005a88:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005a8a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a92:	3b01      	subs	r3, #1
 8005a94:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005a9a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a9c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00a      	beq.n	8005abc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ac4:	4413      	add	r3, r2
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d011      	beq.n	8005aee <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8005ad2:	f023 0107 	bic.w	r1, r3, #7
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	3360      	adds	r3, #96	@ 0x60
 8005ade:	443b      	add	r3, r7
 8005ae0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d011      	beq.n	8005b1a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005afe:	f023 0107 	bic.w	r1, r3, #7
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	3360      	adds	r3, #96	@ 0x60
 8005b0a:	443b      	add	r3, r7
 8005b0c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d012      	beq.n	8005b48 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005b2a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	3360      	adds	r3, #96	@ 0x60
 8005b36:	443b      	add	r3, r7
 8005b38:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005b3c:	011a      	lsls	r2, r3, #4
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d012      	beq.n	8005b76 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005b58:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	3360      	adds	r3, #96	@ 0x60
 8005b64:	443b      	add	r3, r7
 8005b66:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005b6a:	021a      	lsls	r2, r3, #8
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a11      	ldr	r2, [pc, #68]	@ (8005bc0 <HAL_FDCAN_Init+0x3b8>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d107      	bne.n	8005b90 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	689a      	ldr	r2, [r3, #8]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f022 0203 	bic.w	r2, r2, #3
 8005b8e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 f80b 	bl	8005bc4 <FDCAN_CalcultateRamBlockAddresses>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8005bb4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3760      	adds	r7, #96	@ 0x60
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	4000a000 	.word	0x4000a000

08005bc4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bd0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005bda:	4ba7      	ldr	r3, [pc, #668]	@ (8005e78 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005bdc:	4013      	ands	r3, r2
 8005bde:	68ba      	ldr	r2, [r7, #8]
 8005be0:	0091      	lsls	r1, r2, #2
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	6812      	ldr	r2, [r2, #0]
 8005be6:	430b      	orrs	r3, r1
 8005be8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bf4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bfc:	041a      	lsls	r2, r3, #16
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	4413      	add	r3, r2
 8005c10:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005c1a:	4b97      	ldr	r3, [pc, #604]	@ (8005e78 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	68ba      	ldr	r2, [r7, #8]
 8005c20:	0091      	lsls	r1, r2, #2
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6812      	ldr	r2, [r2, #0]
 8005c26:	430b      	orrs	r3, r1
 8005c28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c34:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c3c:	041a      	lsls	r2, r3, #16
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c4c:	005b      	lsls	r3, r3, #1
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	4413      	add	r3, r2
 8005c52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005c5c:	4b86      	ldr	r3, [pc, #536]	@ (8005e78 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c5e:	4013      	ands	r3, r2
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	0091      	lsls	r1, r2, #2
 8005c64:	687a      	ldr	r2, [r7, #4]
 8005c66:	6812      	ldr	r2, [r2, #0]
 8005c68:	430b      	orrs	r3, r1
 8005c6a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c76:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c7e:	041a      	lsls	r2, r3, #16
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	430a      	orrs	r2, r1
 8005c86:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005c92:	fb02 f303 	mul.w	r3, r2, r3
 8005c96:	68ba      	ldr	r2, [r7, #8]
 8005c98:	4413      	add	r3, r2
 8005c9a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005ca4:	4b74      	ldr	r3, [pc, #464]	@ (8005e78 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	0091      	lsls	r1, r2, #2
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	6812      	ldr	r2, [r2, #0]
 8005cb0:	430b      	orrs	r3, r1
 8005cb2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005cbe:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cc6:	041a      	lsls	r2, r3, #16
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005cda:	fb02 f303 	mul.w	r3, r2, r3
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005cec:	4b62      	ldr	r3, [pc, #392]	@ (8005e78 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005cee:	4013      	ands	r3, r2
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	0091      	lsls	r1, r2, #2
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	6812      	ldr	r2, [r2, #0]
 8005cf8:	430b      	orrs	r3, r1
 8005cfa:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005d06:	fb02 f303 	mul.w	r3, r2, r3
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005d18:	4b57      	ldr	r3, [pc, #348]	@ (8005e78 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	68ba      	ldr	r2, [r7, #8]
 8005d1e:	0091      	lsls	r1, r2, #2
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	6812      	ldr	r2, [r2, #0]
 8005d24:	430b      	orrs	r3, r1
 8005d26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d32:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d3a:	041a      	lsls	r2, r3, #16
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	430a      	orrs	r2, r1
 8005d42:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d4a:	005b      	lsls	r3, r3, #1
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	4413      	add	r3, r2
 8005d50:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005d5a:	4b47      	ldr	r3, [pc, #284]	@ (8005e78 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	68ba      	ldr	r2, [r7, #8]
 8005d60:	0091      	lsls	r1, r2, #2
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6812      	ldr	r2, [r2, #0]
 8005d66:	430b      	orrs	r3, r1
 8005d68:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005d74:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d7c:	041a      	lsls	r2, r3, #16
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005d90:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d98:	061a      	lsls	r2, r3, #24
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005da8:	4b34      	ldr	r3, [pc, #208]	@ (8005e7c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005daa:	4413      	add	r3, r2
 8005dac:	009a      	lsls	r2, r3, #2
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	441a      	add	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	441a      	add	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dda:	6879      	ldr	r1, [r7, #4]
 8005ddc:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005dde:	fb01 f303 	mul.w	r3, r1, r3
 8005de2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005de4:	441a      	add	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005df2:	6879      	ldr	r1, [r7, #4]
 8005df4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005df6:	fb01 f303 	mul.w	r3, r1, r3
 8005dfa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005dfc:	441a      	add	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e0a:	6879      	ldr	r1, [r7, #4]
 8005e0c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005e0e:	fb01 f303 	mul.w	r3, r1, r3
 8005e12:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005e14:	441a      	add	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e26:	00db      	lsls	r3, r3, #3
 8005e28:	441a      	add	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e3a:	6879      	ldr	r1, [r7, #4]
 8005e3c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005e3e:	fb01 f303 	mul.w	r3, r1, r3
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	441a      	add	r2, r3
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e56:	6879      	ldr	r1, [r7, #4]
 8005e58:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005e5a:	fb01 f303 	mul.w	r3, r1, r3
 8005e5e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005e60:	441a      	add	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e6e:	4a04      	ldr	r2, [pc, #16]	@ (8005e80 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d915      	bls.n	8005ea0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005e74:	e006      	b.n	8005e84 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005e76:	bf00      	nop
 8005e78:	ffff0003 	.word	0xffff0003
 8005e7c:	10002b00 	.word	0x10002b00
 8005e80:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e8a:	f043 0220 	orr.w	r2, r3, #32
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2203      	movs	r2, #3
 8005e98:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e010      	b.n	8005ec2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ea4:	60fb      	str	r3, [r7, #12]
 8005ea6:	e005      	b.n	8005eb4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	3304      	adds	r3, #4
 8005eb2:	60fb      	str	r3, [r7, #12]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d3f3      	bcc.n	8005ea8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop

08005ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b089      	sub	sp, #36	@ 0x24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005eda:	2300      	movs	r3, #0
 8005edc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005ede:	4b89      	ldr	r3, [pc, #548]	@ (8006104 <HAL_GPIO_Init+0x234>)
 8005ee0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005ee2:	e194      	b.n	800620e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	2101      	movs	r1, #1
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	f000 8186 	beq.w	8006208 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f003 0303 	and.w	r3, r3, #3
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d005      	beq.n	8005f14 <HAL_GPIO_Init+0x44>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	f003 0303 	and.w	r3, r3, #3
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d130      	bne.n	8005f76 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	005b      	lsls	r3, r3, #1
 8005f1e:	2203      	movs	r2, #3
 8005f20:	fa02 f303 	lsl.w	r3, r2, r3
 8005f24:	43db      	mvns	r3, r3
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	4013      	ands	r3, r2
 8005f2a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	68da      	ldr	r2, [r3, #12]
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	005b      	lsls	r3, r3, #1
 8005f34:	fa02 f303 	lsl.w	r3, r2, r3
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f52:	43db      	mvns	r3, r3
 8005f54:	69ba      	ldr	r2, [r7, #24]
 8005f56:	4013      	ands	r3, r2
 8005f58:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	091b      	lsrs	r3, r3, #4
 8005f60:	f003 0201 	and.w	r2, r3, #1
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f003 0303 	and.w	r3, r3, #3
 8005f7e:	2b03      	cmp	r3, #3
 8005f80:	d017      	beq.n	8005fb2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	005b      	lsls	r3, r3, #1
 8005f8c:	2203      	movs	r2, #3
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	43db      	mvns	r3, r3
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	4013      	ands	r3, r2
 8005f98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	689a      	ldr	r2, [r3, #8]
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	005b      	lsls	r3, r3, #1
 8005fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa6:	69ba      	ldr	r2, [r7, #24]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	69ba      	ldr	r2, [r7, #24]
 8005fb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f003 0303 	and.w	r3, r3, #3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d123      	bne.n	8006006 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	08da      	lsrs	r2, r3, #3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	3208      	adds	r2, #8
 8005fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	f003 0307 	and.w	r3, r3, #7
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	220f      	movs	r2, #15
 8005fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fda:	43db      	mvns	r3, r3
 8005fdc:	69ba      	ldr	r2, [r7, #24]
 8005fde:	4013      	ands	r3, r2
 8005fe0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	691a      	ldr	r2, [r3, #16]
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	f003 0307 	and.w	r3, r3, #7
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff2:	69ba      	ldr	r2, [r7, #24]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	08da      	lsrs	r2, r3, #3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	3208      	adds	r2, #8
 8006000:	69b9      	ldr	r1, [r7, #24]
 8006002:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	2203      	movs	r2, #3
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	43db      	mvns	r3, r3
 8006018:	69ba      	ldr	r2, [r7, #24]
 800601a:	4013      	ands	r3, r2
 800601c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f003 0203 	and.w	r2, r3, #3
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	005b      	lsls	r3, r3, #1
 800602a:	fa02 f303 	lsl.w	r3, r2, r3
 800602e:	69ba      	ldr	r2, [r7, #24]
 8006030:	4313      	orrs	r3, r2
 8006032:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	69ba      	ldr	r2, [r7, #24]
 8006038:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006042:	2b00      	cmp	r3, #0
 8006044:	f000 80e0 	beq.w	8006208 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006048:	4b2f      	ldr	r3, [pc, #188]	@ (8006108 <HAL_GPIO_Init+0x238>)
 800604a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800604e:	4a2e      	ldr	r2, [pc, #184]	@ (8006108 <HAL_GPIO_Init+0x238>)
 8006050:	f043 0302 	orr.w	r3, r3, #2
 8006054:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006058:	4b2b      	ldr	r3, [pc, #172]	@ (8006108 <HAL_GPIO_Init+0x238>)
 800605a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	60fb      	str	r3, [r7, #12]
 8006064:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006066:	4a29      	ldr	r2, [pc, #164]	@ (800610c <HAL_GPIO_Init+0x23c>)
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	089b      	lsrs	r3, r3, #2
 800606c:	3302      	adds	r3, #2
 800606e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	f003 0303 	and.w	r3, r3, #3
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	220f      	movs	r2, #15
 800607e:	fa02 f303 	lsl.w	r3, r2, r3
 8006082:	43db      	mvns	r3, r3
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	4013      	ands	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a20      	ldr	r2, [pc, #128]	@ (8006110 <HAL_GPIO_Init+0x240>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d052      	beq.n	8006138 <HAL_GPIO_Init+0x268>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a1f      	ldr	r2, [pc, #124]	@ (8006114 <HAL_GPIO_Init+0x244>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d031      	beq.n	80060fe <HAL_GPIO_Init+0x22e>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a1e      	ldr	r2, [pc, #120]	@ (8006118 <HAL_GPIO_Init+0x248>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d02b      	beq.n	80060fa <HAL_GPIO_Init+0x22a>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a1d      	ldr	r2, [pc, #116]	@ (800611c <HAL_GPIO_Init+0x24c>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d025      	beq.n	80060f6 <HAL_GPIO_Init+0x226>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a1c      	ldr	r2, [pc, #112]	@ (8006120 <HAL_GPIO_Init+0x250>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d01f      	beq.n	80060f2 <HAL_GPIO_Init+0x222>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006124 <HAL_GPIO_Init+0x254>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d019      	beq.n	80060ee <HAL_GPIO_Init+0x21e>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a1a      	ldr	r2, [pc, #104]	@ (8006128 <HAL_GPIO_Init+0x258>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d013      	beq.n	80060ea <HAL_GPIO_Init+0x21a>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a19      	ldr	r2, [pc, #100]	@ (800612c <HAL_GPIO_Init+0x25c>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d00d      	beq.n	80060e6 <HAL_GPIO_Init+0x216>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a18      	ldr	r2, [pc, #96]	@ (8006130 <HAL_GPIO_Init+0x260>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d007      	beq.n	80060e2 <HAL_GPIO_Init+0x212>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a17      	ldr	r2, [pc, #92]	@ (8006134 <HAL_GPIO_Init+0x264>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d101      	bne.n	80060de <HAL_GPIO_Init+0x20e>
 80060da:	2309      	movs	r3, #9
 80060dc:	e02d      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060de:	230a      	movs	r3, #10
 80060e0:	e02b      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060e2:	2308      	movs	r3, #8
 80060e4:	e029      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060e6:	2307      	movs	r3, #7
 80060e8:	e027      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060ea:	2306      	movs	r3, #6
 80060ec:	e025      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060ee:	2305      	movs	r3, #5
 80060f0:	e023      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060f2:	2304      	movs	r3, #4
 80060f4:	e021      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060f6:	2303      	movs	r3, #3
 80060f8:	e01f      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060fa:	2302      	movs	r3, #2
 80060fc:	e01d      	b.n	800613a <HAL_GPIO_Init+0x26a>
 80060fe:	2301      	movs	r3, #1
 8006100:	e01b      	b.n	800613a <HAL_GPIO_Init+0x26a>
 8006102:	bf00      	nop
 8006104:	58000080 	.word	0x58000080
 8006108:	58024400 	.word	0x58024400
 800610c:	58000400 	.word	0x58000400
 8006110:	58020000 	.word	0x58020000
 8006114:	58020400 	.word	0x58020400
 8006118:	58020800 	.word	0x58020800
 800611c:	58020c00 	.word	0x58020c00
 8006120:	58021000 	.word	0x58021000
 8006124:	58021400 	.word	0x58021400
 8006128:	58021800 	.word	0x58021800
 800612c:	58021c00 	.word	0x58021c00
 8006130:	58022000 	.word	0x58022000
 8006134:	58022400 	.word	0x58022400
 8006138:	2300      	movs	r3, #0
 800613a:	69fa      	ldr	r2, [r7, #28]
 800613c:	f002 0203 	and.w	r2, r2, #3
 8006140:	0092      	lsls	r2, r2, #2
 8006142:	4093      	lsls	r3, r2
 8006144:	69ba      	ldr	r2, [r7, #24]
 8006146:	4313      	orrs	r3, r2
 8006148:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800614a:	4938      	ldr	r1, [pc, #224]	@ (800622c <HAL_GPIO_Init+0x35c>)
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	089b      	lsrs	r3, r3, #2
 8006150:	3302      	adds	r3, #2
 8006152:	69ba      	ldr	r2, [r7, #24]
 8006154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	43db      	mvns	r3, r3
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	4013      	ands	r3, r2
 8006168:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006176:	69ba      	ldr	r2, [r7, #24]
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	4313      	orrs	r3, r2
 800617c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800617e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006186:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	43db      	mvns	r3, r3
 8006192:	69ba      	ldr	r2, [r7, #24]
 8006194:	4013      	ands	r3, r2
 8006196:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d003      	beq.n	80061ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80061a4:	69ba      	ldr	r2, [r7, #24]
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80061ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061b0:	69bb      	ldr	r3, [r7, #24]
 80061b2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	43db      	mvns	r3, r3
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	4013      	ands	r3, r2
 80061c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d003      	beq.n	80061d8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80061d0:	69ba      	ldr	r2, [r7, #24]
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	69ba      	ldr	r2, [r7, #24]
 80061dc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	43db      	mvns	r3, r3
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	4013      	ands	r3, r2
 80061ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80061fa:	69ba      	ldr	r2, [r7, #24]
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	4313      	orrs	r3, r2
 8006200:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	3301      	adds	r3, #1
 800620c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	fa22 f303 	lsr.w	r3, r2, r3
 8006218:	2b00      	cmp	r3, #0
 800621a:	f47f ae63 	bne.w	8005ee4 <HAL_GPIO_Init+0x14>
  }
}
 800621e:	bf00      	nop
 8006220:	bf00      	nop
 8006222:	3724      	adds	r7, #36	@ 0x24
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	58000400 	.word	0x58000400

08006230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	460b      	mov	r3, r1
 800623a:	807b      	strh	r3, [r7, #2]
 800623c:	4613      	mov	r3, r2
 800623e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006240:	787b      	ldrb	r3, [r7, #1]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006246:	887a      	ldrh	r2, [r7, #2]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800624c:	e003      	b.n	8006256 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800624e:	887b      	ldrh	r3, [r7, #2]
 8006250:	041a      	lsls	r2, r3, #16
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	619a      	str	r2, [r3, #24]
}
 8006256:	bf00      	nop
 8006258:	370c      	adds	r7, #12
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr

08006262 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b082      	sub	sp, #8
 8006266:	af00      	add	r7, sp, #0
 8006268:	4603      	mov	r3, r0
 800626a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800626c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006270:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006274:	88fb      	ldrh	r3, [r7, #6]
 8006276:	4013      	ands	r3, r2
 8006278:	2b00      	cmp	r3, #0
 800627a:	d008      	beq.n	800628e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800627c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006280:	88fb      	ldrh	r3, [r7, #6]
 8006282:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006286:	88fb      	ldrh	r3, [r7, #6]
 8006288:	4618      	mov	r0, r3
 800628a:	f000 f804 	bl	8006296 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800628e:	bf00      	nop
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006296:	b480      	push	{r7}
 8006298:	b083      	sub	sp, #12
 800629a:	af00      	add	r7, sp, #0
 800629c:	4603      	mov	r3, r0
 800629e:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e08b      	b.n	80063d6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d106      	bne.n	80062d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7fb f86c 	bl	80013b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2224      	movs	r2, #36	@ 0x24
 80062dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f022 0201 	bic.w	r2, r2, #1
 80062ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80062fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	689a      	ldr	r2, [r3, #8]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800630c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d107      	bne.n	8006326 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	689a      	ldr	r2, [r3, #8]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006322:	609a      	str	r2, [r3, #8]
 8006324:	e006      	b.n	8006334 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006332:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	2b02      	cmp	r3, #2
 800633a:	d108      	bne.n	800634e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800634a:	605a      	str	r2, [r3, #4]
 800634c:	e007      	b.n	800635e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	685a      	ldr	r2, [r3, #4]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800635c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	6859      	ldr	r1, [r3, #4]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	4b1d      	ldr	r3, [pc, #116]	@ (80063e0 <HAL_I2C_Init+0x134>)
 800636a:	430b      	orrs	r3, r1
 800636c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68da      	ldr	r2, [r3, #12]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800637c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	691a      	ldr	r2, [r3, #16]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	430a      	orrs	r2, r1
 8006396:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	69d9      	ldr	r1, [r3, #28]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a1a      	ldr	r2, [r3, #32]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	430a      	orrs	r2, r1
 80063a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0201 	orr.w	r2, r2, #1
 80063b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2220      	movs	r2, #32
 80063c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3708      	adds	r7, #8
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	02008000 	.word	0x02008000

080063e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b088      	sub	sp, #32
 80063e8:	af02      	add	r7, sp, #8
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	4608      	mov	r0, r1
 80063ee:	4611      	mov	r1, r2
 80063f0:	461a      	mov	r2, r3
 80063f2:	4603      	mov	r3, r0
 80063f4:	817b      	strh	r3, [r7, #10]
 80063f6:	460b      	mov	r3, r1
 80063f8:	813b      	strh	r3, [r7, #8]
 80063fa:	4613      	mov	r3, r2
 80063fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b20      	cmp	r3, #32
 8006408:	f040 80f9 	bne.w	80065fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800640c:	6a3b      	ldr	r3, [r7, #32]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d002      	beq.n	8006418 <HAL_I2C_Mem_Write+0x34>
 8006412:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006414:	2b00      	cmp	r3, #0
 8006416:	d105      	bne.n	8006424 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800641e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e0ed      	b.n	8006600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800642a:	2b01      	cmp	r3, #1
 800642c:	d101      	bne.n	8006432 <HAL_I2C_Mem_Write+0x4e>
 800642e:	2302      	movs	r3, #2
 8006430:	e0e6      	b.n	8006600 <HAL_I2C_Mem_Write+0x21c>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2201      	movs	r2, #1
 8006436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800643a:	f7fb fc3b 	bl	8001cb4 <HAL_GetTick>
 800643e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	2319      	movs	r3, #25
 8006446:	2201      	movs	r2, #1
 8006448:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f001 f92e 	bl	80076ae <I2C_WaitOnFlagUntilTimeout>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d001      	beq.n	800645c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e0d1      	b.n	8006600 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2221      	movs	r2, #33	@ 0x21
 8006460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2240      	movs	r2, #64	@ 0x40
 8006468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a3a      	ldr	r2, [r7, #32]
 8006476:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800647c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006484:	88f8      	ldrh	r0, [r7, #6]
 8006486:	893a      	ldrh	r2, [r7, #8]
 8006488:	8979      	ldrh	r1, [r7, #10]
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	9301      	str	r3, [sp, #4]
 800648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	4603      	mov	r3, r0
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 fb81 	bl	8006b9c <I2C_RequestMemoryWrite>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d005      	beq.n	80064ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e0a9      	b.n	8006600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2bff      	cmp	r3, #255	@ 0xff
 80064b4:	d90e      	bls.n	80064d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	22ff      	movs	r2, #255	@ 0xff
 80064ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	8979      	ldrh	r1, [r7, #10]
 80064c4:	2300      	movs	r3, #0
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80064cc:	68f8      	ldr	r0, [r7, #12]
 80064ce:	f001 fab1 	bl	8007a34 <I2C_TransferConfig>
 80064d2:	e00f      	b.n	80064f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064d8:	b29a      	uxth	r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064e2:	b2da      	uxtb	r2, r3
 80064e4:	8979      	ldrh	r1, [r7, #10]
 80064e6:	2300      	movs	r3, #0
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80064ee:	68f8      	ldr	r0, [r7, #12]
 80064f0:	f001 faa0 	bl	8007a34 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f001 f931 	bl	8007760 <I2C_WaitOnTXISFlagUntilTimeout>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d001      	beq.n	8006508 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e07b      	b.n	8006600 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650c:	781a      	ldrb	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006518:	1c5a      	adds	r2, r3, #1
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006522:	b29b      	uxth	r3, r3
 8006524:	3b01      	subs	r3, #1
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006530:	3b01      	subs	r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800653c:	b29b      	uxth	r3, r3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d034      	beq.n	80065ac <HAL_I2C_Mem_Write+0x1c8>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006546:	2b00      	cmp	r3, #0
 8006548:	d130      	bne.n	80065ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006550:	2200      	movs	r2, #0
 8006552:	2180      	movs	r1, #128	@ 0x80
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f001 f8aa 	bl	80076ae <I2C_WaitOnFlagUntilTimeout>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e04d      	b.n	8006600 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006568:	b29b      	uxth	r3, r3
 800656a:	2bff      	cmp	r3, #255	@ 0xff
 800656c:	d90e      	bls.n	800658c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	22ff      	movs	r2, #255	@ 0xff
 8006572:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006578:	b2da      	uxtb	r2, r3
 800657a:	8979      	ldrh	r1, [r7, #10]
 800657c:	2300      	movs	r3, #0
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f001 fa55 	bl	8007a34 <I2C_TransferConfig>
 800658a:	e00f      	b.n	80065ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006590:	b29a      	uxth	r2, r3
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800659a:	b2da      	uxtb	r2, r3
 800659c:	8979      	ldrh	r1, [r7, #10]
 800659e:	2300      	movs	r3, #0
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f001 fa44 	bl	8007a34 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d19e      	bne.n	80064f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065b6:	697a      	ldr	r2, [r7, #20]
 80065b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065ba:	68f8      	ldr	r0, [r7, #12]
 80065bc:	f001 f917 	bl	80077ee <I2C_WaitOnSTOPFlagUntilTimeout>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e01a      	b.n	8006600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2220      	movs	r2, #32
 80065d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	6859      	ldr	r1, [r3, #4]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006608 <HAL_I2C_Mem_Write+0x224>)
 80065de:	400b      	ands	r3, r1
 80065e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2220      	movs	r2, #32
 80065e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	e000      	b.n	8006600 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80065fe:	2302      	movs	r3, #2
  }
}
 8006600:	4618      	mov	r0, r3
 8006602:	3718      	adds	r7, #24
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	fe00e800 	.word	0xfe00e800

0800660c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b088      	sub	sp, #32
 8006610:	af02      	add	r7, sp, #8
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	4608      	mov	r0, r1
 8006616:	4611      	mov	r1, r2
 8006618:	461a      	mov	r2, r3
 800661a:	4603      	mov	r3, r0
 800661c:	817b      	strh	r3, [r7, #10]
 800661e:	460b      	mov	r3, r1
 8006620:	813b      	strh	r3, [r7, #8]
 8006622:	4613      	mov	r3, r2
 8006624:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800662c:	b2db      	uxtb	r3, r3
 800662e:	2b20      	cmp	r3, #32
 8006630:	f040 80fd 	bne.w	800682e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006634:	6a3b      	ldr	r3, [r7, #32]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d002      	beq.n	8006640 <HAL_I2C_Mem_Read+0x34>
 800663a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800663c:	2b00      	cmp	r3, #0
 800663e:	d105      	bne.n	800664c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006646:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e0f1      	b.n	8006830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006652:	2b01      	cmp	r3, #1
 8006654:	d101      	bne.n	800665a <HAL_I2C_Mem_Read+0x4e>
 8006656:	2302      	movs	r3, #2
 8006658:	e0ea      	b.n	8006830 <HAL_I2C_Mem_Read+0x224>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2201      	movs	r2, #1
 800665e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006662:	f7fb fb27 	bl	8001cb4 <HAL_GetTick>
 8006666:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	2319      	movs	r3, #25
 800666e:	2201      	movs	r2, #1
 8006670:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f001 f81a 	bl	80076ae <I2C_WaitOnFlagUntilTimeout>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d001      	beq.n	8006684 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	e0d5      	b.n	8006830 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2222      	movs	r2, #34	@ 0x22
 8006688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2240      	movs	r2, #64	@ 0x40
 8006690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6a3a      	ldr	r2, [r7, #32]
 800669e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80066a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80066ac:	88f8      	ldrh	r0, [r7, #6]
 80066ae:	893a      	ldrh	r2, [r7, #8]
 80066b0:	8979      	ldrh	r1, [r7, #10]
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	9301      	str	r3, [sp, #4]
 80066b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	4603      	mov	r3, r0
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f000 fac1 	bl	8006c44 <I2C_RequestMemoryRead>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d005      	beq.n	80066d4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e0ad      	b.n	8006830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066d8:	b29b      	uxth	r3, r3
 80066da:	2bff      	cmp	r3, #255	@ 0xff
 80066dc:	d90e      	bls.n	80066fc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	22ff      	movs	r2, #255	@ 0xff
 80066e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066e8:	b2da      	uxtb	r2, r3
 80066ea:	8979      	ldrh	r1, [r7, #10]
 80066ec:	4b52      	ldr	r3, [pc, #328]	@ (8006838 <HAL_I2C_Mem_Read+0x22c>)
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f001 f99d 	bl	8007a34 <I2C_TransferConfig>
 80066fa:	e00f      	b.n	800671c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006700:	b29a      	uxth	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800670a:	b2da      	uxtb	r2, r3
 800670c:	8979      	ldrh	r1, [r7, #10]
 800670e:	4b4a      	ldr	r3, [pc, #296]	@ (8006838 <HAL_I2C_Mem_Read+0x22c>)
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006716:	68f8      	ldr	r0, [r7, #12]
 8006718:	f001 f98c 	bl	8007a34 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006722:	2200      	movs	r2, #0
 8006724:	2104      	movs	r1, #4
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 ffc1 	bl	80076ae <I2C_WaitOnFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e07c      	b.n	8006830 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006740:	b2d2      	uxtb	r2, r2
 8006742:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006748:	1c5a      	adds	r2, r3, #1
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006752:	3b01      	subs	r3, #1
 8006754:	b29a      	uxth	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800675e:	b29b      	uxth	r3, r3
 8006760:	3b01      	subs	r3, #1
 8006762:	b29a      	uxth	r2, r3
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800676c:	b29b      	uxth	r3, r3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d034      	beq.n	80067dc <HAL_I2C_Mem_Read+0x1d0>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006776:	2b00      	cmp	r3, #0
 8006778:	d130      	bne.n	80067dc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	9300      	str	r3, [sp, #0]
 800677e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006780:	2200      	movs	r2, #0
 8006782:	2180      	movs	r1, #128	@ 0x80
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	f000 ff92 	bl	80076ae <I2C_WaitOnFlagUntilTimeout>
 800678a:	4603      	mov	r3, r0
 800678c:	2b00      	cmp	r3, #0
 800678e:	d001      	beq.n	8006794 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	e04d      	b.n	8006830 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006798:	b29b      	uxth	r3, r3
 800679a:	2bff      	cmp	r3, #255	@ 0xff
 800679c:	d90e      	bls.n	80067bc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	22ff      	movs	r2, #255	@ 0xff
 80067a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067a8:	b2da      	uxtb	r2, r3
 80067aa:	8979      	ldrh	r1, [r7, #10]
 80067ac:	2300      	movs	r3, #0
 80067ae:	9300      	str	r3, [sp, #0]
 80067b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	f001 f93d 	bl	8007a34 <I2C_TransferConfig>
 80067ba:	e00f      	b.n	80067dc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067ca:	b2da      	uxtb	r2, r3
 80067cc:	8979      	ldrh	r1, [r7, #10]
 80067ce:	2300      	movs	r3, #0
 80067d0:	9300      	str	r3, [sp, #0]
 80067d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f001 f92c 	bl	8007a34 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d19a      	bne.n	800671c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f000 ffff 	bl	80077ee <I2C_WaitOnSTOPFlagUntilTimeout>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d001      	beq.n	80067fa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e01a      	b.n	8006830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2220      	movs	r2, #32
 8006800:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	6859      	ldr	r1, [r3, #4]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	4b0b      	ldr	r3, [pc, #44]	@ (800683c <HAL_I2C_Mem_Read+0x230>)
 800680e:	400b      	ands	r3, r1
 8006810:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2220      	movs	r2, #32
 8006816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800682a:	2300      	movs	r3, #0
 800682c:	e000      	b.n	8006830 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800682e:	2302      	movs	r3, #2
  }
}
 8006830:	4618      	mov	r0, r3
 8006832:	3718      	adds	r7, #24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	80002400 	.word	0x80002400
 800683c:	fe00e800 	.word	0xfe00e800

08006840 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800685c:	2b00      	cmp	r3, #0
 800685e:	d005      	beq.n	800686c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006864:	68ba      	ldr	r2, [r7, #8]
 8006866:	68f9      	ldr	r1, [r7, #12]
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	4798      	blx	r3
  }
}
 800686c:	bf00      	nop
 800686e:	3710      	adds	r7, #16
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00f      	beq.n	80068b6 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00a      	beq.n	80068b6 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a4:	f043 0201 	orr.w	r2, r3, #1
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068b4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00f      	beq.n	80068e0 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00a      	beq.n	80068e0 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ce:	f043 0208 	orr.w	r2, r3, #8
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80068de:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00f      	beq.n	800690a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00a      	beq.n	800690a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068f8:	f043 0202 	orr.w	r2, r3, #2
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006908:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800690e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f003 030b 	and.w	r3, r3, #11
 8006916:	2b00      	cmp	r3, #0
 8006918:	d003      	beq.n	8006922 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800691a:	68f9      	ldr	r1, [r7, #12]
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 fd6d 	bl	80073fc <I2C_ITError>
  }
}
 8006922:	bf00      	nop
 8006924:	3718      	adds	r7, #24
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006932:	bf00      	nop
 8006934:	370c      	adds	r7, #12
 8006936:	46bd      	mov	sp, r7
 8006938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693c:	4770      	bx	lr

0800693e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800693e:	b480      	push	{r7}
 8006940:	b083      	sub	sp, #12
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006946:	bf00      	nop
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006952:	b480      	push	{r7}
 8006954:	b083      	sub	sp, #12
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
 800695a:	460b      	mov	r3, r1
 800695c:	70fb      	strb	r3, [r7, #3]
 800695e:	4613      	mov	r3, r2
 8006960:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006962:	bf00      	nop
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800696e:	b480      	push	{r7}
 8006970:	b083      	sub	sp, #12
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006976:	bf00      	nop
 8006978:	370c      	adds	r7, #12
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006982:	b480      	push	{r7}
 8006984:	b083      	sub	sp, #12
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800698a:	bf00      	nop
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006996:	b480      	push	{r7}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800699e:	bf00      	nop
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b086      	sub	sp, #24
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	60f8      	str	r0, [r7, #12]
 80069b2:	60b9      	str	r1, [r7, #8]
 80069b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d101      	bne.n	80069ce <I2C_Slave_ISR_IT+0x24>
 80069ca:	2302      	movs	r3, #2
 80069cc:	e0e2      	b.n	8006b94 <I2C_Slave_ISR_IT+0x1ea>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2201      	movs	r2, #1
 80069d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	f003 0320 	and.w	r3, r3, #32
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d009      	beq.n	80069f4 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d004      	beq.n	80069f4 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80069ea:	6939      	ldr	r1, [r7, #16]
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f000 fa5d 	bl	8006eac <I2C_ITSlaveCplt>
 80069f2:	e0ca      	b.n	8006b8a <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	f003 0310 	and.w	r3, r3, #16
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d04b      	beq.n	8006a96 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d046      	beq.n	8006a96 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d128      	bne.n	8006a64 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b28      	cmp	r3, #40	@ 0x28
 8006a1c:	d108      	bne.n	8006a30 <I2C_Slave_ISR_IT+0x86>
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a24:	d104      	bne.n	8006a30 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006a26:	6939      	ldr	r1, [r7, #16]
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 fc93 	bl	8007354 <I2C_ITListenCplt>
 8006a2e:	e031      	b.n	8006a94 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	2b29      	cmp	r3, #41	@ 0x29
 8006a3a:	d10e      	bne.n	8006a5a <I2C_Slave_ISR_IT+0xb0>
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006a42:	d00a      	beq.n	8006a5a <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2210      	movs	r2, #16
 8006a4a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006a4c:	68f8      	ldr	r0, [r7, #12]
 8006a4e:	f000 fdec 	bl	800762a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f000 f9ce 	bl	8006df4 <I2C_ITSlaveSeqCplt>
 8006a58:	e01c      	b.n	8006a94 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	2210      	movs	r2, #16
 8006a60:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006a62:	e08f      	b.n	8006b84 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2210      	movs	r2, #16
 8006a6a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a70:	f043 0204 	orr.w	r2, r3, #4
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d003      	beq.n	8006a86 <I2C_Slave_ISR_IT+0xdc>
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a84:	d17e      	bne.n	8006b84 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	68f8      	ldr	r0, [r7, #12]
 8006a8e:	f000 fcb5 	bl	80073fc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006a92:	e077      	b.n	8006b84 <I2C_Slave_ISR_IT+0x1da>
 8006a94:	e076      	b.n	8006b84 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	f003 0304 	and.w	r3, r3, #4
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d02f      	beq.n	8006b00 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d02a      	beq.n	8006b00 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d018      	beq.n	8006ae6 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006abe:	b2d2      	uxtb	r2, r2
 8006ac0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac6:	1c5a      	adds	r2, r3, #1
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	b29a      	uxth	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d14b      	bne.n	8006b88 <I2C_Slave_ISR_IT+0x1de>
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006af6:	d047      	beq.n	8006b88 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f000 f97b 	bl	8006df4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006afe:	e043      	b.n	8006b88 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	f003 0308 	and.w	r3, r3, #8
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d009      	beq.n	8006b1e <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d004      	beq.n	8006b1e <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006b14:	6939      	ldr	r1, [r7, #16]
 8006b16:	68f8      	ldr	r0, [r7, #12]
 8006b18:	f000 f8e8 	bl	8006cec <I2C_ITAddrCplt>
 8006b1c:	e035      	b.n	8006b8a <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	f003 0302 	and.w	r3, r3, #2
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d030      	beq.n	8006b8a <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d02b      	beq.n	8006b8a <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d018      	beq.n	8006b6e <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b40:	781a      	ldrb	r2, [r3, #0]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4c:	1c5a      	adds	r2, r3, #1
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b64:	3b01      	subs	r3, #1
 8006b66:	b29a      	uxth	r2, r3
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006b6c:	e00d      	b.n	8006b8a <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b74:	d002      	beq.n	8006b7c <I2C_Slave_ISR_IT+0x1d2>
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d106      	bne.n	8006b8a <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006b7c:	68f8      	ldr	r0, [r7, #12]
 8006b7e:	f000 f939 	bl	8006df4 <I2C_ITSlaveSeqCplt>
 8006b82:	e002      	b.n	8006b8a <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8006b84:	bf00      	nop
 8006b86:	e000      	b.n	8006b8a <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8006b88:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006b92:	2300      	movs	r3, #0
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3718      	adds	r7, #24
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b086      	sub	sp, #24
 8006ba0:	af02      	add	r7, sp, #8
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	4608      	mov	r0, r1
 8006ba6:	4611      	mov	r1, r2
 8006ba8:	461a      	mov	r2, r3
 8006baa:	4603      	mov	r3, r0
 8006bac:	817b      	strh	r3, [r7, #10]
 8006bae:	460b      	mov	r3, r1
 8006bb0:	813b      	strh	r3, [r7, #8]
 8006bb2:	4613      	mov	r3, r2
 8006bb4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006bb6:	88fb      	ldrh	r3, [r7, #6]
 8006bb8:	b2da      	uxtb	r2, r3
 8006bba:	8979      	ldrh	r1, [r7, #10]
 8006bbc:	4b20      	ldr	r3, [pc, #128]	@ (8006c40 <I2C_RequestMemoryWrite+0xa4>)
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f000 ff35 	bl	8007a34 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bca:	69fa      	ldr	r2, [r7, #28]
 8006bcc:	69b9      	ldr	r1, [r7, #24]
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f000 fdc6 	bl	8007760 <I2C_WaitOnTXISFlagUntilTimeout>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e02c      	b.n	8006c38 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006bde:	88fb      	ldrh	r3, [r7, #6]
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d105      	bne.n	8006bf0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006be4:	893b      	ldrh	r3, [r7, #8]
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	629a      	str	r2, [r3, #40]	@ 0x28
 8006bee:	e015      	b.n	8006c1c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006bf0:	893b      	ldrh	r3, [r7, #8]
 8006bf2:	0a1b      	lsrs	r3, r3, #8
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	b2da      	uxtb	r2, r3
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bfe:	69fa      	ldr	r2, [r7, #28]
 8006c00:	69b9      	ldr	r1, [r7, #24]
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f000 fdac 	bl	8007760 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d001      	beq.n	8006c12 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e012      	b.n	8006c38 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c12:	893b      	ldrh	r3, [r7, #8]
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	2200      	movs	r2, #0
 8006c24:	2180      	movs	r1, #128	@ 0x80
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 fd41 	bl	80076ae <I2C_WaitOnFlagUntilTimeout>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d001      	beq.n	8006c36 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e000      	b.n	8006c38 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	80002000 	.word	0x80002000

08006c44 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b086      	sub	sp, #24
 8006c48:	af02      	add	r7, sp, #8
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	4608      	mov	r0, r1
 8006c4e:	4611      	mov	r1, r2
 8006c50:	461a      	mov	r2, r3
 8006c52:	4603      	mov	r3, r0
 8006c54:	817b      	strh	r3, [r7, #10]
 8006c56:	460b      	mov	r3, r1
 8006c58:	813b      	strh	r3, [r7, #8]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006c5e:	88fb      	ldrh	r3, [r7, #6]
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	8979      	ldrh	r1, [r7, #10]
 8006c64:	4b20      	ldr	r3, [pc, #128]	@ (8006ce8 <I2C_RequestMemoryRead+0xa4>)
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	2300      	movs	r3, #0
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f000 fee2 	bl	8007a34 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c70:	69fa      	ldr	r2, [r7, #28]
 8006c72:	69b9      	ldr	r1, [r7, #24]
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f000 fd73 	bl	8007760 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e02c      	b.n	8006cde <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c84:	88fb      	ldrh	r3, [r7, #6]
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d105      	bne.n	8006c96 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c8a:	893b      	ldrh	r3, [r7, #8]
 8006c8c:	b2da      	uxtb	r2, r3
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c94:	e015      	b.n	8006cc2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006c96:	893b      	ldrh	r3, [r7, #8]
 8006c98:	0a1b      	lsrs	r3, r3, #8
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	b2da      	uxtb	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ca4:	69fa      	ldr	r2, [r7, #28]
 8006ca6:	69b9      	ldr	r1, [r7, #24]
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f000 fd59 	bl	8007760 <I2C_WaitOnTXISFlagUntilTimeout>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d001      	beq.n	8006cb8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e012      	b.n	8006cde <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006cb8:	893b      	ldrh	r3, [r7, #8]
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	9300      	str	r3, [sp, #0]
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	2140      	movs	r1, #64	@ 0x40
 8006ccc:	68f8      	ldr	r0, [r7, #12]
 8006cce:	f000 fcee 	bl	80076ae <I2C_WaitOnFlagUntilTimeout>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d001      	beq.n	8006cdc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e000      	b.n	8006cde <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3710      	adds	r7, #16
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	80002000 	.word	0x80002000

08006cec <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006d02:	2b28      	cmp	r3, #40	@ 0x28
 8006d04:	d16a      	bne.n	8006ddc <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	0c1b      	lsrs	r3, r3, #16
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	f003 0301 	and.w	r3, r3, #1
 8006d14:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	0c1b      	lsrs	r3, r3, #16
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006d24:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d32:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006d40:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	68db      	ldr	r3, [r3, #12]
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d138      	bne.n	8006dbc <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006d4a:	897b      	ldrh	r3, [r7, #10]
 8006d4c:	09db      	lsrs	r3, r3, #7
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	89bb      	ldrh	r3, [r7, #12]
 8006d52:	4053      	eors	r3, r2
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	f003 0306 	and.w	r3, r3, #6
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d11c      	bne.n	8006d98 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006d5e:	897b      	ldrh	r3, [r7, #10]
 8006d60:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d66:	1c5a      	adds	r2, r3, #1
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d70:	2b02      	cmp	r3, #2
 8006d72:	d13b      	bne.n	8006dec <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2208      	movs	r2, #8
 8006d80:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006d8a:	89ba      	ldrh	r2, [r7, #12]
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
 8006d8e:	4619      	mov	r1, r3
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7ff fdde 	bl	8006952 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006d96:	e029      	b.n	8006dec <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006d98:	893b      	ldrh	r3, [r7, #8]
 8006d9a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006d9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 fe79 	bl	8007a98 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006dae:	89ba      	ldrh	r2, [r7, #12]
 8006db0:	7bfb      	ldrb	r3, [r7, #15]
 8006db2:	4619      	mov	r1, r3
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f7ff fdcc 	bl	8006952 <HAL_I2C_AddrCallback>
}
 8006dba:	e017      	b.n	8006dec <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006dbc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 fe69 	bl	8007a98 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006dce:	89ba      	ldrh	r2, [r7, #12]
 8006dd0:	7bfb      	ldrb	r3, [r7, #15]
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f7ff fdbc 	bl	8006952 <HAL_I2C_AddrCallback>
}
 8006dda:	e007      	b.n	8006dec <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2208      	movs	r2, #8
 8006de2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8006dec:	bf00      	nop
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d008      	beq.n	8006e28 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e24:	601a      	str	r2, [r3, #0]
 8006e26:	e00c      	b.n	8006e42 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d007      	beq.n	8006e42 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e40:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	2b29      	cmp	r3, #41	@ 0x29
 8006e4c:	d112      	bne.n	8006e74 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2228      	movs	r2, #40	@ 0x28
 8006e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2221      	movs	r2, #33	@ 0x21
 8006e5a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006e5c:	2101      	movs	r1, #1
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 fe1a 	bl	8007a98 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f7ff fd5c 	bl	800692a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006e72:	e017      	b.n	8006ea4 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e7e:	d111      	bne.n	8006ea4 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2228      	movs	r2, #40	@ 0x28
 8006e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2222      	movs	r2, #34	@ 0x22
 8006e8c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006e8e:	2102      	movs	r1, #2
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 fe01 	bl	8007a98 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f7ff fd4d 	bl	800693e <HAL_I2C_SlaveRxCpltCallback>
}
 8006ea4:	bf00      	nop
 8006ea6:	3710      	adds	r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b086      	sub	sp, #24
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ece:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2220      	movs	r2, #32
 8006ed6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006ed8:	7afb      	ldrb	r3, [r7, #11]
 8006eda:	2b21      	cmp	r3, #33	@ 0x21
 8006edc:	d002      	beq.n	8006ee4 <I2C_ITSlaveCplt+0x38>
 8006ede:	7afb      	ldrb	r3, [r7, #11]
 8006ee0:	2b29      	cmp	r3, #41	@ 0x29
 8006ee2:	d108      	bne.n	8006ef6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006ee4:	f248 0101 	movw	r1, #32769	@ 0x8001
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fdd5 	bl	8007a98 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2221      	movs	r2, #33	@ 0x21
 8006ef2:	631a      	str	r2, [r3, #48]	@ 0x30
 8006ef4:	e019      	b.n	8006f2a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ef6:	7afb      	ldrb	r3, [r7, #11]
 8006ef8:	2b22      	cmp	r3, #34	@ 0x22
 8006efa:	d002      	beq.n	8006f02 <I2C_ITSlaveCplt+0x56>
 8006efc:	7afb      	ldrb	r3, [r7, #11]
 8006efe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f00:	d108      	bne.n	8006f14 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006f02:	f248 0102 	movw	r1, #32770	@ 0x8002
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fdc6 	bl	8007a98 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2222      	movs	r2, #34	@ 0x22
 8006f10:	631a      	str	r2, [r3, #48]	@ 0x30
 8006f12:	e00a      	b.n	8006f2a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8006f14:	7afb      	ldrb	r3, [r7, #11]
 8006f16:	2b28      	cmp	r3, #40	@ 0x28
 8006f18:	d107      	bne.n	8006f2a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8006f1a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 fdba 	bl	8007a98 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f38:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	6859      	ldr	r1, [r3, #4]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	4b7f      	ldr	r3, [pc, #508]	@ (8007144 <I2C_ITSlaveCplt+0x298>)
 8006f46:	400b      	ands	r3, r1
 8006f48:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 fb6d 	bl	800762a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d07a      	beq.n	8007050 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006f68:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f000 8111 	beq.w	8007196 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a73      	ldr	r2, [pc, #460]	@ (8007148 <I2C_ITSlaveCplt+0x29c>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d059      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a71      	ldr	r2, [pc, #452]	@ (800714c <I2C_ITSlaveCplt+0x2a0>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d053      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a6f      	ldr	r2, [pc, #444]	@ (8007150 <I2C_ITSlaveCplt+0x2a4>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d04d      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a6d      	ldr	r2, [pc, #436]	@ (8007154 <I2C_ITSlaveCplt+0x2a8>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d047      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a6b      	ldr	r2, [pc, #428]	@ (8007158 <I2C_ITSlaveCplt+0x2ac>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d041      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a69      	ldr	r2, [pc, #420]	@ (800715c <I2C_ITSlaveCplt+0x2b0>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d03b      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a67      	ldr	r2, [pc, #412]	@ (8007160 <I2C_ITSlaveCplt+0x2b4>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d035      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a65      	ldr	r2, [pc, #404]	@ (8007164 <I2C_ITSlaveCplt+0x2b8>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d02f      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a63      	ldr	r2, [pc, #396]	@ (8007168 <I2C_ITSlaveCplt+0x2bc>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d029      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a61      	ldr	r2, [pc, #388]	@ (800716c <I2C_ITSlaveCplt+0x2c0>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d023      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a5f      	ldr	r2, [pc, #380]	@ (8007170 <I2C_ITSlaveCplt+0x2c4>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d01d      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a5d      	ldr	r2, [pc, #372]	@ (8007174 <I2C_ITSlaveCplt+0x2c8>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d017      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a5b      	ldr	r2, [pc, #364]	@ (8007178 <I2C_ITSlaveCplt+0x2cc>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d011      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a59      	ldr	r2, [pc, #356]	@ (800717c <I2C_ITSlaveCplt+0x2d0>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d00b      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a57      	ldr	r2, [pc, #348]	@ (8007180 <I2C_ITSlaveCplt+0x2d4>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d005      	beq.n	8007034 <I2C_ITSlaveCplt+0x188>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a55      	ldr	r2, [pc, #340]	@ (8007184 <I2C_ITSlaveCplt+0x2d8>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d105      	bne.n	8007040 <I2C_ITSlaveCplt+0x194>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	b29b      	uxth	r3, r3
 800703e:	e004      	b.n	800704a <I2C_ITSlaveCplt+0x19e>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	b29b      	uxth	r3, r3
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800704e:	e0a2      	b.n	8007196 <I2C_ITSlaveCplt+0x2ea>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007056:	2b00      	cmp	r3, #0
 8007058:	f000 809d 	beq.w	8007196 <I2C_ITSlaveCplt+0x2ea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800706a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007070:	2b00      	cmp	r3, #0
 8007072:	f000 8090 	beq.w	8007196 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a32      	ldr	r2, [pc, #200]	@ (8007148 <I2C_ITSlaveCplt+0x29c>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d059      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a30      	ldr	r2, [pc, #192]	@ (800714c <I2C_ITSlaveCplt+0x2a0>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d053      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a2e      	ldr	r2, [pc, #184]	@ (8007150 <I2C_ITSlaveCplt+0x2a4>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d04d      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a2c      	ldr	r2, [pc, #176]	@ (8007154 <I2C_ITSlaveCplt+0x2a8>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d047      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a2a      	ldr	r2, [pc, #168]	@ (8007158 <I2C_ITSlaveCplt+0x2ac>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d041      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a28      	ldr	r2, [pc, #160]	@ (800715c <I2C_ITSlaveCplt+0x2b0>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d03b      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a26      	ldr	r2, [pc, #152]	@ (8007160 <I2C_ITSlaveCplt+0x2b4>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d035      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a24      	ldr	r2, [pc, #144]	@ (8007164 <I2C_ITSlaveCplt+0x2b8>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d02f      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a22      	ldr	r2, [pc, #136]	@ (8007168 <I2C_ITSlaveCplt+0x2bc>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d029      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a20      	ldr	r2, [pc, #128]	@ (800716c <I2C_ITSlaveCplt+0x2c0>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d023      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a1e      	ldr	r2, [pc, #120]	@ (8007170 <I2C_ITSlaveCplt+0x2c4>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d01d      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a1c      	ldr	r2, [pc, #112]	@ (8007174 <I2C_ITSlaveCplt+0x2c8>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d017      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a1a      	ldr	r2, [pc, #104]	@ (8007178 <I2C_ITSlaveCplt+0x2cc>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d011      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a18      	ldr	r2, [pc, #96]	@ (800717c <I2C_ITSlaveCplt+0x2d0>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d00b      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a16      	ldr	r2, [pc, #88]	@ (8007180 <I2C_ITSlaveCplt+0x2d4>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d005      	beq.n	8007136 <I2C_ITSlaveCplt+0x28a>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a14      	ldr	r2, [pc, #80]	@ (8007184 <I2C_ITSlaveCplt+0x2d8>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d128      	bne.n	8007188 <I2C_ITSlaveCplt+0x2dc>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	b29b      	uxth	r3, r3
 8007140:	e027      	b.n	8007192 <I2C_ITSlaveCplt+0x2e6>
 8007142:	bf00      	nop
 8007144:	fe00e800 	.word	0xfe00e800
 8007148:	40020010 	.word	0x40020010
 800714c:	40020028 	.word	0x40020028
 8007150:	40020040 	.word	0x40020040
 8007154:	40020058 	.word	0x40020058
 8007158:	40020070 	.word	0x40020070
 800715c:	40020088 	.word	0x40020088
 8007160:	400200a0 	.word	0x400200a0
 8007164:	400200b8 	.word	0x400200b8
 8007168:	40020410 	.word	0x40020410
 800716c:	40020428 	.word	0x40020428
 8007170:	40020440 	.word	0x40020440
 8007174:	40020458 	.word	0x40020458
 8007178:	40020470 	.word	0x40020470
 800717c:	40020488 	.word	0x40020488
 8007180:	400204a0 	.word	0x400204a0
 8007184:	400204b8 	.word	0x400204b8
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	b29b      	uxth	r3, r3
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	f003 0304 	and.w	r3, r3, #4
 800719c:	2b00      	cmp	r3, #0
 800719e:	d020      	beq.n	80071e2 <I2C_ITSlaveCplt+0x336>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f023 0304 	bic.w	r3, r3, #4
 80071a6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b2:	b2d2      	uxtb	r2, r2
 80071b4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ba:	1c5a      	adds	r2, r3, #1
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00c      	beq.n	80071e2 <I2C_ITSlaveCplt+0x336>
    {
      hi2c->XferSize--;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071cc:	3b01      	subs	r3, #1
 80071ce:	b29a      	uxth	r2, r3
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071d8:	b29b      	uxth	r3, r3
 80071da:	3b01      	subs	r3, #1
 80071dc:	b29a      	uxth	r2, r3
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d005      	beq.n	80071f8 <I2C_ITSlaveCplt+0x34c>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071f0:	f043 0204 	orr.w	r2, r3, #4
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	f003 0310 	and.w	r3, r3, #16
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d049      	beq.n	8007296 <I2C_ITSlaveCplt+0x3ea>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007208:	2b00      	cmp	r3, #0
 800720a:	d044      	beq.n	8007296 <I2C_ITSlaveCplt+0x3ea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007210:	b29b      	uxth	r3, r3
 8007212:	2b00      	cmp	r3, #0
 8007214:	d128      	bne.n	8007268 <I2C_ITSlaveCplt+0x3bc>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800721c:	b2db      	uxtb	r3, r3
 800721e:	2b28      	cmp	r3, #40	@ 0x28
 8007220:	d108      	bne.n	8007234 <I2C_ITSlaveCplt+0x388>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007228:	d104      	bne.n	8007234 <I2C_ITSlaveCplt+0x388>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800722a:	6979      	ldr	r1, [r7, #20]
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 f891 	bl	8007354 <I2C_ITListenCplt>
 8007232:	e030      	b.n	8007296 <I2C_ITSlaveCplt+0x3ea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800723a:	b2db      	uxtb	r3, r3
 800723c:	2b29      	cmp	r3, #41	@ 0x29
 800723e:	d10e      	bne.n	800725e <I2C_ITSlaveCplt+0x3b2>
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007246:	d00a      	beq.n	800725e <I2C_ITSlaveCplt+0x3b2>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2210      	movs	r2, #16
 800724e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f9ea 	bl	800762a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f7ff fdcc 	bl	8006df4 <I2C_ITSlaveSeqCplt>
 800725c:	e01b      	b.n	8007296 <I2C_ITSlaveCplt+0x3ea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2210      	movs	r2, #16
 8007264:	61da      	str	r2, [r3, #28]
 8007266:	e016      	b.n	8007296 <I2C_ITSlaveCplt+0x3ea>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2210      	movs	r2, #16
 800726e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007274:	f043 0204 	orr.w	r2, r3, #4
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d003      	beq.n	800728a <I2C_ITSlaveCplt+0x3de>
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007288:	d105      	bne.n	8007296 <I2C_ITSlaveCplt+0x3ea>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800728e:	4619      	mov	r1, r3
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 f8b3 	bl	80073fc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d010      	beq.n	80072ce <I2C_ITSlaveCplt+0x422>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072b0:	4619      	mov	r1, r3
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f8a2 	bl	80073fc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	2b28      	cmp	r3, #40	@ 0x28
 80072c2:	d141      	bne.n	8007348 <I2C_ITSlaveCplt+0x49c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80072c4:	6979      	ldr	r1, [r7, #20]
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 f844 	bl	8007354 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80072cc:	e03c      	b.n	8007348 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80072d6:	d014      	beq.n	8007302 <I2C_ITSlaveCplt+0x456>
    I2C_ITSlaveSeqCplt(hi2c);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f7ff fd8b 	bl	8006df4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	4a1b      	ldr	r2, [pc, #108]	@ (8007350 <I2C_ITSlaveCplt+0x4a4>)
 80072e2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2220      	movs	r2, #32
 80072e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f7ff fb37 	bl	800696e <HAL_I2C_ListenCpltCallback>
}
 8007300:	e022      	b.n	8007348 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007308:	b2db      	uxtb	r3, r3
 800730a:	2b22      	cmp	r3, #34	@ 0x22
 800730c:	d10e      	bne.n	800732c <I2C_ITSlaveCplt+0x480>
    hi2c->State = HAL_I2C_STATE_READY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f7ff fb0a 	bl	800693e <HAL_I2C_SlaveRxCpltCallback>
}
 800732a:	e00d      	b.n	8007348 <I2C_ITSlaveCplt+0x49c>
    hi2c->State = HAL_I2C_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2220      	movs	r2, #32
 8007330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7ff faf1 	bl	800692a <HAL_I2C_SlaveTxCpltCallback>
}
 8007348:	bf00      	nop
 800734a:	3718      	adds	r7, #24
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}
 8007350:	ffff0000 	.word	0xffff0000

08007354 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a25      	ldr	r2, [pc, #148]	@ (80073f8 <I2C_ITListenCplt+0xa4>)
 8007362:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2220      	movs	r2, #32
 800736e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	f003 0304 	and.w	r3, r3, #4
 8007386:	2b00      	cmp	r3, #0
 8007388:	d022      	beq.n	80073d0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007394:	b2d2      	uxtb	r2, r2
 8007396:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800739c:	1c5a      	adds	r2, r3, #1
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d012      	beq.n	80073d0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073ae:	3b01      	subs	r3, #1
 80073b0:	b29a      	uxth	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	3b01      	subs	r3, #1
 80073be:	b29a      	uxth	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073c8:	f043 0204 	orr.w	r2, r3, #4
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80073d0:	f248 0103 	movw	r1, #32771	@ 0x8003
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 fb5f 	bl	8007a98 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2210      	movs	r2, #16
 80073e0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7ff fabf 	bl	800696e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80073f0:	bf00      	nop
 80073f2:	3708      	adds	r7, #8
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	ffff0000 	.word	0xffff0000

080073fc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800740c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a6d      	ldr	r2, [pc, #436]	@ (80075d0 <I2C_ITError+0x1d4>)
 800741a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	431a      	orrs	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800742e:	7bfb      	ldrb	r3, [r7, #15]
 8007430:	2b28      	cmp	r3, #40	@ 0x28
 8007432:	d005      	beq.n	8007440 <I2C_ITError+0x44>
 8007434:	7bfb      	ldrb	r3, [r7, #15]
 8007436:	2b29      	cmp	r3, #41	@ 0x29
 8007438:	d002      	beq.n	8007440 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800743a:	7bfb      	ldrb	r3, [r7, #15]
 800743c:	2b2a      	cmp	r3, #42	@ 0x2a
 800743e:	d10b      	bne.n	8007458 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007440:	2103      	movs	r1, #3
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 fb28 	bl	8007a98 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2228      	movs	r2, #40	@ 0x28
 800744c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a60      	ldr	r2, [pc, #384]	@ (80075d4 <I2C_ITError+0x1d8>)
 8007454:	635a      	str	r2, [r3, #52]	@ 0x34
 8007456:	e030      	b.n	80074ba <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007458:	f248 0103 	movw	r1, #32771	@ 0x8003
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fb1b 	bl	8007a98 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 f8e1 	bl	800762a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b60      	cmp	r3, #96	@ 0x60
 8007472:	d01f      	beq.n	80074b4 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2220      	movs	r2, #32
 8007478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	f003 0320 	and.w	r3, r3, #32
 8007486:	2b20      	cmp	r3, #32
 8007488:	d114      	bne.n	80074b4 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	699b      	ldr	r3, [r3, #24]
 8007490:	f003 0310 	and.w	r3, r3, #16
 8007494:	2b10      	cmp	r3, #16
 8007496:	d109      	bne.n	80074ac <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2210      	movs	r2, #16
 800749e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a4:	f043 0204 	orr.w	r2, r3, #4
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2220      	movs	r2, #32
 80074b2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074be:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d039      	beq.n	800753c <I2C_ITError+0x140>
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	2b11      	cmp	r3, #17
 80074cc:	d002      	beq.n	80074d4 <I2C_ITError+0xd8>
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	2b21      	cmp	r3, #33	@ 0x21
 80074d2:	d133      	bne.n	800753c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074e2:	d107      	bne.n	80074f4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80074f2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7fd ff3b 	bl	8005374 <HAL_DMA_GetState>
 80074fe:	4603      	mov	r3, r0
 8007500:	2b01      	cmp	r3, #1
 8007502:	d017      	beq.n	8007534 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007508:	4a33      	ldr	r2, [pc, #204]	@ (80075d8 <I2C_ITError+0x1dc>)
 800750a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007518:	4618      	mov	r0, r3
 800751a:	f7fc fdbb 	bl	8004094 <HAL_DMA_Abort_IT>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d04d      	beq.n	80075c0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800752a:	687a      	ldr	r2, [r7, #4]
 800752c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800752e:	4610      	mov	r0, r2
 8007530:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007532:	e045      	b.n	80075c0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 f851 	bl	80075dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800753a:	e041      	b.n	80075c0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007540:	2b00      	cmp	r3, #0
 8007542:	d039      	beq.n	80075b8 <I2C_ITError+0x1bc>
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	2b12      	cmp	r3, #18
 8007548:	d002      	beq.n	8007550 <I2C_ITError+0x154>
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	2b22      	cmp	r3, #34	@ 0x22
 800754e:	d133      	bne.n	80075b8 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800755a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800755e:	d107      	bne.n	8007570 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800756e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007574:	4618      	mov	r0, r3
 8007576:	f7fd fefd 	bl	8005374 <HAL_DMA_GetState>
 800757a:	4603      	mov	r3, r0
 800757c:	2b01      	cmp	r3, #1
 800757e:	d017      	beq.n	80075b0 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007584:	4a14      	ldr	r2, [pc, #80]	@ (80075d8 <I2C_ITError+0x1dc>)
 8007586:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007594:	4618      	mov	r0, r3
 8007596:	f7fc fd7d 	bl	8004094 <HAL_DMA_Abort_IT>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d011      	beq.n	80075c4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80075aa:	4610      	mov	r0, r2
 80075ac:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80075ae:	e009      	b.n	80075c4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 f813 	bl	80075dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80075b6:	e005      	b.n	80075c4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f000 f80f 	bl	80075dc <I2C_TreatErrorCallback>
  }
}
 80075be:	e002      	b.n	80075c6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80075c0:	bf00      	nop
 80075c2:	e000      	b.n	80075c6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80075c4:	bf00      	nop
}
 80075c6:	bf00      	nop
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	ffff0000 	.word	0xffff0000
 80075d4:	080069ab 	.word	0x080069ab
 80075d8:	08007673 	.word	0x08007673

080075dc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b60      	cmp	r3, #96	@ 0x60
 80075ee:	d10e      	bne.n	800760e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2220      	movs	r2, #32
 80075f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7ff f9c5 	bl	8006996 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800760c:	e009      	b.n	8007622 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f7ff f9b0 	bl	8006982 <HAL_I2C_ErrorCallback>
}
 8007622:	bf00      	nop
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800762a:	b480      	push	{r7}
 800762c:	b083      	sub	sp, #12
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	699b      	ldr	r3, [r3, #24]
 8007638:	f003 0302 	and.w	r3, r3, #2
 800763c:	2b02      	cmp	r3, #2
 800763e:	d103      	bne.n	8007648 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2200      	movs	r2, #0
 8007646:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	f003 0301 	and.w	r3, r3, #1
 8007652:	2b01      	cmp	r3, #1
 8007654:	d007      	beq.n	8007666 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	699a      	ldr	r2, [r3, #24]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f042 0201 	orr.w	r2, r2, #1
 8007664:	619a      	str	r2, [r3, #24]
  }
}
 8007666:	bf00      	nop
 8007668:	370c      	adds	r7, #12
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr

08007672 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b084      	sub	sp, #16
 8007676:	af00      	add	r7, sp, #0
 8007678:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800767e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007684:	2b00      	cmp	r3, #0
 8007686:	d003      	beq.n	8007690 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800768c:	2200      	movs	r2, #0
 800768e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007694:	2b00      	cmp	r3, #0
 8007696:	d003      	beq.n	80076a0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800769c:	2200      	movs	r2, #0
 800769e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80076a0:	68f8      	ldr	r0, [r7, #12]
 80076a2:	f7ff ff9b 	bl	80075dc <I2C_TreatErrorCallback>
}
 80076a6:	bf00      	nop
 80076a8:	3710      	adds	r7, #16
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}

080076ae <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b084      	sub	sp, #16
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	60f8      	str	r0, [r7, #12]
 80076b6:	60b9      	str	r1, [r7, #8]
 80076b8:	603b      	str	r3, [r7, #0]
 80076ba:	4613      	mov	r3, r2
 80076bc:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076be:	e03b      	b.n	8007738 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80076c0:	69ba      	ldr	r2, [r7, #24]
 80076c2:	6839      	ldr	r1, [r7, #0]
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 f8d5 	bl	8007874 <I2C_IsErrorOccurred>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e041      	b.n	8007758 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076da:	d02d      	beq.n	8007738 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076dc:	f7fa faea 	bl	8001cb4 <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	69bb      	ldr	r3, [r7, #24]
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d302      	bcc.n	80076f2 <I2C_WaitOnFlagUntilTimeout+0x44>
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d122      	bne.n	8007738 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	699a      	ldr	r2, [r3, #24]
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	4013      	ands	r3, r2
 80076fc:	68ba      	ldr	r2, [r7, #8]
 80076fe:	429a      	cmp	r2, r3
 8007700:	bf0c      	ite	eq
 8007702:	2301      	moveq	r3, #1
 8007704:	2300      	movne	r3, #0
 8007706:	b2db      	uxtb	r3, r3
 8007708:	461a      	mov	r2, r3
 800770a:	79fb      	ldrb	r3, [r7, #7]
 800770c:	429a      	cmp	r2, r3
 800770e:	d113      	bne.n	8007738 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007714:	f043 0220 	orr.w	r2, r3, #32
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2220      	movs	r2, #32
 8007720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2200      	movs	r2, #0
 8007728:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e00f      	b.n	8007758 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	699a      	ldr	r2, [r3, #24]
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	4013      	ands	r3, r2
 8007742:	68ba      	ldr	r2, [r7, #8]
 8007744:	429a      	cmp	r2, r3
 8007746:	bf0c      	ite	eq
 8007748:	2301      	moveq	r3, #1
 800774a:	2300      	movne	r3, #0
 800774c:	b2db      	uxtb	r3, r3
 800774e:	461a      	mov	r2, r3
 8007750:	79fb      	ldrb	r3, [r7, #7]
 8007752:	429a      	cmp	r2, r3
 8007754:	d0b4      	beq.n	80076c0 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007756:	2300      	movs	r3, #0
}
 8007758:	4618      	mov	r0, r3
 800775a:	3710      	adds	r7, #16
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800776c:	e033      	b.n	80077d6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	68b9      	ldr	r1, [r7, #8]
 8007772:	68f8      	ldr	r0, [r7, #12]
 8007774:	f000 f87e 	bl	8007874 <I2C_IsErrorOccurred>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d001      	beq.n	8007782 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	e031      	b.n	80077e6 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007788:	d025      	beq.n	80077d6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800778a:	f7fa fa93 	bl	8001cb4 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	68ba      	ldr	r2, [r7, #8]
 8007796:	429a      	cmp	r2, r3
 8007798:	d302      	bcc.n	80077a0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d11a      	bne.n	80077d6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	699b      	ldr	r3, [r3, #24]
 80077a6:	f003 0302 	and.w	r3, r3, #2
 80077aa:	2b02      	cmp	r3, #2
 80077ac:	d013      	beq.n	80077d6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077b2:	f043 0220 	orr.w	r2, r3, #32
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2220      	movs	r2, #32
 80077be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e007      	b.n	80077e6 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	699b      	ldr	r3, [r3, #24]
 80077dc:	f003 0302 	and.w	r3, r3, #2
 80077e0:	2b02      	cmp	r3, #2
 80077e2:	d1c4      	bne.n	800776e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80077ee:	b580      	push	{r7, lr}
 80077f0:	b084      	sub	sp, #16
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	60f8      	str	r0, [r7, #12]
 80077f6:	60b9      	str	r1, [r7, #8]
 80077f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80077fa:	e02f      	b.n	800785c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80077fc:	687a      	ldr	r2, [r7, #4]
 80077fe:	68b9      	ldr	r1, [r7, #8]
 8007800:	68f8      	ldr	r0, [r7, #12]
 8007802:	f000 f837 	bl	8007874 <I2C_IsErrorOccurred>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d001      	beq.n	8007810 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e02d      	b.n	800786c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007810:	f7fa fa50 	bl	8001cb4 <HAL_GetTick>
 8007814:	4602      	mov	r2, r0
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	68ba      	ldr	r2, [r7, #8]
 800781c:	429a      	cmp	r2, r3
 800781e:	d302      	bcc.n	8007826 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d11a      	bne.n	800785c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	699b      	ldr	r3, [r3, #24]
 800782c:	f003 0320 	and.w	r3, r3, #32
 8007830:	2b20      	cmp	r3, #32
 8007832:	d013      	beq.n	800785c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007838:	f043 0220 	orr.w	r2, r3, #32
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2220      	movs	r2, #32
 8007844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2200      	movs	r2, #0
 8007854:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	e007      	b.n	800786c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	f003 0320 	and.w	r3, r3, #32
 8007866:	2b20      	cmp	r3, #32
 8007868:	d1c8      	bne.n	80077fc <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800786a:	2300      	movs	r3, #0
}
 800786c:	4618      	mov	r0, r3
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b08a      	sub	sp, #40	@ 0x28
 8007878:	af00      	add	r7, sp, #0
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	60b9      	str	r1, [r7, #8]
 800787e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007880:	2300      	movs	r3, #0
 8007882:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	699b      	ldr	r3, [r3, #24]
 800788c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800788e:	2300      	movs	r3, #0
 8007890:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	f003 0310 	and.w	r3, r3, #16
 800789c:	2b00      	cmp	r3, #0
 800789e:	d068      	beq.n	8007972 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2210      	movs	r2, #16
 80078a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80078a8:	e049      	b.n	800793e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b0:	d045      	beq.n	800793e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80078b2:	f7fa f9ff 	bl	8001cb4 <HAL_GetTick>
 80078b6:	4602      	mov	r2, r0
 80078b8:	69fb      	ldr	r3, [r7, #28]
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	68ba      	ldr	r2, [r7, #8]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d302      	bcc.n	80078c8 <I2C_IsErrorOccurred+0x54>
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d13a      	bne.n	800793e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078ea:	d121      	bne.n	8007930 <I2C_IsErrorOccurred+0xbc>
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80078f2:	d01d      	beq.n	8007930 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80078f4:	7cfb      	ldrb	r3, [r7, #19]
 80078f6:	2b20      	cmp	r3, #32
 80078f8:	d01a      	beq.n	8007930 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007908:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800790a:	f7fa f9d3 	bl	8001cb4 <HAL_GetTick>
 800790e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007910:	e00e      	b.n	8007930 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007912:	f7fa f9cf 	bl	8001cb4 <HAL_GetTick>
 8007916:	4602      	mov	r2, r0
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	2b19      	cmp	r3, #25
 800791e:	d907      	bls.n	8007930 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007920:	6a3b      	ldr	r3, [r7, #32]
 8007922:	f043 0320 	orr.w	r3, r3, #32
 8007926:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800792e:	e006      	b.n	800793e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	f003 0320 	and.w	r3, r3, #32
 800793a:	2b20      	cmp	r3, #32
 800793c:	d1e9      	bne.n	8007912 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	699b      	ldr	r3, [r3, #24]
 8007944:	f003 0320 	and.w	r3, r3, #32
 8007948:	2b20      	cmp	r3, #32
 800794a:	d003      	beq.n	8007954 <I2C_IsErrorOccurred+0xe0>
 800794c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007950:	2b00      	cmp	r3, #0
 8007952:	d0aa      	beq.n	80078aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007954:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007958:	2b00      	cmp	r3, #0
 800795a:	d103      	bne.n	8007964 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2220      	movs	r2, #32
 8007962:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007964:	6a3b      	ldr	r3, [r7, #32]
 8007966:	f043 0304 	orr.w	r3, r3, #4
 800796a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007980:	2b00      	cmp	r3, #0
 8007982:	d00b      	beq.n	800799c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	f043 0301 	orr.w	r3, r3, #1
 800798a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007994:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d00b      	beq.n	80079be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80079a6:	6a3b      	ldr	r3, [r7, #32]
 80079a8:	f043 0308 	orr.w	r3, r3, #8
 80079ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80079b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079b8:	2301      	movs	r3, #1
 80079ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80079be:	69bb      	ldr	r3, [r7, #24]
 80079c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00b      	beq.n	80079e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80079c8:	6a3b      	ldr	r3, [r7, #32]
 80079ca:	f043 0302 	orr.w	r3, r3, #2
 80079ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80079e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d01c      	beq.n	8007a22 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f7ff fe1e 	bl	800762a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	6859      	ldr	r1, [r3, #4]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	4b0d      	ldr	r3, [pc, #52]	@ (8007a30 <I2C_IsErrorOccurred+0x1bc>)
 80079fa:	400b      	ands	r3, r1
 80079fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a02:	6a3b      	ldr	r3, [r7, #32]
 8007a04:	431a      	orrs	r2, r3
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2220      	movs	r2, #32
 8007a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007a22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3728      	adds	r7, #40	@ 0x28
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	fe00e800 	.word	0xfe00e800

08007a34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b087      	sub	sp, #28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	607b      	str	r3, [r7, #4]
 8007a3e:	460b      	mov	r3, r1
 8007a40:	817b      	strh	r3, [r7, #10]
 8007a42:	4613      	mov	r3, r2
 8007a44:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a46:	897b      	ldrh	r3, [r7, #10]
 8007a48:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a4c:	7a7b      	ldrb	r3, [r7, #9]
 8007a4e:	041b      	lsls	r3, r3, #16
 8007a50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a54:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a5a:	6a3b      	ldr	r3, [r7, #32]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a62:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	685a      	ldr	r2, [r3, #4]
 8007a6a:	6a3b      	ldr	r3, [r7, #32]
 8007a6c:	0d5b      	lsrs	r3, r3, #21
 8007a6e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007a72:	4b08      	ldr	r3, [pc, #32]	@ (8007a94 <I2C_TransferConfig+0x60>)
 8007a74:	430b      	orrs	r3, r1
 8007a76:	43db      	mvns	r3, r3
 8007a78:	ea02 0103 	and.w	r1, r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	697a      	ldr	r2, [r7, #20]
 8007a82:	430a      	orrs	r2, r1
 8007a84:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007a86:	bf00      	nop
 8007a88:	371c      	adds	r7, #28
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	03ff63ff 	.word	0x03ff63ff

08007a98 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007aa8:	887b      	ldrh	r3, [r7, #2]
 8007aaa:	f003 0301 	and.w	r3, r3, #1
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00f      	beq.n	8007ad2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007ab8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007ac6:	2b28      	cmp	r3, #40	@ 0x28
 8007ac8:	d003      	beq.n	8007ad2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007ad0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007ad2:	887b      	ldrh	r3, [r7, #2]
 8007ad4:	f003 0302 	and.w	r3, r3, #2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00f      	beq.n	8007afc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007ae2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007af0:	2b28      	cmp	r3, #40	@ 0x28
 8007af2:	d003      	beq.n	8007afc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007afa:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007afc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	da03      	bge.n	8007b0c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007b0a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007b0c:	887b      	ldrh	r3, [r7, #2]
 8007b0e:	2b10      	cmp	r3, #16
 8007b10:	d103      	bne.n	8007b1a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007b18:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007b1a:	887b      	ldrh	r3, [r7, #2]
 8007b1c:	2b20      	cmp	r3, #32
 8007b1e:	d103      	bne.n	8007b28 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f043 0320 	orr.w	r3, r3, #32
 8007b26:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007b28:	887b      	ldrh	r3, [r7, #2]
 8007b2a:	2b40      	cmp	r3, #64	@ 0x40
 8007b2c:	d103      	bne.n	8007b36 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b34:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	6819      	ldr	r1, [r3, #0]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	43da      	mvns	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	400a      	ands	r2, r1
 8007b46:	601a      	str	r2, [r3, #0]
}
 8007b48:	bf00      	nop
 8007b4a:	3714      	adds	r7, #20
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	2b20      	cmp	r3, #32
 8007b68:	d138      	bne.n	8007bdc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d101      	bne.n	8007b78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007b74:	2302      	movs	r3, #2
 8007b76:	e032      	b.n	8007bde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2224      	movs	r2, #36	@ 0x24
 8007b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f022 0201 	bic.w	r2, r2, #1
 8007b96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007ba6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	6819      	ldr	r1, [r3, #0]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	683a      	ldr	r2, [r7, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f042 0201 	orr.w	r2, r2, #1
 8007bc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2220      	movs	r2, #32
 8007bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	e000      	b.n	8007bde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007bdc:	2302      	movs	r3, #2
  }
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	370c      	adds	r7, #12
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007bea:	b480      	push	{r7}
 8007bec:	b085      	sub	sp, #20
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
 8007bf2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b20      	cmp	r3, #32
 8007bfe:	d139      	bne.n	8007c74 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d101      	bne.n	8007c0e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007c0a:	2302      	movs	r3, #2
 8007c0c:	e033      	b.n	8007c76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2224      	movs	r2, #36	@ 0x24
 8007c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f022 0201 	bic.w	r2, r2, #1
 8007c2c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007c3c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	021b      	lsls	r3, r3, #8
 8007c42:	68fa      	ldr	r2, [r7, #12]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0201 	orr.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2220      	movs	r2, #32
 8007c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c70:	2300      	movs	r3, #0
 8007c72:	e000      	b.n	8007c76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007c74:	2302      	movs	r3, #2
  }
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3714      	adds	r7, #20
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr
	...

08007c84 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007c8c:	4b19      	ldr	r3, [pc, #100]	@ (8007cf4 <HAL_PWREx_ConfigSupply+0x70>)
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	f003 0304 	and.w	r3, r3, #4
 8007c94:	2b04      	cmp	r3, #4
 8007c96:	d00a      	beq.n	8007cae <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007c98:	4b16      	ldr	r3, [pc, #88]	@ (8007cf4 <HAL_PWREx_ConfigSupply+0x70>)
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	f003 0307 	and.w	r3, r3, #7
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d001      	beq.n	8007caa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e01f      	b.n	8007cea <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007caa:	2300      	movs	r3, #0
 8007cac:	e01d      	b.n	8007cea <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007cae:	4b11      	ldr	r3, [pc, #68]	@ (8007cf4 <HAL_PWREx_ConfigSupply+0x70>)
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	f023 0207 	bic.w	r2, r3, #7
 8007cb6:	490f      	ldr	r1, [pc, #60]	@ (8007cf4 <HAL_PWREx_ConfigSupply+0x70>)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007cbe:	f7f9 fff9 	bl	8001cb4 <HAL_GetTick>
 8007cc2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007cc4:	e009      	b.n	8007cda <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007cc6:	f7f9 fff5 	bl	8001cb4 <HAL_GetTick>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	1ad3      	subs	r3, r2, r3
 8007cd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007cd4:	d901      	bls.n	8007cda <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e007      	b.n	8007cea <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007cda:	4b06      	ldr	r3, [pc, #24]	@ (8007cf4 <HAL_PWREx_ConfigSupply+0x70>)
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ce2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ce6:	d1ee      	bne.n	8007cc6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3710      	adds	r7, #16
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	58024800 	.word	0x58024800

08007cf8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b08c      	sub	sp, #48	@ 0x30
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d102      	bne.n	8007d0c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	f000 bc48 	b.w	800859c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 0301 	and.w	r3, r3, #1
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f000 8088 	beq.w	8007e2a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d1a:	4b99      	ldr	r3, [pc, #612]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007d24:	4b96      	ldr	r3, [pc, #600]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d28:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d2c:	2b10      	cmp	r3, #16
 8007d2e:	d007      	beq.n	8007d40 <HAL_RCC_OscConfig+0x48>
 8007d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d32:	2b18      	cmp	r3, #24
 8007d34:	d111      	bne.n	8007d5a <HAL_RCC_OscConfig+0x62>
 8007d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d38:	f003 0303 	and.w	r3, r3, #3
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	d10c      	bne.n	8007d5a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d40:	4b8f      	ldr	r3, [pc, #572]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d06d      	beq.n	8007e28 <HAL_RCC_OscConfig+0x130>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d169      	bne.n	8007e28 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	f000 bc21 	b.w	800859c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d62:	d106      	bne.n	8007d72 <HAL_RCC_OscConfig+0x7a>
 8007d64:	4b86      	ldr	r3, [pc, #536]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a85      	ldr	r2, [pc, #532]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d6e:	6013      	str	r3, [r2, #0]
 8007d70:	e02e      	b.n	8007dd0 <HAL_RCC_OscConfig+0xd8>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d10c      	bne.n	8007d94 <HAL_RCC_OscConfig+0x9c>
 8007d7a:	4b81      	ldr	r3, [pc, #516]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a80      	ldr	r2, [pc, #512]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d84:	6013      	str	r3, [r2, #0]
 8007d86:	4b7e      	ldr	r3, [pc, #504]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a7d      	ldr	r2, [pc, #500]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007d8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d90:	6013      	str	r3, [r2, #0]
 8007d92:	e01d      	b.n	8007dd0 <HAL_RCC_OscConfig+0xd8>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d9c:	d10c      	bne.n	8007db8 <HAL_RCC_OscConfig+0xc0>
 8007d9e:	4b78      	ldr	r3, [pc, #480]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a77      	ldr	r2, [pc, #476]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007da4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007da8:	6013      	str	r3, [r2, #0]
 8007daa:	4b75      	ldr	r3, [pc, #468]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a74      	ldr	r2, [pc, #464]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007db4:	6013      	str	r3, [r2, #0]
 8007db6:	e00b      	b.n	8007dd0 <HAL_RCC_OscConfig+0xd8>
 8007db8:	4b71      	ldr	r3, [pc, #452]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a70      	ldr	r2, [pc, #448]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007dbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dc2:	6013      	str	r3, [r2, #0]
 8007dc4:	4b6e      	ldr	r3, [pc, #440]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a6d      	ldr	r2, [pc, #436]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007dca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007dce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d013      	beq.n	8007e00 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd8:	f7f9 ff6c 	bl	8001cb4 <HAL_GetTick>
 8007ddc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007dde:	e008      	b.n	8007df2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007de0:	f7f9 ff68 	bl	8001cb4 <HAL_GetTick>
 8007de4:	4602      	mov	r2, r0
 8007de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	2b64      	cmp	r3, #100	@ 0x64
 8007dec:	d901      	bls.n	8007df2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e3d4      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007df2:	4b63      	ldr	r3, [pc, #396]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d0f0      	beq.n	8007de0 <HAL_RCC_OscConfig+0xe8>
 8007dfe:	e014      	b.n	8007e2a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e00:	f7f9 ff58 	bl	8001cb4 <HAL_GetTick>
 8007e04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007e06:	e008      	b.n	8007e1a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e08:	f7f9 ff54 	bl	8001cb4 <HAL_GetTick>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	2b64      	cmp	r3, #100	@ 0x64
 8007e14:	d901      	bls.n	8007e1a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e3c0      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007e1a:	4b59      	ldr	r3, [pc, #356]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1f0      	bne.n	8007e08 <HAL_RCC_OscConfig+0x110>
 8007e26:	e000      	b.n	8007e2a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 0302 	and.w	r3, r3, #2
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f000 80ca 	beq.w	8007fcc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e38:	4b51      	ldr	r3, [pc, #324]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007e3a:	691b      	ldr	r3, [r3, #16]
 8007e3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e40:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007e42:	4b4f      	ldr	r3, [pc, #316]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e46:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007e48:	6a3b      	ldr	r3, [r7, #32]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d007      	beq.n	8007e5e <HAL_RCC_OscConfig+0x166>
 8007e4e:	6a3b      	ldr	r3, [r7, #32]
 8007e50:	2b18      	cmp	r3, #24
 8007e52:	d156      	bne.n	8007f02 <HAL_RCC_OscConfig+0x20a>
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	f003 0303 	and.w	r3, r3, #3
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d151      	bne.n	8007f02 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e5e:	4b48      	ldr	r3, [pc, #288]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f003 0304 	and.w	r3, r3, #4
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d005      	beq.n	8007e76 <HAL_RCC_OscConfig+0x17e>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	68db      	ldr	r3, [r3, #12]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e392      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007e76:	4b42      	ldr	r3, [pc, #264]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f023 0219 	bic.w	r2, r3, #25
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	493f      	ldr	r1, [pc, #252]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007e84:	4313      	orrs	r3, r2
 8007e86:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e88:	f7f9 ff14 	bl	8001cb4 <HAL_GetTick>
 8007e8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007e8e:	e008      	b.n	8007ea2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e90:	f7f9 ff10 	bl	8001cb4 <HAL_GetTick>
 8007e94:	4602      	mov	r2, r0
 8007e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e98:	1ad3      	subs	r3, r2, r3
 8007e9a:	2b02      	cmp	r3, #2
 8007e9c:	d901      	bls.n	8007ea2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e37c      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007ea2:	4b37      	ldr	r3, [pc, #220]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0304 	and.w	r3, r3, #4
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d0f0      	beq.n	8007e90 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007eae:	f7f9 ff0d 	bl	8001ccc <HAL_GetREVID>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d817      	bhi.n	8007eec <HAL_RCC_OscConfig+0x1f4>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	2b40      	cmp	r3, #64	@ 0x40
 8007ec2:	d108      	bne.n	8007ed6 <HAL_RCC_OscConfig+0x1de>
 8007ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007ecc:	4a2c      	ldr	r2, [pc, #176]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ed2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007ed4:	e07a      	b.n	8007fcc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	031b      	lsls	r3, r3, #12
 8007ee4:	4926      	ldr	r1, [pc, #152]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007eea:	e06f      	b.n	8007fcc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007eec:	4b24      	ldr	r3, [pc, #144]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	691b      	ldr	r3, [r3, #16]
 8007ef8:	061b      	lsls	r3, r3, #24
 8007efa:	4921      	ldr	r1, [pc, #132]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007efc:	4313      	orrs	r3, r2
 8007efe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007f00:	e064      	b.n	8007fcc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d047      	beq.n	8007f9a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f023 0219 	bic.w	r2, r3, #25
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	68db      	ldr	r3, [r3, #12]
 8007f16:	491a      	ldr	r1, [pc, #104]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f1c:	f7f9 feca 	bl	8001cb4 <HAL_GetTick>
 8007f20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f22:	e008      	b.n	8007f36 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f24:	f7f9 fec6 	bl	8001cb4 <HAL_GetTick>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2c:	1ad3      	subs	r3, r2, r3
 8007f2e:	2b02      	cmp	r3, #2
 8007f30:	d901      	bls.n	8007f36 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e332      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007f36:	4b12      	ldr	r3, [pc, #72]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 0304 	and.w	r3, r3, #4
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d0f0      	beq.n	8007f24 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f42:	f7f9 fec3 	bl	8001ccc <HAL_GetREVID>
 8007f46:	4603      	mov	r3, r0
 8007f48:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d819      	bhi.n	8007f84 <HAL_RCC_OscConfig+0x28c>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	2b40      	cmp	r3, #64	@ 0x40
 8007f56:	d108      	bne.n	8007f6a <HAL_RCC_OscConfig+0x272>
 8007f58:	4b09      	ldr	r3, [pc, #36]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007f60:	4a07      	ldr	r2, [pc, #28]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007f62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f66:	6053      	str	r3, [r2, #4]
 8007f68:	e030      	b.n	8007fcc <HAL_RCC_OscConfig+0x2d4>
 8007f6a:	4b05      	ldr	r3, [pc, #20]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	031b      	lsls	r3, r3, #12
 8007f78:	4901      	ldr	r1, [pc, #4]	@ (8007f80 <HAL_RCC_OscConfig+0x288>)
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	604b      	str	r3, [r1, #4]
 8007f7e:	e025      	b.n	8007fcc <HAL_RCC_OscConfig+0x2d4>
 8007f80:	58024400 	.word	0x58024400
 8007f84:	4b9a      	ldr	r3, [pc, #616]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	691b      	ldr	r3, [r3, #16]
 8007f90:	061b      	lsls	r3, r3, #24
 8007f92:	4997      	ldr	r1, [pc, #604]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8007f94:	4313      	orrs	r3, r2
 8007f96:	604b      	str	r3, [r1, #4]
 8007f98:	e018      	b.n	8007fcc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f9a:	4b95      	ldr	r3, [pc, #596]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a94      	ldr	r2, [pc, #592]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8007fa0:	f023 0301 	bic.w	r3, r3, #1
 8007fa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fa6:	f7f9 fe85 	bl	8001cb4 <HAL_GetTick>
 8007faa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007fac:	e008      	b.n	8007fc0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007fae:	f7f9 fe81 	bl	8001cb4 <HAL_GetTick>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb6:	1ad3      	subs	r3, r2, r3
 8007fb8:	2b02      	cmp	r3, #2
 8007fba:	d901      	bls.n	8007fc0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e2ed      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007fc0:	4b8b      	ldr	r3, [pc, #556]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 0304 	and.w	r3, r3, #4
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d1f0      	bne.n	8007fae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 0310 	and.w	r3, r3, #16
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 80a9 	beq.w	800812c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007fda:	4b85      	ldr	r3, [pc, #532]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fe2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007fe4:	4b82      	ldr	r3, [pc, #520]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8007fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	2b08      	cmp	r3, #8
 8007fee:	d007      	beq.n	8008000 <HAL_RCC_OscConfig+0x308>
 8007ff0:	69bb      	ldr	r3, [r7, #24]
 8007ff2:	2b18      	cmp	r3, #24
 8007ff4:	d13a      	bne.n	800806c <HAL_RCC_OscConfig+0x374>
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f003 0303 	and.w	r3, r3, #3
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d135      	bne.n	800806c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008000:	4b7b      	ldr	r3, [pc, #492]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008008:	2b00      	cmp	r3, #0
 800800a:	d005      	beq.n	8008018 <HAL_RCC_OscConfig+0x320>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	69db      	ldr	r3, [r3, #28]
 8008010:	2b80      	cmp	r3, #128	@ 0x80
 8008012:	d001      	beq.n	8008018 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	e2c1      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008018:	f7f9 fe58 	bl	8001ccc <HAL_GetREVID>
 800801c:	4603      	mov	r3, r0
 800801e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008022:	4293      	cmp	r3, r2
 8008024:	d817      	bhi.n	8008056 <HAL_RCC_OscConfig+0x35e>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	2b20      	cmp	r3, #32
 800802c:	d108      	bne.n	8008040 <HAL_RCC_OscConfig+0x348>
 800802e:	4b70      	ldr	r3, [pc, #448]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008036:	4a6e      	ldr	r2, [pc, #440]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008038:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800803c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800803e:	e075      	b.n	800812c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008040:	4b6b      	ldr	r3, [pc, #428]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a1b      	ldr	r3, [r3, #32]
 800804c:	069b      	lsls	r3, r3, #26
 800804e:	4968      	ldr	r1, [pc, #416]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008050:	4313      	orrs	r3, r2
 8008052:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008054:	e06a      	b.n	800812c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008056:	4b66      	ldr	r3, [pc, #408]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a1b      	ldr	r3, [r3, #32]
 8008062:	061b      	lsls	r3, r3, #24
 8008064:	4962      	ldr	r1, [pc, #392]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008066:	4313      	orrs	r3, r2
 8008068:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800806a:	e05f      	b.n	800812c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	69db      	ldr	r3, [r3, #28]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d042      	beq.n	80080fa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008074:	4b5e      	ldr	r3, [pc, #376]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a5d      	ldr	r2, [pc, #372]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 800807a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800807e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008080:	f7f9 fe18 	bl	8001cb4 <HAL_GetTick>
 8008084:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008086:	e008      	b.n	800809a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008088:	f7f9 fe14 	bl	8001cb4 <HAL_GetTick>
 800808c:	4602      	mov	r2, r0
 800808e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	2b02      	cmp	r3, #2
 8008094:	d901      	bls.n	800809a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008096:	2303      	movs	r3, #3
 8008098:	e280      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800809a:	4b55      	ldr	r3, [pc, #340]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d0f0      	beq.n	8008088 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80080a6:	f7f9 fe11 	bl	8001ccc <HAL_GetREVID>
 80080aa:	4603      	mov	r3, r0
 80080ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d817      	bhi.n	80080e4 <HAL_RCC_OscConfig+0x3ec>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6a1b      	ldr	r3, [r3, #32]
 80080b8:	2b20      	cmp	r3, #32
 80080ba:	d108      	bne.n	80080ce <HAL_RCC_OscConfig+0x3d6>
 80080bc:	4b4c      	ldr	r3, [pc, #304]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80080c4:	4a4a      	ldr	r2, [pc, #296]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80080c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080ca:	6053      	str	r3, [r2, #4]
 80080cc:	e02e      	b.n	800812c <HAL_RCC_OscConfig+0x434>
 80080ce:	4b48      	ldr	r3, [pc, #288]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a1b      	ldr	r3, [r3, #32]
 80080da:	069b      	lsls	r3, r3, #26
 80080dc:	4944      	ldr	r1, [pc, #272]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80080de:	4313      	orrs	r3, r2
 80080e0:	604b      	str	r3, [r1, #4]
 80080e2:	e023      	b.n	800812c <HAL_RCC_OscConfig+0x434>
 80080e4:	4b42      	ldr	r3, [pc, #264]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a1b      	ldr	r3, [r3, #32]
 80080f0:	061b      	lsls	r3, r3, #24
 80080f2:	493f      	ldr	r1, [pc, #252]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80080f4:	4313      	orrs	r3, r2
 80080f6:	60cb      	str	r3, [r1, #12]
 80080f8:	e018      	b.n	800812c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80080fa:	4b3d      	ldr	r3, [pc, #244]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a3c      	ldr	r2, [pc, #240]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008100:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008104:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008106:	f7f9 fdd5 	bl	8001cb4 <HAL_GetTick>
 800810a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800810c:	e008      	b.n	8008120 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800810e:	f7f9 fdd1 	bl	8001cb4 <HAL_GetTick>
 8008112:	4602      	mov	r2, r0
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	2b02      	cmp	r3, #2
 800811a:	d901      	bls.n	8008120 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e23d      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008120:	4b33      	ldr	r3, [pc, #204]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1f0      	bne.n	800810e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 0308 	and.w	r3, r3, #8
 8008134:	2b00      	cmp	r3, #0
 8008136:	d036      	beq.n	80081a6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	695b      	ldr	r3, [r3, #20]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d019      	beq.n	8008174 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008140:	4b2b      	ldr	r3, [pc, #172]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008144:	4a2a      	ldr	r2, [pc, #168]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008146:	f043 0301 	orr.w	r3, r3, #1
 800814a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800814c:	f7f9 fdb2 	bl	8001cb4 <HAL_GetTick>
 8008150:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008152:	e008      	b.n	8008166 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008154:	f7f9 fdae 	bl	8001cb4 <HAL_GetTick>
 8008158:	4602      	mov	r2, r0
 800815a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815c:	1ad3      	subs	r3, r2, r3
 800815e:	2b02      	cmp	r3, #2
 8008160:	d901      	bls.n	8008166 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008162:	2303      	movs	r3, #3
 8008164:	e21a      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008166:	4b22      	ldr	r3, [pc, #136]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800816a:	f003 0302 	and.w	r3, r3, #2
 800816e:	2b00      	cmp	r3, #0
 8008170:	d0f0      	beq.n	8008154 <HAL_RCC_OscConfig+0x45c>
 8008172:	e018      	b.n	80081a6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008174:	4b1e      	ldr	r3, [pc, #120]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 8008176:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008178:	4a1d      	ldr	r2, [pc, #116]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 800817a:	f023 0301 	bic.w	r3, r3, #1
 800817e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008180:	f7f9 fd98 	bl	8001cb4 <HAL_GetTick>
 8008184:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008186:	e008      	b.n	800819a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008188:	f7f9 fd94 	bl	8001cb4 <HAL_GetTick>
 800818c:	4602      	mov	r2, r0
 800818e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008190:	1ad3      	subs	r3, r2, r3
 8008192:	2b02      	cmp	r3, #2
 8008194:	d901      	bls.n	800819a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008196:	2303      	movs	r3, #3
 8008198:	e200      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800819a:	4b15      	ldr	r3, [pc, #84]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 800819c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800819e:	f003 0302 	and.w	r3, r3, #2
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d1f0      	bne.n	8008188 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d039      	beq.n	8008226 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d01c      	beq.n	80081f4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80081ba:	4b0d      	ldr	r3, [pc, #52]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a0c      	ldr	r2, [pc, #48]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80081c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80081c4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80081c6:	f7f9 fd75 	bl	8001cb4 <HAL_GetTick>
 80081ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80081cc:	e008      	b.n	80081e0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081ce:	f7f9 fd71 	bl	8001cb4 <HAL_GetTick>
 80081d2:	4602      	mov	r2, r0
 80081d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d6:	1ad3      	subs	r3, r2, r3
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d901      	bls.n	80081e0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e1dd      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80081e0:	4b03      	ldr	r3, [pc, #12]	@ (80081f0 <HAL_RCC_OscConfig+0x4f8>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d0f0      	beq.n	80081ce <HAL_RCC_OscConfig+0x4d6>
 80081ec:	e01b      	b.n	8008226 <HAL_RCC_OscConfig+0x52e>
 80081ee:	bf00      	nop
 80081f0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80081f4:	4b9b      	ldr	r3, [pc, #620]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a9a      	ldr	r2, [pc, #616]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80081fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081fe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008200:	f7f9 fd58 	bl	8001cb4 <HAL_GetTick>
 8008204:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008206:	e008      	b.n	800821a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008208:	f7f9 fd54 	bl	8001cb4 <HAL_GetTick>
 800820c:	4602      	mov	r2, r0
 800820e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008210:	1ad3      	subs	r3, r2, r3
 8008212:	2b02      	cmp	r3, #2
 8008214:	d901      	bls.n	800821a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008216:	2303      	movs	r3, #3
 8008218:	e1c0      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800821a:	4b92      	ldr	r3, [pc, #584]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1f0      	bne.n	8008208 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0304 	and.w	r3, r3, #4
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 8081 	beq.w	8008336 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008234:	4b8c      	ldr	r3, [pc, #560]	@ (8008468 <HAL_RCC_OscConfig+0x770>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a8b      	ldr	r2, [pc, #556]	@ (8008468 <HAL_RCC_OscConfig+0x770>)
 800823a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800823e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008240:	f7f9 fd38 	bl	8001cb4 <HAL_GetTick>
 8008244:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008246:	e008      	b.n	800825a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008248:	f7f9 fd34 	bl	8001cb4 <HAL_GetTick>
 800824c:	4602      	mov	r2, r0
 800824e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008250:	1ad3      	subs	r3, r2, r3
 8008252:	2b64      	cmp	r3, #100	@ 0x64
 8008254:	d901      	bls.n	800825a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008256:	2303      	movs	r3, #3
 8008258:	e1a0      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800825a:	4b83      	ldr	r3, [pc, #524]	@ (8008468 <HAL_RCC_OscConfig+0x770>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008262:	2b00      	cmp	r3, #0
 8008264:	d0f0      	beq.n	8008248 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	2b01      	cmp	r3, #1
 800826c:	d106      	bne.n	800827c <HAL_RCC_OscConfig+0x584>
 800826e:	4b7d      	ldr	r3, [pc, #500]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008272:	4a7c      	ldr	r2, [pc, #496]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008274:	f043 0301 	orr.w	r3, r3, #1
 8008278:	6713      	str	r3, [r2, #112]	@ 0x70
 800827a:	e02d      	b.n	80082d8 <HAL_RCC_OscConfig+0x5e0>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d10c      	bne.n	800829e <HAL_RCC_OscConfig+0x5a6>
 8008284:	4b77      	ldr	r3, [pc, #476]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008288:	4a76      	ldr	r2, [pc, #472]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800828a:	f023 0301 	bic.w	r3, r3, #1
 800828e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008290:	4b74      	ldr	r3, [pc, #464]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008294:	4a73      	ldr	r2, [pc, #460]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008296:	f023 0304 	bic.w	r3, r3, #4
 800829a:	6713      	str	r3, [r2, #112]	@ 0x70
 800829c:	e01c      	b.n	80082d8 <HAL_RCC_OscConfig+0x5e0>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	2b05      	cmp	r3, #5
 80082a4:	d10c      	bne.n	80082c0 <HAL_RCC_OscConfig+0x5c8>
 80082a6:	4b6f      	ldr	r3, [pc, #444]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80082a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082aa:	4a6e      	ldr	r2, [pc, #440]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80082ac:	f043 0304 	orr.w	r3, r3, #4
 80082b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80082b2:	4b6c      	ldr	r3, [pc, #432]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80082b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082b6:	4a6b      	ldr	r2, [pc, #428]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80082b8:	f043 0301 	orr.w	r3, r3, #1
 80082bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80082be:	e00b      	b.n	80082d8 <HAL_RCC_OscConfig+0x5e0>
 80082c0:	4b68      	ldr	r3, [pc, #416]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80082c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082c4:	4a67      	ldr	r2, [pc, #412]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80082c6:	f023 0301 	bic.w	r3, r3, #1
 80082ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80082cc:	4b65      	ldr	r3, [pc, #404]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80082ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082d0:	4a64      	ldr	r2, [pc, #400]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80082d2:	f023 0304 	bic.w	r3, r3, #4
 80082d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d015      	beq.n	800830c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e0:	f7f9 fce8 	bl	8001cb4 <HAL_GetTick>
 80082e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80082e6:	e00a      	b.n	80082fe <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082e8:	f7f9 fce4 	bl	8001cb4 <HAL_GetTick>
 80082ec:	4602      	mov	r2, r0
 80082ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d901      	bls.n	80082fe <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e14e      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80082fe:	4b59      	ldr	r3, [pc, #356]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b00      	cmp	r3, #0
 8008308:	d0ee      	beq.n	80082e8 <HAL_RCC_OscConfig+0x5f0>
 800830a:	e014      	b.n	8008336 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800830c:	f7f9 fcd2 	bl	8001cb4 <HAL_GetTick>
 8008310:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008312:	e00a      	b.n	800832a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008314:	f7f9 fcce 	bl	8001cb4 <HAL_GetTick>
 8008318:	4602      	mov	r2, r0
 800831a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008322:	4293      	cmp	r3, r2
 8008324:	d901      	bls.n	800832a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008326:	2303      	movs	r3, #3
 8008328:	e138      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800832a:	4b4e      	ldr	r3, [pc, #312]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800832c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800832e:	f003 0302 	and.w	r3, r3, #2
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1ee      	bne.n	8008314 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800833a:	2b00      	cmp	r3, #0
 800833c:	f000 812d 	beq.w	800859a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008340:	4b48      	ldr	r3, [pc, #288]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008342:	691b      	ldr	r3, [r3, #16]
 8008344:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008348:	2b18      	cmp	r3, #24
 800834a:	f000 80bd 	beq.w	80084c8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008352:	2b02      	cmp	r3, #2
 8008354:	f040 809e 	bne.w	8008494 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008358:	4b42      	ldr	r3, [pc, #264]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a41      	ldr	r2, [pc, #260]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800835e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008362:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008364:	f7f9 fca6 	bl	8001cb4 <HAL_GetTick>
 8008368:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800836a:	e008      	b.n	800837e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800836c:	f7f9 fca2 	bl	8001cb4 <HAL_GetTick>
 8008370:	4602      	mov	r2, r0
 8008372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008374:	1ad3      	subs	r3, r2, r3
 8008376:	2b02      	cmp	r3, #2
 8008378:	d901      	bls.n	800837e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e10e      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800837e:	4b39      	ldr	r3, [pc, #228]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1f0      	bne.n	800836c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800838a:	4b36      	ldr	r3, [pc, #216]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800838c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800838e:	4b37      	ldr	r3, [pc, #220]	@ (800846c <HAL_RCC_OscConfig+0x774>)
 8008390:	4013      	ands	r3, r2
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800839a:	0112      	lsls	r2, r2, #4
 800839c:	430a      	orrs	r2, r1
 800839e:	4931      	ldr	r1, [pc, #196]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80083a0:	4313      	orrs	r3, r2
 80083a2:	628b      	str	r3, [r1, #40]	@ 0x28
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083a8:	3b01      	subs	r3, #1
 80083aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083b2:	3b01      	subs	r3, #1
 80083b4:	025b      	lsls	r3, r3, #9
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	431a      	orrs	r2, r3
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083be:	3b01      	subs	r3, #1
 80083c0:	041b      	lsls	r3, r3, #16
 80083c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80083c6:	431a      	orrs	r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083cc:	3b01      	subs	r3, #1
 80083ce:	061b      	lsls	r3, r3, #24
 80083d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80083d4:	4923      	ldr	r1, [pc, #140]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80083d6:	4313      	orrs	r3, r2
 80083d8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80083da:	4b22      	ldr	r3, [pc, #136]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80083dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083de:	4a21      	ldr	r2, [pc, #132]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80083e0:	f023 0301 	bic.w	r3, r3, #1
 80083e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80083e6:	4b1f      	ldr	r3, [pc, #124]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80083e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083ea:	4b21      	ldr	r3, [pc, #132]	@ (8008470 <HAL_RCC_OscConfig+0x778>)
 80083ec:	4013      	ands	r3, r2
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80083f2:	00d2      	lsls	r2, r2, #3
 80083f4:	491b      	ldr	r1, [pc, #108]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80083f6:	4313      	orrs	r3, r2
 80083f8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80083fa:	4b1a      	ldr	r3, [pc, #104]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 80083fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083fe:	f023 020c 	bic.w	r2, r3, #12
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008406:	4917      	ldr	r1, [pc, #92]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008408:	4313      	orrs	r3, r2
 800840a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800840c:	4b15      	ldr	r3, [pc, #84]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800840e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008410:	f023 0202 	bic.w	r2, r3, #2
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008418:	4912      	ldr	r1, [pc, #72]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800841a:	4313      	orrs	r3, r2
 800841c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800841e:	4b11      	ldr	r3, [pc, #68]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008422:	4a10      	ldr	r2, [pc, #64]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008428:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800842a:	4b0e      	ldr	r3, [pc, #56]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800842c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800842e:	4a0d      	ldr	r2, [pc, #52]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008434:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008436:	4b0b      	ldr	r3, [pc, #44]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800843a:	4a0a      	ldr	r2, [pc, #40]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 800843c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008440:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008442:	4b08      	ldr	r3, [pc, #32]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008446:	4a07      	ldr	r2, [pc, #28]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008448:	f043 0301 	orr.w	r3, r3, #1
 800844c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800844e:	4b05      	ldr	r3, [pc, #20]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a04      	ldr	r2, [pc, #16]	@ (8008464 <HAL_RCC_OscConfig+0x76c>)
 8008454:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008458:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800845a:	f7f9 fc2b 	bl	8001cb4 <HAL_GetTick>
 800845e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008460:	e011      	b.n	8008486 <HAL_RCC_OscConfig+0x78e>
 8008462:	bf00      	nop
 8008464:	58024400 	.word	0x58024400
 8008468:	58024800 	.word	0x58024800
 800846c:	fffffc0c 	.word	0xfffffc0c
 8008470:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008474:	f7f9 fc1e 	bl	8001cb4 <HAL_GetTick>
 8008478:	4602      	mov	r2, r0
 800847a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847c:	1ad3      	subs	r3, r2, r3
 800847e:	2b02      	cmp	r3, #2
 8008480:	d901      	bls.n	8008486 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008482:	2303      	movs	r3, #3
 8008484:	e08a      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008486:	4b47      	ldr	r3, [pc, #284]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800848e:	2b00      	cmp	r3, #0
 8008490:	d0f0      	beq.n	8008474 <HAL_RCC_OscConfig+0x77c>
 8008492:	e082      	b.n	800859a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008494:	4b43      	ldr	r3, [pc, #268]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a42      	ldr	r2, [pc, #264]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 800849a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800849e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a0:	f7f9 fc08 	bl	8001cb4 <HAL_GetTick>
 80084a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80084a6:	e008      	b.n	80084ba <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084a8:	f7f9 fc04 	bl	8001cb4 <HAL_GetTick>
 80084ac:	4602      	mov	r2, r0
 80084ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	2b02      	cmp	r3, #2
 80084b4:	d901      	bls.n	80084ba <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80084b6:	2303      	movs	r3, #3
 80084b8:	e070      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80084ba:	4b3a      	ldr	r3, [pc, #232]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d1f0      	bne.n	80084a8 <HAL_RCC_OscConfig+0x7b0>
 80084c6:	e068      	b.n	800859a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80084c8:	4b36      	ldr	r3, [pc, #216]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 80084ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084cc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80084ce:	4b35      	ldr	r3, [pc, #212]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 80084d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d031      	beq.n	8008540 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	f003 0203 	and.w	r2, r3, #3
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d12a      	bne.n	8008540 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	091b      	lsrs	r3, r3, #4
 80084ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d122      	bne.n	8008540 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008504:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008506:	429a      	cmp	r2, r3
 8008508:	d11a      	bne.n	8008540 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	0a5b      	lsrs	r3, r3, #9
 800850e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008516:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008518:	429a      	cmp	r2, r3
 800851a:	d111      	bne.n	8008540 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	0c1b      	lsrs	r3, r3, #16
 8008520:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008528:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800852a:	429a      	cmp	r2, r3
 800852c:	d108      	bne.n	8008540 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	0e1b      	lsrs	r3, r3, #24
 8008532:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800853a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800853c:	429a      	cmp	r2, r3
 800853e:	d001      	beq.n	8008544 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	e02b      	b.n	800859c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008544:	4b17      	ldr	r3, [pc, #92]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 8008546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008548:	08db      	lsrs	r3, r3, #3
 800854a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800854e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008554:	693a      	ldr	r2, [r7, #16]
 8008556:	429a      	cmp	r2, r3
 8008558:	d01f      	beq.n	800859a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800855a:	4b12      	ldr	r3, [pc, #72]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 800855c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855e:	4a11      	ldr	r2, [pc, #68]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 8008560:	f023 0301 	bic.w	r3, r3, #1
 8008564:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008566:	f7f9 fba5 	bl	8001cb4 <HAL_GetTick>
 800856a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800856c:	bf00      	nop
 800856e:	f7f9 fba1 	bl	8001cb4 <HAL_GetTick>
 8008572:	4602      	mov	r2, r0
 8008574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008576:	4293      	cmp	r3, r2
 8008578:	d0f9      	beq.n	800856e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800857a:	4b0a      	ldr	r3, [pc, #40]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 800857c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800857e:	4b0a      	ldr	r3, [pc, #40]	@ (80085a8 <HAL_RCC_OscConfig+0x8b0>)
 8008580:	4013      	ands	r3, r2
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008586:	00d2      	lsls	r2, r2, #3
 8008588:	4906      	ldr	r1, [pc, #24]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 800858a:	4313      	orrs	r3, r2
 800858c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800858e:	4b05      	ldr	r3, [pc, #20]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 8008590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008592:	4a04      	ldr	r2, [pc, #16]	@ (80085a4 <HAL_RCC_OscConfig+0x8ac>)
 8008594:	f043 0301 	orr.w	r3, r3, #1
 8008598:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800859a:	2300      	movs	r3, #0
}
 800859c:	4618      	mov	r0, r3
 800859e:	3730      	adds	r7, #48	@ 0x30
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	58024400 	.word	0x58024400
 80085a8:	ffff0007 	.word	0xffff0007

080085ac <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d101      	bne.n	80085c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e19c      	b.n	80088fa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80085c0:	4b8a      	ldr	r3, [pc, #552]	@ (80087ec <HAL_RCC_ClockConfig+0x240>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 030f 	and.w	r3, r3, #15
 80085c8:	683a      	ldr	r2, [r7, #0]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d910      	bls.n	80085f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085ce:	4b87      	ldr	r3, [pc, #540]	@ (80087ec <HAL_RCC_ClockConfig+0x240>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f023 020f 	bic.w	r2, r3, #15
 80085d6:	4985      	ldr	r1, [pc, #532]	@ (80087ec <HAL_RCC_ClockConfig+0x240>)
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	4313      	orrs	r3, r2
 80085dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085de:	4b83      	ldr	r3, [pc, #524]	@ (80087ec <HAL_RCC_ClockConfig+0x240>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f003 030f 	and.w	r3, r3, #15
 80085e6:	683a      	ldr	r2, [r7, #0]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d001      	beq.n	80085f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e184      	b.n	80088fa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 0304 	and.w	r3, r3, #4
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d010      	beq.n	800861e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	691a      	ldr	r2, [r3, #16]
 8008600:	4b7b      	ldr	r3, [pc, #492]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 8008602:	699b      	ldr	r3, [r3, #24]
 8008604:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008608:	429a      	cmp	r2, r3
 800860a:	d908      	bls.n	800861e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800860c:	4b78      	ldr	r3, [pc, #480]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800860e:	699b      	ldr	r3, [r3, #24]
 8008610:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	691b      	ldr	r3, [r3, #16]
 8008618:	4975      	ldr	r1, [pc, #468]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800861a:	4313      	orrs	r3, r2
 800861c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0308 	and.w	r3, r3, #8
 8008626:	2b00      	cmp	r3, #0
 8008628:	d010      	beq.n	800864c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	695a      	ldr	r2, [r3, #20]
 800862e:	4b70      	ldr	r3, [pc, #448]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 8008630:	69db      	ldr	r3, [r3, #28]
 8008632:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008636:	429a      	cmp	r2, r3
 8008638:	d908      	bls.n	800864c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800863a:	4b6d      	ldr	r3, [pc, #436]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800863c:	69db      	ldr	r3, [r3, #28]
 800863e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	496a      	ldr	r1, [pc, #424]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 8008648:	4313      	orrs	r3, r2
 800864a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f003 0310 	and.w	r3, r3, #16
 8008654:	2b00      	cmp	r3, #0
 8008656:	d010      	beq.n	800867a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	699a      	ldr	r2, [r3, #24]
 800865c:	4b64      	ldr	r3, [pc, #400]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800865e:	69db      	ldr	r3, [r3, #28]
 8008660:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008664:	429a      	cmp	r2, r3
 8008666:	d908      	bls.n	800867a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008668:	4b61      	ldr	r3, [pc, #388]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800866a:	69db      	ldr	r3, [r3, #28]
 800866c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	495e      	ldr	r1, [pc, #376]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 8008676:	4313      	orrs	r3, r2
 8008678:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f003 0320 	and.w	r3, r3, #32
 8008682:	2b00      	cmp	r3, #0
 8008684:	d010      	beq.n	80086a8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	69da      	ldr	r2, [r3, #28]
 800868a:	4b59      	ldr	r3, [pc, #356]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800868c:	6a1b      	ldr	r3, [r3, #32]
 800868e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008692:	429a      	cmp	r2, r3
 8008694:	d908      	bls.n	80086a8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008696:	4b56      	ldr	r3, [pc, #344]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	69db      	ldr	r3, [r3, #28]
 80086a2:	4953      	ldr	r1, [pc, #332]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f003 0302 	and.w	r3, r3, #2
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d010      	beq.n	80086d6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	68da      	ldr	r2, [r3, #12]
 80086b8:	4b4d      	ldr	r3, [pc, #308]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80086ba:	699b      	ldr	r3, [r3, #24]
 80086bc:	f003 030f 	and.w	r3, r3, #15
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d908      	bls.n	80086d6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086c4:	4b4a      	ldr	r3, [pc, #296]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	f023 020f 	bic.w	r2, r3, #15
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	4947      	ldr	r1, [pc, #284]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80086d2:	4313      	orrs	r3, r2
 80086d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d055      	beq.n	800878e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80086e2:	4b43      	ldr	r3, [pc, #268]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80086e4:	699b      	ldr	r3, [r3, #24]
 80086e6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	4940      	ldr	r1, [pc, #256]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80086f0:	4313      	orrs	r3, r2
 80086f2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	2b02      	cmp	r3, #2
 80086fa:	d107      	bne.n	800870c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80086fc:	4b3c      	ldr	r3, [pc, #240]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008704:	2b00      	cmp	r3, #0
 8008706:	d121      	bne.n	800874c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e0f6      	b.n	80088fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	2b03      	cmp	r3, #3
 8008712:	d107      	bne.n	8008724 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008714:	4b36      	ldr	r3, [pc, #216]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800871c:	2b00      	cmp	r3, #0
 800871e:	d115      	bne.n	800874c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	e0ea      	b.n	80088fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	2b01      	cmp	r3, #1
 800872a:	d107      	bne.n	800873c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800872c:	4b30      	ldr	r3, [pc, #192]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008734:	2b00      	cmp	r3, #0
 8008736:	d109      	bne.n	800874c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	e0de      	b.n	80088fa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800873c:	4b2c      	ldr	r3, [pc, #176]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f003 0304 	and.w	r3, r3, #4
 8008744:	2b00      	cmp	r3, #0
 8008746:	d101      	bne.n	800874c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	e0d6      	b.n	80088fa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800874c:	4b28      	ldr	r3, [pc, #160]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	f023 0207 	bic.w	r2, r3, #7
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	4925      	ldr	r1, [pc, #148]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800875a:	4313      	orrs	r3, r2
 800875c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800875e:	f7f9 faa9 	bl	8001cb4 <HAL_GetTick>
 8008762:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008764:	e00a      	b.n	800877c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008766:	f7f9 faa5 	bl	8001cb4 <HAL_GetTick>
 800876a:	4602      	mov	r2, r0
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	1ad3      	subs	r3, r2, r3
 8008770:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008774:	4293      	cmp	r3, r2
 8008776:	d901      	bls.n	800877c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008778:	2303      	movs	r3, #3
 800877a:	e0be      	b.n	80088fa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800877c:	4b1c      	ldr	r3, [pc, #112]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	00db      	lsls	r3, r3, #3
 800878a:	429a      	cmp	r2, r3
 800878c:	d1eb      	bne.n	8008766 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f003 0302 	and.w	r3, r3, #2
 8008796:	2b00      	cmp	r3, #0
 8008798:	d010      	beq.n	80087bc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	68da      	ldr	r2, [r3, #12]
 800879e:	4b14      	ldr	r3, [pc, #80]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80087a0:	699b      	ldr	r3, [r3, #24]
 80087a2:	f003 030f 	and.w	r3, r3, #15
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d208      	bcs.n	80087bc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087aa:	4b11      	ldr	r3, [pc, #68]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	f023 020f 	bic.w	r2, r3, #15
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	68db      	ldr	r3, [r3, #12]
 80087b6:	490e      	ldr	r1, [pc, #56]	@ (80087f0 <HAL_RCC_ClockConfig+0x244>)
 80087b8:	4313      	orrs	r3, r2
 80087ba:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80087bc:	4b0b      	ldr	r3, [pc, #44]	@ (80087ec <HAL_RCC_ClockConfig+0x240>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f003 030f 	and.w	r3, r3, #15
 80087c4:	683a      	ldr	r2, [r7, #0]
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d214      	bcs.n	80087f4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087ca:	4b08      	ldr	r3, [pc, #32]	@ (80087ec <HAL_RCC_ClockConfig+0x240>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f023 020f 	bic.w	r2, r3, #15
 80087d2:	4906      	ldr	r1, [pc, #24]	@ (80087ec <HAL_RCC_ClockConfig+0x240>)
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087da:	4b04      	ldr	r3, [pc, #16]	@ (80087ec <HAL_RCC_ClockConfig+0x240>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 030f 	and.w	r3, r3, #15
 80087e2:	683a      	ldr	r2, [r7, #0]
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d005      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80087e8:	2301      	movs	r3, #1
 80087ea:	e086      	b.n	80088fa <HAL_RCC_ClockConfig+0x34e>
 80087ec:	52002000 	.word	0x52002000
 80087f0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f003 0304 	and.w	r3, r3, #4
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d010      	beq.n	8008822 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	691a      	ldr	r2, [r3, #16]
 8008804:	4b3f      	ldr	r3, [pc, #252]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 8008806:	699b      	ldr	r3, [r3, #24]
 8008808:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800880c:	429a      	cmp	r2, r3
 800880e:	d208      	bcs.n	8008822 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008810:	4b3c      	ldr	r3, [pc, #240]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 8008812:	699b      	ldr	r3, [r3, #24]
 8008814:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	4939      	ldr	r1, [pc, #228]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 800881e:	4313      	orrs	r3, r2
 8008820:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f003 0308 	and.w	r3, r3, #8
 800882a:	2b00      	cmp	r3, #0
 800882c:	d010      	beq.n	8008850 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	695a      	ldr	r2, [r3, #20]
 8008832:	4b34      	ldr	r3, [pc, #208]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 8008834:	69db      	ldr	r3, [r3, #28]
 8008836:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800883a:	429a      	cmp	r2, r3
 800883c:	d208      	bcs.n	8008850 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800883e:	4b31      	ldr	r3, [pc, #196]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 8008840:	69db      	ldr	r3, [r3, #28]
 8008842:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	695b      	ldr	r3, [r3, #20]
 800884a:	492e      	ldr	r1, [pc, #184]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 800884c:	4313      	orrs	r3, r2
 800884e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f003 0310 	and.w	r3, r3, #16
 8008858:	2b00      	cmp	r3, #0
 800885a:	d010      	beq.n	800887e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	699a      	ldr	r2, [r3, #24]
 8008860:	4b28      	ldr	r3, [pc, #160]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 8008862:	69db      	ldr	r3, [r3, #28]
 8008864:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008868:	429a      	cmp	r2, r3
 800886a:	d208      	bcs.n	800887e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800886c:	4b25      	ldr	r3, [pc, #148]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 800886e:	69db      	ldr	r3, [r3, #28]
 8008870:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	699b      	ldr	r3, [r3, #24]
 8008878:	4922      	ldr	r1, [pc, #136]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 800887a:	4313      	orrs	r3, r2
 800887c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f003 0320 	and.w	r3, r3, #32
 8008886:	2b00      	cmp	r3, #0
 8008888:	d010      	beq.n	80088ac <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	69da      	ldr	r2, [r3, #28]
 800888e:	4b1d      	ldr	r3, [pc, #116]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008896:	429a      	cmp	r2, r3
 8008898:	d208      	bcs.n	80088ac <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800889a:	4b1a      	ldr	r3, [pc, #104]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 800889c:	6a1b      	ldr	r3, [r3, #32]
 800889e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	69db      	ldr	r3, [r3, #28]
 80088a6:	4917      	ldr	r1, [pc, #92]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 80088a8:	4313      	orrs	r3, r2
 80088aa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80088ac:	f000 f834 	bl	8008918 <HAL_RCC_GetSysClockFreq>
 80088b0:	4602      	mov	r2, r0
 80088b2:	4b14      	ldr	r3, [pc, #80]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 80088b4:	699b      	ldr	r3, [r3, #24]
 80088b6:	0a1b      	lsrs	r3, r3, #8
 80088b8:	f003 030f 	and.w	r3, r3, #15
 80088bc:	4912      	ldr	r1, [pc, #72]	@ (8008908 <HAL_RCC_ClockConfig+0x35c>)
 80088be:	5ccb      	ldrb	r3, [r1, r3]
 80088c0:	f003 031f 	and.w	r3, r3, #31
 80088c4:	fa22 f303 	lsr.w	r3, r2, r3
 80088c8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80088ca:	4b0e      	ldr	r3, [pc, #56]	@ (8008904 <HAL_RCC_ClockConfig+0x358>)
 80088cc:	699b      	ldr	r3, [r3, #24]
 80088ce:	f003 030f 	and.w	r3, r3, #15
 80088d2:	4a0d      	ldr	r2, [pc, #52]	@ (8008908 <HAL_RCC_ClockConfig+0x35c>)
 80088d4:	5cd3      	ldrb	r3, [r2, r3]
 80088d6:	f003 031f 	and.w	r3, r3, #31
 80088da:	693a      	ldr	r2, [r7, #16]
 80088dc:	fa22 f303 	lsr.w	r3, r2, r3
 80088e0:	4a0a      	ldr	r2, [pc, #40]	@ (800890c <HAL_RCC_ClockConfig+0x360>)
 80088e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80088e4:	4a0a      	ldr	r2, [pc, #40]	@ (8008910 <HAL_RCC_ClockConfig+0x364>)
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80088ea:	4b0a      	ldr	r3, [pc, #40]	@ (8008914 <HAL_RCC_ClockConfig+0x368>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4618      	mov	r0, r3
 80088f0:	f7f9 f996 	bl	8001c20 <HAL_InitTick>
 80088f4:	4603      	mov	r3, r0
 80088f6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80088f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3718      	adds	r7, #24
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	58024400 	.word	0x58024400
 8008908:	08012044 	.word	0x08012044
 800890c:	2400005c 	.word	0x2400005c
 8008910:	24000058 	.word	0x24000058
 8008914:	24000060 	.word	0x24000060

08008918 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008918:	b480      	push	{r7}
 800891a:	b089      	sub	sp, #36	@ 0x24
 800891c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800891e:	4bb3      	ldr	r3, [pc, #716]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008920:	691b      	ldr	r3, [r3, #16]
 8008922:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008926:	2b18      	cmp	r3, #24
 8008928:	f200 8155 	bhi.w	8008bd6 <HAL_RCC_GetSysClockFreq+0x2be>
 800892c:	a201      	add	r2, pc, #4	@ (adr r2, 8008934 <HAL_RCC_GetSysClockFreq+0x1c>)
 800892e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008932:	bf00      	nop
 8008934:	08008999 	.word	0x08008999
 8008938:	08008bd7 	.word	0x08008bd7
 800893c:	08008bd7 	.word	0x08008bd7
 8008940:	08008bd7 	.word	0x08008bd7
 8008944:	08008bd7 	.word	0x08008bd7
 8008948:	08008bd7 	.word	0x08008bd7
 800894c:	08008bd7 	.word	0x08008bd7
 8008950:	08008bd7 	.word	0x08008bd7
 8008954:	080089bf 	.word	0x080089bf
 8008958:	08008bd7 	.word	0x08008bd7
 800895c:	08008bd7 	.word	0x08008bd7
 8008960:	08008bd7 	.word	0x08008bd7
 8008964:	08008bd7 	.word	0x08008bd7
 8008968:	08008bd7 	.word	0x08008bd7
 800896c:	08008bd7 	.word	0x08008bd7
 8008970:	08008bd7 	.word	0x08008bd7
 8008974:	080089c5 	.word	0x080089c5
 8008978:	08008bd7 	.word	0x08008bd7
 800897c:	08008bd7 	.word	0x08008bd7
 8008980:	08008bd7 	.word	0x08008bd7
 8008984:	08008bd7 	.word	0x08008bd7
 8008988:	08008bd7 	.word	0x08008bd7
 800898c:	08008bd7 	.word	0x08008bd7
 8008990:	08008bd7 	.word	0x08008bd7
 8008994:	080089cb 	.word	0x080089cb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008998:	4b94      	ldr	r3, [pc, #592]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f003 0320 	and.w	r3, r3, #32
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d009      	beq.n	80089b8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089a4:	4b91      	ldr	r3, [pc, #580]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	08db      	lsrs	r3, r3, #3
 80089aa:	f003 0303 	and.w	r3, r3, #3
 80089ae:	4a90      	ldr	r2, [pc, #576]	@ (8008bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80089b0:	fa22 f303 	lsr.w	r3, r2, r3
 80089b4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80089b6:	e111      	b.n	8008bdc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80089b8:	4b8d      	ldr	r3, [pc, #564]	@ (8008bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80089ba:	61bb      	str	r3, [r7, #24]
      break;
 80089bc:	e10e      	b.n	8008bdc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80089be:	4b8d      	ldr	r3, [pc, #564]	@ (8008bf4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80089c0:	61bb      	str	r3, [r7, #24]
      break;
 80089c2:	e10b      	b.n	8008bdc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80089c4:	4b8c      	ldr	r3, [pc, #560]	@ (8008bf8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80089c6:	61bb      	str	r3, [r7, #24]
      break;
 80089c8:	e108      	b.n	8008bdc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80089ca:	4b88      	ldr	r3, [pc, #544]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089ce:	f003 0303 	and.w	r3, r3, #3
 80089d2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80089d4:	4b85      	ldr	r3, [pc, #532]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089d8:	091b      	lsrs	r3, r3, #4
 80089da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089de:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80089e0:	4b82      	ldr	r3, [pc, #520]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e4:	f003 0301 	and.w	r3, r3, #1
 80089e8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80089ea:	4b80      	ldr	r3, [pc, #512]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089ee:	08db      	lsrs	r3, r3, #3
 80089f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80089f4:	68fa      	ldr	r2, [r7, #12]
 80089f6:	fb02 f303 	mul.w	r3, r2, r3
 80089fa:	ee07 3a90 	vmov	s15, r3
 80089fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a02:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	f000 80e1 	beq.w	8008bd0 <HAL_RCC_GetSysClockFreq+0x2b8>
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2b02      	cmp	r3, #2
 8008a12:	f000 8083 	beq.w	8008b1c <HAL_RCC_GetSysClockFreq+0x204>
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	f200 80a1 	bhi.w	8008b60 <HAL_RCC_GetSysClockFreq+0x248>
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d003      	beq.n	8008a2c <HAL_RCC_GetSysClockFreq+0x114>
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d056      	beq.n	8008ad8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008a2a:	e099      	b.n	8008b60 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a2c:	4b6f      	ldr	r3, [pc, #444]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 0320 	and.w	r3, r3, #32
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d02d      	beq.n	8008a94 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a38:	4b6c      	ldr	r3, [pc, #432]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	08db      	lsrs	r3, r3, #3
 8008a3e:	f003 0303 	and.w	r3, r3, #3
 8008a42:	4a6b      	ldr	r2, [pc, #428]	@ (8008bf0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008a44:	fa22 f303 	lsr.w	r3, r2, r3
 8008a48:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	ee07 3a90 	vmov	s15, r3
 8008a50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	ee07 3a90 	vmov	s15, r3
 8008a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a62:	4b62      	ldr	r3, [pc, #392]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a6a:	ee07 3a90 	vmov	s15, r3
 8008a6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a72:	ed97 6a02 	vldr	s12, [r7, #8]
 8008a76:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008a7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a8e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008a92:	e087      	b.n	8008ba4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	ee07 3a90 	vmov	s15, r3
 8008a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a9e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008c00 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008aa6:	4b51      	ldr	r3, [pc, #324]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008aae:	ee07 3a90 	vmov	s15, r3
 8008ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ab6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008aba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008abe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ad2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008ad6:	e065      	b.n	8008ba4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	ee07 3a90 	vmov	s15, r3
 8008ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ae2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008c04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008ae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008aea:	4b40      	ldr	r3, [pc, #256]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008af2:	ee07 3a90 	vmov	s15, r3
 8008af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008afa:	ed97 6a02 	vldr	s12, [r7, #8]
 8008afe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b1a:	e043      	b.n	8008ba4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	ee07 3a90 	vmov	s15, r3
 8008b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b26:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008c08 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b2e:	4b2f      	ldr	r3, [pc, #188]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b36:	ee07 3a90 	vmov	s15, r3
 8008b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008b42:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b5e:	e021      	b.n	8008ba4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	ee07 3a90 	vmov	s15, r3
 8008b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b6a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008c04 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b72:	4b1e      	ldr	r3, [pc, #120]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b7a:	ee07 3a90 	vmov	s15, r3
 8008b7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b82:	ed97 6a02 	vldr	s12, [r7, #8]
 8008b86:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008bfc <HAL_RCC_GetSysClockFreq+0x2e4>
 8008b8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008ba2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008ba4:	4b11      	ldr	r3, [pc, #68]	@ (8008bec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ba8:	0a5b      	lsrs	r3, r3, #9
 8008baa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bae:	3301      	adds	r3, #1
 8008bb0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	ee07 3a90 	vmov	s15, r3
 8008bb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008bbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bc8:	ee17 3a90 	vmov	r3, s15
 8008bcc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008bce:	e005      	b.n	8008bdc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	61bb      	str	r3, [r7, #24]
      break;
 8008bd4:	e002      	b.n	8008bdc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008bd6:	4b07      	ldr	r3, [pc, #28]	@ (8008bf4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008bd8:	61bb      	str	r3, [r7, #24]
      break;
 8008bda:	bf00      	nop
  }

  return sysclockfreq;
 8008bdc:	69bb      	ldr	r3, [r7, #24]
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3724      	adds	r7, #36	@ 0x24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	58024400 	.word	0x58024400
 8008bf0:	03d09000 	.word	0x03d09000
 8008bf4:	003d0900 	.word	0x003d0900
 8008bf8:	017d7840 	.word	0x017d7840
 8008bfc:	46000000 	.word	0x46000000
 8008c00:	4c742400 	.word	0x4c742400
 8008c04:	4a742400 	.word	0x4a742400
 8008c08:	4bbebc20 	.word	0x4bbebc20

08008c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008c12:	f7ff fe81 	bl	8008918 <HAL_RCC_GetSysClockFreq>
 8008c16:	4602      	mov	r2, r0
 8008c18:	4b10      	ldr	r3, [pc, #64]	@ (8008c5c <HAL_RCC_GetHCLKFreq+0x50>)
 8008c1a:	699b      	ldr	r3, [r3, #24]
 8008c1c:	0a1b      	lsrs	r3, r3, #8
 8008c1e:	f003 030f 	and.w	r3, r3, #15
 8008c22:	490f      	ldr	r1, [pc, #60]	@ (8008c60 <HAL_RCC_GetHCLKFreq+0x54>)
 8008c24:	5ccb      	ldrb	r3, [r1, r3]
 8008c26:	f003 031f 	and.w	r3, r3, #31
 8008c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8008c2e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008c30:	4b0a      	ldr	r3, [pc, #40]	@ (8008c5c <HAL_RCC_GetHCLKFreq+0x50>)
 8008c32:	699b      	ldr	r3, [r3, #24]
 8008c34:	f003 030f 	and.w	r3, r3, #15
 8008c38:	4a09      	ldr	r2, [pc, #36]	@ (8008c60 <HAL_RCC_GetHCLKFreq+0x54>)
 8008c3a:	5cd3      	ldrb	r3, [r2, r3]
 8008c3c:	f003 031f 	and.w	r3, r3, #31
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	fa22 f303 	lsr.w	r3, r2, r3
 8008c46:	4a07      	ldr	r2, [pc, #28]	@ (8008c64 <HAL_RCC_GetHCLKFreq+0x58>)
 8008c48:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008c4a:	4a07      	ldr	r2, [pc, #28]	@ (8008c68 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008c50:	4b04      	ldr	r3, [pc, #16]	@ (8008c64 <HAL_RCC_GetHCLKFreq+0x58>)
 8008c52:	681b      	ldr	r3, [r3, #0]
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3708      	adds	r7, #8
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}
 8008c5c:	58024400 	.word	0x58024400
 8008c60:	08012044 	.word	0x08012044
 8008c64:	2400005c 	.word	0x2400005c
 8008c68:	24000058 	.word	0x24000058

08008c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008c70:	f7ff ffcc 	bl	8008c0c <HAL_RCC_GetHCLKFreq>
 8008c74:	4602      	mov	r2, r0
 8008c76:	4b06      	ldr	r3, [pc, #24]	@ (8008c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008c78:	69db      	ldr	r3, [r3, #28]
 8008c7a:	091b      	lsrs	r3, r3, #4
 8008c7c:	f003 0307 	and.w	r3, r3, #7
 8008c80:	4904      	ldr	r1, [pc, #16]	@ (8008c94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008c82:	5ccb      	ldrb	r3, [r1, r3]
 8008c84:	f003 031f 	and.w	r3, r3, #31
 8008c88:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	58024400 	.word	0x58024400
 8008c94:	08012044 	.word	0x08012044

08008c98 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c9c:	b0ca      	sub	sp, #296	@ 0x128
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008caa:	2300      	movs	r3, #0
 8008cac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008cbc:	2500      	movs	r5, #0
 8008cbe:	ea54 0305 	orrs.w	r3, r4, r5
 8008cc2:	d049      	beq.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008cca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008cce:	d02f      	beq.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008cd0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008cd4:	d828      	bhi.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008cd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008cda:	d01a      	beq.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008cdc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008ce0:	d822      	bhi.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d003      	beq.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008ce6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cea:	d007      	beq.n	8008cfc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008cec:	e01c      	b.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008cee:	4bb8      	ldr	r3, [pc, #736]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf2:	4ab7      	ldr	r2, [pc, #732]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008cf8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008cfa:	e01a      	b.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d00:	3308      	adds	r3, #8
 8008d02:	2102      	movs	r1, #2
 8008d04:	4618      	mov	r0, r3
 8008d06:	f002 fb61 	bl	800b3cc <RCCEx_PLL2_Config>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008d10:	e00f      	b.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d16:	3328      	adds	r3, #40	@ 0x28
 8008d18:	2102      	movs	r1, #2
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f002 fc08 	bl	800b530 <RCCEx_PLL3_Config>
 8008d20:	4603      	mov	r3, r0
 8008d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008d26:	e004      	b.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d2e:	e000      	b.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d10a      	bne.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008d3a:	4ba5      	ldr	r3, [pc, #660]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d3e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d48:	4aa1      	ldr	r2, [pc, #644]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d4a:	430b      	orrs	r3, r1
 8008d4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8008d4e:	e003      	b.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d60:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008d64:	f04f 0900 	mov.w	r9, #0
 8008d68:	ea58 0309 	orrs.w	r3, r8, r9
 8008d6c:	d047      	beq.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d74:	2b04      	cmp	r3, #4
 8008d76:	d82a      	bhi.n	8008dce <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008d78:	a201      	add	r2, pc, #4	@ (adr r2, 8008d80 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d7e:	bf00      	nop
 8008d80:	08008d95 	.word	0x08008d95
 8008d84:	08008da3 	.word	0x08008da3
 8008d88:	08008db9 	.word	0x08008db9
 8008d8c:	08008dd7 	.word	0x08008dd7
 8008d90:	08008dd7 	.word	0x08008dd7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d94:	4b8e      	ldr	r3, [pc, #568]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d98:	4a8d      	ldr	r2, [pc, #564]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008da0:	e01a      	b.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008da6:	3308      	adds	r3, #8
 8008da8:	2100      	movs	r1, #0
 8008daa:	4618      	mov	r0, r3
 8008dac:	f002 fb0e 	bl	800b3cc <RCCEx_PLL2_Config>
 8008db0:	4603      	mov	r3, r0
 8008db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008db6:	e00f      	b.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dbc:	3328      	adds	r3, #40	@ 0x28
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f002 fbb5 	bl	800b530 <RCCEx_PLL3_Config>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008dcc:	e004      	b.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008dce:	2301      	movs	r3, #1
 8008dd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008dd4:	e000      	b.n	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008dd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d10a      	bne.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008de0:	4b7b      	ldr	r3, [pc, #492]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008de4:	f023 0107 	bic.w	r1, r3, #7
 8008de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dee:	4a78      	ldr	r2, [pc, #480]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008df0:	430b      	orrs	r3, r1
 8008df2:	6513      	str	r3, [r2, #80]	@ 0x50
 8008df4:	e003      	b.n	8008dfe <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008dfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e06:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008e0a:	f04f 0b00 	mov.w	fp, #0
 8008e0e:	ea5a 030b 	orrs.w	r3, sl, fp
 8008e12:	d04c      	beq.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e1e:	d030      	beq.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008e20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e24:	d829      	bhi.n	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008e26:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e28:	d02d      	beq.n	8008e86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008e2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e2c:	d825      	bhi.n	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008e2e:	2b80      	cmp	r3, #128	@ 0x80
 8008e30:	d018      	beq.n	8008e64 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008e32:	2b80      	cmp	r3, #128	@ 0x80
 8008e34:	d821      	bhi.n	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d002      	beq.n	8008e40 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008e3a:	2b40      	cmp	r3, #64	@ 0x40
 8008e3c:	d007      	beq.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008e3e:	e01c      	b.n	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e40:	4b63      	ldr	r3, [pc, #396]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e44:	4a62      	ldr	r2, [pc, #392]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008e4c:	e01c      	b.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e52:	3308      	adds	r3, #8
 8008e54:	2100      	movs	r1, #0
 8008e56:	4618      	mov	r0, r3
 8008e58:	f002 fab8 	bl	800b3cc <RCCEx_PLL2_Config>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008e62:	e011      	b.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e68:	3328      	adds	r3, #40	@ 0x28
 8008e6a:	2100      	movs	r1, #0
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f002 fb5f 	bl	800b530 <RCCEx_PLL3_Config>
 8008e72:	4603      	mov	r3, r0
 8008e74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008e78:	e006      	b.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e80:	e002      	b.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008e82:	bf00      	nop
 8008e84:	e000      	b.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008e86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d10a      	bne.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008e90:	4b4f      	ldr	r3, [pc, #316]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e94:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e9e:	4a4c      	ldr	r2, [pc, #304]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ea0:	430b      	orrs	r3, r1
 8008ea2:	6513      	str	r3, [r2, #80]	@ 0x50
 8008ea4:	e003      	b.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008eaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008eba:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008ec4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008ec8:	460b      	mov	r3, r1
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	d053      	beq.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ed2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008ed6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008eda:	d035      	beq.n	8008f48 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008edc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ee0:	d82e      	bhi.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008ee2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008ee6:	d031      	beq.n	8008f4c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008ee8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008eec:	d828      	bhi.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008eee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ef2:	d01a      	beq.n	8008f2a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008ef4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ef8:	d822      	bhi.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d003      	beq.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008efe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f02:	d007      	beq.n	8008f14 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008f04:	e01c      	b.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f06:	4b32      	ldr	r3, [pc, #200]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f0a:	4a31      	ldr	r2, [pc, #196]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f12:	e01c      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f18:	3308      	adds	r3, #8
 8008f1a:	2100      	movs	r1, #0
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f002 fa55 	bl	800b3cc <RCCEx_PLL2_Config>
 8008f22:	4603      	mov	r3, r0
 8008f24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008f28:	e011      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f2e:	3328      	adds	r3, #40	@ 0x28
 8008f30:	2100      	movs	r1, #0
 8008f32:	4618      	mov	r0, r3
 8008f34:	f002 fafc 	bl	800b530 <RCCEx_PLL3_Config>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f3e:	e006      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f46:	e002      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008f48:	bf00      	nop
 8008f4a:	e000      	b.n	8008f4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d10b      	bne.n	8008f6e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008f56:	4b1e      	ldr	r3, [pc, #120]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f5a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f62:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008f66:	4a1a      	ldr	r2, [pc, #104]	@ (8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f68:	430b      	orrs	r3, r1
 8008f6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8008f6c:	e003      	b.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008f82:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008f86:	2300      	movs	r3, #0
 8008f88:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008f8c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008f90:	460b      	mov	r3, r1
 8008f92:	4313      	orrs	r3, r2
 8008f94:	d056      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f9a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008f9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008fa2:	d038      	beq.n	8009016 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008fa4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008fa8:	d831      	bhi.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008faa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008fae:	d034      	beq.n	800901a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008fb0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008fb4:	d82b      	bhi.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008fb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008fba:	d01d      	beq.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008fbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008fc0:	d825      	bhi.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d006      	beq.n	8008fd4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008fc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008fca:	d00a      	beq.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008fcc:	e01f      	b.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008fce:	bf00      	nop
 8008fd0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fd4:	4ba2      	ldr	r3, [pc, #648]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd8:	4aa1      	ldr	r2, [pc, #644]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008fda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008fde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008fe0:	e01c      	b.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fe6:	3308      	adds	r3, #8
 8008fe8:	2100      	movs	r1, #0
 8008fea:	4618      	mov	r0, r3
 8008fec:	f002 f9ee 	bl	800b3cc <RCCEx_PLL2_Config>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008ff6:	e011      	b.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ffc:	3328      	adds	r3, #40	@ 0x28
 8008ffe:	2100      	movs	r1, #0
 8009000:	4618      	mov	r0, r3
 8009002:	f002 fa95 	bl	800b530 <RCCEx_PLL3_Config>
 8009006:	4603      	mov	r3, r0
 8009008:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800900c:	e006      	b.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009014:	e002      	b.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009016:	bf00      	nop
 8009018:	e000      	b.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800901a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800901c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10b      	bne.n	800903c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009024:	4b8e      	ldr	r3, [pc, #568]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009028:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800902c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009030:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009034:	4a8a      	ldr	r2, [pc, #552]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009036:	430b      	orrs	r3, r1
 8009038:	6593      	str	r3, [r2, #88]	@ 0x58
 800903a:	e003      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800903c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009040:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800904c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009050:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009054:	2300      	movs	r3, #0
 8009056:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800905a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800905e:	460b      	mov	r3, r1
 8009060:	4313      	orrs	r3, r2
 8009062:	d03a      	beq.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800906a:	2b30      	cmp	r3, #48	@ 0x30
 800906c:	d01f      	beq.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x416>
 800906e:	2b30      	cmp	r3, #48	@ 0x30
 8009070:	d819      	bhi.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009072:	2b20      	cmp	r3, #32
 8009074:	d00c      	beq.n	8009090 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009076:	2b20      	cmp	r3, #32
 8009078:	d815      	bhi.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800907a:	2b00      	cmp	r3, #0
 800907c:	d019      	beq.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800907e:	2b10      	cmp	r3, #16
 8009080:	d111      	bne.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009082:	4b77      	ldr	r3, [pc, #476]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009086:	4a76      	ldr	r2, [pc, #472]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009088:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800908c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800908e:	e011      	b.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009094:	3308      	adds	r3, #8
 8009096:	2102      	movs	r1, #2
 8009098:	4618      	mov	r0, r3
 800909a:	f002 f997 	bl	800b3cc <RCCEx_PLL2_Config>
 800909e:	4603      	mov	r3, r0
 80090a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80090a4:	e006      	b.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80090a6:	2301      	movs	r3, #1
 80090a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090ac:	e002      	b.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80090ae:	bf00      	nop
 80090b0:	e000      	b.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80090b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d10a      	bne.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80090bc:	4b68      	ldr	r3, [pc, #416]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80090be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090c0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80090c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090ca:	4a65      	ldr	r2, [pc, #404]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80090cc:	430b      	orrs	r3, r1
 80090ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80090d0:	e003      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80090da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80090e6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80090ea:	2300      	movs	r3, #0
 80090ec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80090f0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80090f4:	460b      	mov	r3, r1
 80090f6:	4313      	orrs	r3, r2
 80090f8:	d051      	beq.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80090fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009100:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009104:	d035      	beq.n	8009172 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009106:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800910a:	d82e      	bhi.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800910c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009110:	d031      	beq.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009112:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009116:	d828      	bhi.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009118:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800911c:	d01a      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800911e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009122:	d822      	bhi.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009124:	2b00      	cmp	r3, #0
 8009126:	d003      	beq.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800912c:	d007      	beq.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800912e:	e01c      	b.n	800916a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009130:	4b4b      	ldr	r3, [pc, #300]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009134:	4a4a      	ldr	r2, [pc, #296]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009136:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800913a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800913c:	e01c      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800913e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009142:	3308      	adds	r3, #8
 8009144:	2100      	movs	r1, #0
 8009146:	4618      	mov	r0, r3
 8009148:	f002 f940 	bl	800b3cc <RCCEx_PLL2_Config>
 800914c:	4603      	mov	r3, r0
 800914e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009152:	e011      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009158:	3328      	adds	r3, #40	@ 0x28
 800915a:	2100      	movs	r1, #0
 800915c:	4618      	mov	r0, r3
 800915e:	f002 f9e7 	bl	800b530 <RCCEx_PLL3_Config>
 8009162:	4603      	mov	r3, r0
 8009164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009168:	e006      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009170:	e002      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009172:	bf00      	nop
 8009174:	e000      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800917c:	2b00      	cmp	r3, #0
 800917e:	d10a      	bne.n	8009196 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009180:	4b37      	ldr	r3, [pc, #220]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009184:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800918c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800918e:	4a34      	ldr	r2, [pc, #208]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009190:	430b      	orrs	r3, r1
 8009192:	6513      	str	r3, [r2, #80]	@ 0x50
 8009194:	e003      	b.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800919a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800919e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80091aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80091ae:	2300      	movs	r3, #0
 80091b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80091b4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80091b8:	460b      	mov	r3, r1
 80091ba:	4313      	orrs	r3, r2
 80091bc:	d056      	beq.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80091be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80091c8:	d033      	beq.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80091ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80091ce:	d82c      	bhi.n	800922a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80091d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80091d4:	d02f      	beq.n	8009236 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80091d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80091da:	d826      	bhi.n	800922a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80091dc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80091e0:	d02b      	beq.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80091e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80091e6:	d820      	bhi.n	800922a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80091e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091ec:	d012      	beq.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80091ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091f2:	d81a      	bhi.n	800922a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d022      	beq.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80091f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091fc:	d115      	bne.n	800922a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80091fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009202:	3308      	adds	r3, #8
 8009204:	2101      	movs	r1, #1
 8009206:	4618      	mov	r0, r3
 8009208:	f002 f8e0 	bl	800b3cc <RCCEx_PLL2_Config>
 800920c:	4603      	mov	r3, r0
 800920e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009212:	e015      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009218:	3328      	adds	r3, #40	@ 0x28
 800921a:	2101      	movs	r1, #1
 800921c:	4618      	mov	r0, r3
 800921e:	f002 f987 	bl	800b530 <RCCEx_PLL3_Config>
 8009222:	4603      	mov	r3, r0
 8009224:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009228:	e00a      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800922a:	2301      	movs	r3, #1
 800922c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009230:	e006      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009232:	bf00      	nop
 8009234:	e004      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009236:	bf00      	nop
 8009238:	e002      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800923a:	bf00      	nop
 800923c:	e000      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800923e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009240:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009244:	2b00      	cmp	r3, #0
 8009246:	d10d      	bne.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009248:	4b05      	ldr	r3, [pc, #20]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800924a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800924c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009254:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009256:	4a02      	ldr	r2, [pc, #8]	@ (8009260 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009258:	430b      	orrs	r3, r1
 800925a:	6513      	str	r3, [r2, #80]	@ 0x50
 800925c:	e006      	b.n	800926c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800925e:	bf00      	nop
 8009260:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009264:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800926c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009274:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009278:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800927c:	2300      	movs	r3, #0
 800927e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009282:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009286:	460b      	mov	r3, r1
 8009288:	4313      	orrs	r3, r2
 800928a:	d055      	beq.n	8009338 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800928c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009290:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009294:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009298:	d033      	beq.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800929a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800929e:	d82c      	bhi.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x662>
 80092a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092a4:	d02f      	beq.n	8009306 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80092a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092aa:	d826      	bhi.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x662>
 80092ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80092b0:	d02b      	beq.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x672>
 80092b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80092b6:	d820      	bhi.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x662>
 80092b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092bc:	d012      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80092be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092c2:	d81a      	bhi.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x662>
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d022      	beq.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x676>
 80092c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092cc:	d115      	bne.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80092ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092d2:	3308      	adds	r3, #8
 80092d4:	2101      	movs	r1, #1
 80092d6:	4618      	mov	r0, r3
 80092d8:	f002 f878 	bl	800b3cc <RCCEx_PLL2_Config>
 80092dc:	4603      	mov	r3, r0
 80092de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80092e2:	e015      	b.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80092e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092e8:	3328      	adds	r3, #40	@ 0x28
 80092ea:	2101      	movs	r1, #1
 80092ec:	4618      	mov	r0, r3
 80092ee:	f002 f91f 	bl	800b530 <RCCEx_PLL3_Config>
 80092f2:	4603      	mov	r3, r0
 80092f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80092f8:	e00a      	b.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80092fa:	2301      	movs	r3, #1
 80092fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009300:	e006      	b.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009302:	bf00      	nop
 8009304:	e004      	b.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009306:	bf00      	nop
 8009308:	e002      	b.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800930a:	bf00      	nop
 800930c:	e000      	b.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800930e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009310:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009314:	2b00      	cmp	r3, #0
 8009316:	d10b      	bne.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009318:	4ba3      	ldr	r3, [pc, #652]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800931a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800931c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009324:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009328:	4a9f      	ldr	r2, [pc, #636]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800932a:	430b      	orrs	r3, r1
 800932c:	6593      	str	r3, [r2, #88]	@ 0x58
 800932e:	e003      	b.n	8009338 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009330:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009334:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800933c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009340:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009344:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009348:	2300      	movs	r3, #0
 800934a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800934e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009352:	460b      	mov	r3, r1
 8009354:	4313      	orrs	r3, r2
 8009356:	d037      	beq.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800935c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800935e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009362:	d00e      	beq.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009364:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009368:	d816      	bhi.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800936a:	2b00      	cmp	r3, #0
 800936c:	d018      	beq.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800936e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009372:	d111      	bne.n	8009398 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009374:	4b8c      	ldr	r3, [pc, #560]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009378:	4a8b      	ldr	r2, [pc, #556]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800937a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800937e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009380:	e00f      	b.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009386:	3308      	adds	r3, #8
 8009388:	2101      	movs	r1, #1
 800938a:	4618      	mov	r0, r3
 800938c:	f002 f81e 	bl	800b3cc <RCCEx_PLL2_Config>
 8009390:	4603      	mov	r3, r0
 8009392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009396:	e004      	b.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800939e:	e000      	b.n	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80093a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d10a      	bne.n	80093c0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80093aa:	4b7f      	ldr	r3, [pc, #508]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093ae:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80093b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093b8:	4a7b      	ldr	r2, [pc, #492]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093ba:	430b      	orrs	r3, r1
 80093bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80093be:	e003      	b.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80093c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80093d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80093d8:	2300      	movs	r3, #0
 80093da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80093de:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80093e2:	460b      	mov	r3, r1
 80093e4:	4313      	orrs	r3, r2
 80093e6:	d039      	beq.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80093e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093ee:	2b03      	cmp	r3, #3
 80093f0:	d81c      	bhi.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x794>
 80093f2:	a201      	add	r2, pc, #4	@ (adr r2, 80093f8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80093f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093f8:	08009435 	.word	0x08009435
 80093fc:	08009409 	.word	0x08009409
 8009400:	08009417 	.word	0x08009417
 8009404:	08009435 	.word	0x08009435
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009408:	4b67      	ldr	r3, [pc, #412]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800940a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800940c:	4a66      	ldr	r2, [pc, #408]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800940e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009412:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009414:	e00f      	b.n	8009436 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800941a:	3308      	adds	r3, #8
 800941c:	2102      	movs	r1, #2
 800941e:	4618      	mov	r0, r3
 8009420:	f001 ffd4 	bl	800b3cc <RCCEx_PLL2_Config>
 8009424:	4603      	mov	r3, r0
 8009426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800942a:	e004      	b.n	8009436 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800942c:	2301      	movs	r3, #1
 800942e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009432:	e000      	b.n	8009436 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009434:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800943a:	2b00      	cmp	r3, #0
 800943c:	d10a      	bne.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800943e:	4b5a      	ldr	r3, [pc, #360]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009442:	f023 0103 	bic.w	r1, r3, #3
 8009446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800944a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800944c:	4a56      	ldr	r2, [pc, #344]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800944e:	430b      	orrs	r3, r1
 8009450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009452:	e003      	b.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009458:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800945c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009464:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009468:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800946c:	2300      	movs	r3, #0
 800946e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009472:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009476:	460b      	mov	r3, r1
 8009478:	4313      	orrs	r3, r2
 800947a:	f000 809f 	beq.w	80095bc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800947e:	4b4b      	ldr	r3, [pc, #300]	@ (80095ac <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a4a      	ldr	r2, [pc, #296]	@ (80095ac <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009484:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009488:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800948a:	f7f8 fc13 	bl	8001cb4 <HAL_GetTick>
 800948e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009492:	e00b      	b.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009494:	f7f8 fc0e 	bl	8001cb4 <HAL_GetTick>
 8009498:	4602      	mov	r2, r0
 800949a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800949e:	1ad3      	subs	r3, r2, r3
 80094a0:	2b64      	cmp	r3, #100	@ 0x64
 80094a2:	d903      	bls.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80094a4:	2303      	movs	r3, #3
 80094a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80094aa:	e005      	b.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80094ac:	4b3f      	ldr	r3, [pc, #252]	@ (80095ac <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d0ed      	beq.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80094b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d179      	bne.n	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80094c0:	4b39      	ldr	r3, [pc, #228]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80094c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80094cc:	4053      	eors	r3, r2
 80094ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d015      	beq.n	8009502 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094d6:	4b34      	ldr	r3, [pc, #208]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094de:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80094e2:	4b31      	ldr	r3, [pc, #196]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094e6:	4a30      	ldr	r2, [pc, #192]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094ec:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80094ee:	4b2e      	ldr	r3, [pc, #184]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094f2:	4a2d      	ldr	r2, [pc, #180]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094f8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80094fa:	4a2b      	ldr	r2, [pc, #172]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009500:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009506:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800950a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800950e:	d118      	bne.n	8009542 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009510:	f7f8 fbd0 	bl	8001cb4 <HAL_GetTick>
 8009514:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009518:	e00d      	b.n	8009536 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800951a:	f7f8 fbcb 	bl	8001cb4 <HAL_GetTick>
 800951e:	4602      	mov	r2, r0
 8009520:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009524:	1ad2      	subs	r2, r2, r3
 8009526:	f241 3388 	movw	r3, #5000	@ 0x1388
 800952a:	429a      	cmp	r2, r3
 800952c:	d903      	bls.n	8009536 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800952e:	2303      	movs	r3, #3
 8009530:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8009534:	e005      	b.n	8009542 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009536:	4b1c      	ldr	r3, [pc, #112]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800953a:	f003 0302 	and.w	r3, r3, #2
 800953e:	2b00      	cmp	r3, #0
 8009540:	d0eb      	beq.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009546:	2b00      	cmp	r3, #0
 8009548:	d129      	bne.n	800959e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800954a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800954e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009556:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800955a:	d10e      	bne.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800955c:	4b12      	ldr	r3, [pc, #72]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009568:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800956c:	091a      	lsrs	r2, r3, #4
 800956e:	4b10      	ldr	r3, [pc, #64]	@ (80095b0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009570:	4013      	ands	r3, r2
 8009572:	4a0d      	ldr	r2, [pc, #52]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009574:	430b      	orrs	r3, r1
 8009576:	6113      	str	r3, [r2, #16]
 8009578:	e005      	b.n	8009586 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800957a:	4b0b      	ldr	r3, [pc, #44]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800957c:	691b      	ldr	r3, [r3, #16]
 800957e:	4a0a      	ldr	r2, [pc, #40]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009580:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009584:	6113      	str	r3, [r2, #16]
 8009586:	4b08      	ldr	r3, [pc, #32]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009588:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800958a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800958e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009592:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009596:	4a04      	ldr	r2, [pc, #16]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009598:	430b      	orrs	r3, r1
 800959a:	6713      	str	r3, [r2, #112]	@ 0x70
 800959c:	e00e      	b.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800959e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80095a6:	e009      	b.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x924>
 80095a8:	58024400 	.word	0x58024400
 80095ac:	58024800 	.word	0x58024800
 80095b0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80095bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c4:	f002 0301 	and.w	r3, r2, #1
 80095c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095cc:	2300      	movs	r3, #0
 80095ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80095d2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80095d6:	460b      	mov	r3, r1
 80095d8:	4313      	orrs	r3, r2
 80095da:	f000 8089 	beq.w	80096f0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80095de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095e4:	2b28      	cmp	r3, #40	@ 0x28
 80095e6:	d86b      	bhi.n	80096c0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80095e8:	a201      	add	r2, pc, #4	@ (adr r2, 80095f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80095ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ee:	bf00      	nop
 80095f0:	080096c9 	.word	0x080096c9
 80095f4:	080096c1 	.word	0x080096c1
 80095f8:	080096c1 	.word	0x080096c1
 80095fc:	080096c1 	.word	0x080096c1
 8009600:	080096c1 	.word	0x080096c1
 8009604:	080096c1 	.word	0x080096c1
 8009608:	080096c1 	.word	0x080096c1
 800960c:	080096c1 	.word	0x080096c1
 8009610:	08009695 	.word	0x08009695
 8009614:	080096c1 	.word	0x080096c1
 8009618:	080096c1 	.word	0x080096c1
 800961c:	080096c1 	.word	0x080096c1
 8009620:	080096c1 	.word	0x080096c1
 8009624:	080096c1 	.word	0x080096c1
 8009628:	080096c1 	.word	0x080096c1
 800962c:	080096c1 	.word	0x080096c1
 8009630:	080096ab 	.word	0x080096ab
 8009634:	080096c1 	.word	0x080096c1
 8009638:	080096c1 	.word	0x080096c1
 800963c:	080096c1 	.word	0x080096c1
 8009640:	080096c1 	.word	0x080096c1
 8009644:	080096c1 	.word	0x080096c1
 8009648:	080096c1 	.word	0x080096c1
 800964c:	080096c1 	.word	0x080096c1
 8009650:	080096c9 	.word	0x080096c9
 8009654:	080096c1 	.word	0x080096c1
 8009658:	080096c1 	.word	0x080096c1
 800965c:	080096c1 	.word	0x080096c1
 8009660:	080096c1 	.word	0x080096c1
 8009664:	080096c1 	.word	0x080096c1
 8009668:	080096c1 	.word	0x080096c1
 800966c:	080096c1 	.word	0x080096c1
 8009670:	080096c9 	.word	0x080096c9
 8009674:	080096c1 	.word	0x080096c1
 8009678:	080096c1 	.word	0x080096c1
 800967c:	080096c1 	.word	0x080096c1
 8009680:	080096c1 	.word	0x080096c1
 8009684:	080096c1 	.word	0x080096c1
 8009688:	080096c1 	.word	0x080096c1
 800968c:	080096c1 	.word	0x080096c1
 8009690:	080096c9 	.word	0x080096c9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009698:	3308      	adds	r3, #8
 800969a:	2101      	movs	r1, #1
 800969c:	4618      	mov	r0, r3
 800969e:	f001 fe95 	bl	800b3cc <RCCEx_PLL2_Config>
 80096a2:	4603      	mov	r3, r0
 80096a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80096a8:	e00f      	b.n	80096ca <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80096aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096ae:	3328      	adds	r3, #40	@ 0x28
 80096b0:	2101      	movs	r1, #1
 80096b2:	4618      	mov	r0, r3
 80096b4:	f001 ff3c 	bl	800b530 <RCCEx_PLL3_Config>
 80096b8:	4603      	mov	r3, r0
 80096ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80096be:	e004      	b.n	80096ca <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096c0:	2301      	movs	r3, #1
 80096c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80096c6:	e000      	b.n	80096ca <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80096c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d10a      	bne.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80096d2:	4bbf      	ldr	r3, [pc, #764]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80096d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096d6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80096da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80096e0:	4abb      	ldr	r2, [pc, #748]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80096e2:	430b      	orrs	r3, r1
 80096e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80096e6:	e003      	b.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80096f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f8:	f002 0302 	and.w	r3, r2, #2
 80096fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009700:	2300      	movs	r3, #0
 8009702:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009706:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800970a:	460b      	mov	r3, r1
 800970c:	4313      	orrs	r3, r2
 800970e:	d041      	beq.n	8009794 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009714:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009716:	2b05      	cmp	r3, #5
 8009718:	d824      	bhi.n	8009764 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800971a:	a201      	add	r2, pc, #4	@ (adr r2, 8009720 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800971c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009720:	0800976d 	.word	0x0800976d
 8009724:	08009739 	.word	0x08009739
 8009728:	0800974f 	.word	0x0800974f
 800972c:	0800976d 	.word	0x0800976d
 8009730:	0800976d 	.word	0x0800976d
 8009734:	0800976d 	.word	0x0800976d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800973c:	3308      	adds	r3, #8
 800973e:	2101      	movs	r1, #1
 8009740:	4618      	mov	r0, r3
 8009742:	f001 fe43 	bl	800b3cc <RCCEx_PLL2_Config>
 8009746:	4603      	mov	r3, r0
 8009748:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800974c:	e00f      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800974e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009752:	3328      	adds	r3, #40	@ 0x28
 8009754:	2101      	movs	r1, #1
 8009756:	4618      	mov	r0, r3
 8009758:	f001 feea 	bl	800b530 <RCCEx_PLL3_Config>
 800975c:	4603      	mov	r3, r0
 800975e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009762:	e004      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009764:	2301      	movs	r3, #1
 8009766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800976a:	e000      	b.n	800976e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800976c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800976e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009772:	2b00      	cmp	r3, #0
 8009774:	d10a      	bne.n	800978c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009776:	4b96      	ldr	r3, [pc, #600]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800977a:	f023 0107 	bic.w	r1, r3, #7
 800977e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009782:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009784:	4a92      	ldr	r2, [pc, #584]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009786:	430b      	orrs	r3, r1
 8009788:	6553      	str	r3, [r2, #84]	@ 0x54
 800978a:	e003      	b.n	8009794 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800978c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009790:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800979c:	f002 0304 	and.w	r3, r2, #4
 80097a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80097a4:	2300      	movs	r3, #0
 80097a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80097aa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80097ae:	460b      	mov	r3, r1
 80097b0:	4313      	orrs	r3, r2
 80097b2:	d044      	beq.n	800983e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80097b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097bc:	2b05      	cmp	r3, #5
 80097be:	d825      	bhi.n	800980c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80097c0:	a201      	add	r2, pc, #4	@ (adr r2, 80097c8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80097c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c6:	bf00      	nop
 80097c8:	08009815 	.word	0x08009815
 80097cc:	080097e1 	.word	0x080097e1
 80097d0:	080097f7 	.word	0x080097f7
 80097d4:	08009815 	.word	0x08009815
 80097d8:	08009815 	.word	0x08009815
 80097dc:	08009815 	.word	0x08009815
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80097e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097e4:	3308      	adds	r3, #8
 80097e6:	2101      	movs	r1, #1
 80097e8:	4618      	mov	r0, r3
 80097ea:	f001 fdef 	bl	800b3cc <RCCEx_PLL2_Config>
 80097ee:	4603      	mov	r3, r0
 80097f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80097f4:	e00f      	b.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097fa:	3328      	adds	r3, #40	@ 0x28
 80097fc:	2101      	movs	r1, #1
 80097fe:	4618      	mov	r0, r3
 8009800:	f001 fe96 	bl	800b530 <RCCEx_PLL3_Config>
 8009804:	4603      	mov	r3, r0
 8009806:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800980a:	e004      	b.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800980c:	2301      	movs	r3, #1
 800980e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009812:	e000      	b.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009814:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009816:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800981a:	2b00      	cmp	r3, #0
 800981c:	d10b      	bne.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800981e:	4b6c      	ldr	r3, [pc, #432]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009822:	f023 0107 	bic.w	r1, r3, #7
 8009826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800982a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800982e:	4a68      	ldr	r2, [pc, #416]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009830:	430b      	orrs	r3, r1
 8009832:	6593      	str	r3, [r2, #88]	@ 0x58
 8009834:	e003      	b.n	800983e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009836:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800983a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800983e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009846:	f002 0320 	and.w	r3, r2, #32
 800984a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800984e:	2300      	movs	r3, #0
 8009850:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009854:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009858:	460b      	mov	r3, r1
 800985a:	4313      	orrs	r3, r2
 800985c:	d055      	beq.n	800990a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800985e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009866:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800986a:	d033      	beq.n	80098d4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800986c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009870:	d82c      	bhi.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009876:	d02f      	beq.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800987c:	d826      	bhi.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800987e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009882:	d02b      	beq.n	80098dc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009884:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009888:	d820      	bhi.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800988a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800988e:	d012      	beq.n	80098b6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009890:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009894:	d81a      	bhi.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009896:	2b00      	cmp	r3, #0
 8009898:	d022      	beq.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800989a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800989e:	d115      	bne.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80098a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098a4:	3308      	adds	r3, #8
 80098a6:	2100      	movs	r1, #0
 80098a8:	4618      	mov	r0, r3
 80098aa:	f001 fd8f 	bl	800b3cc <RCCEx_PLL2_Config>
 80098ae:	4603      	mov	r3, r0
 80098b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80098b4:	e015      	b.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80098b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098ba:	3328      	adds	r3, #40	@ 0x28
 80098bc:	2102      	movs	r1, #2
 80098be:	4618      	mov	r0, r3
 80098c0:	f001 fe36 	bl	800b530 <RCCEx_PLL3_Config>
 80098c4:	4603      	mov	r3, r0
 80098c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80098ca:	e00a      	b.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80098d2:	e006      	b.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80098d4:	bf00      	nop
 80098d6:	e004      	b.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80098d8:	bf00      	nop
 80098da:	e002      	b.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80098dc:	bf00      	nop
 80098de:	e000      	b.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80098e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d10b      	bne.n	8009902 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80098ea:	4b39      	ldr	r3, [pc, #228]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80098ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098ee:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80098f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098fa:	4a35      	ldr	r2, [pc, #212]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80098fc:	430b      	orrs	r3, r1
 80098fe:	6553      	str	r3, [r2, #84]	@ 0x54
 8009900:	e003      	b.n	800990a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009906:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800990a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800990e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009912:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009916:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800991a:	2300      	movs	r3, #0
 800991c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009920:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009924:	460b      	mov	r3, r1
 8009926:	4313      	orrs	r3, r2
 8009928:	d058      	beq.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800992a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800992e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009932:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009936:	d033      	beq.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009938:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800993c:	d82c      	bhi.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800993e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009942:	d02f      	beq.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009948:	d826      	bhi.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800994a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800994e:	d02b      	beq.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009950:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009954:	d820      	bhi.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009956:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800995a:	d012      	beq.n	8009982 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800995c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009960:	d81a      	bhi.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009962:	2b00      	cmp	r3, #0
 8009964:	d022      	beq.n	80099ac <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800996a:	d115      	bne.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800996c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009970:	3308      	adds	r3, #8
 8009972:	2100      	movs	r1, #0
 8009974:	4618      	mov	r0, r3
 8009976:	f001 fd29 	bl	800b3cc <RCCEx_PLL2_Config>
 800997a:	4603      	mov	r3, r0
 800997c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009980:	e015      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009986:	3328      	adds	r3, #40	@ 0x28
 8009988:	2102      	movs	r1, #2
 800998a:	4618      	mov	r0, r3
 800998c:	f001 fdd0 	bl	800b530 <RCCEx_PLL3_Config>
 8009990:	4603      	mov	r3, r0
 8009992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009996:	e00a      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009998:	2301      	movs	r3, #1
 800999a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800999e:	e006      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80099a0:	bf00      	nop
 80099a2:	e004      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80099a4:	bf00      	nop
 80099a6:	e002      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80099a8:	bf00      	nop
 80099aa:	e000      	b.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80099ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d10e      	bne.n	80099d4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80099b6:	4b06      	ldr	r3, [pc, #24]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ba:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80099be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80099c6:	4a02      	ldr	r2, [pc, #8]	@ (80099d0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099c8:	430b      	orrs	r3, r1
 80099ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80099cc:	e006      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80099ce:	bf00      	nop
 80099d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80099dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80099e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80099ec:	2300      	movs	r3, #0
 80099ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80099f2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80099f6:	460b      	mov	r3, r1
 80099f8:	4313      	orrs	r3, r2
 80099fa:	d055      	beq.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80099fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009a04:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009a08:	d033      	beq.n	8009a72 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009a0a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009a0e:	d82c      	bhi.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a14:	d02f      	beq.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009a16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a1a:	d826      	bhi.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009a1c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009a20:	d02b      	beq.n	8009a7a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009a22:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009a26:	d820      	bhi.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009a28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a2c:	d012      	beq.n	8009a54 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009a2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a32:	d81a      	bhi.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d022      	beq.n	8009a7e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009a38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a3c:	d115      	bne.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a42:	3308      	adds	r3, #8
 8009a44:	2100      	movs	r1, #0
 8009a46:	4618      	mov	r0, r3
 8009a48:	f001 fcc0 	bl	800b3cc <RCCEx_PLL2_Config>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009a52:	e015      	b.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a58:	3328      	adds	r3, #40	@ 0x28
 8009a5a:	2102      	movs	r1, #2
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f001 fd67 	bl	800b530 <RCCEx_PLL3_Config>
 8009a62:	4603      	mov	r3, r0
 8009a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009a68:	e00a      	b.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a70:	e006      	b.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a72:	bf00      	nop
 8009a74:	e004      	b.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a76:	bf00      	nop
 8009a78:	e002      	b.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a7a:	bf00      	nop
 8009a7c:	e000      	b.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10b      	bne.n	8009aa0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009a88:	4ba1      	ldr	r3, [pc, #644]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a8c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a94:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009a98:	4a9d      	ldr	r2, [pc, #628]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a9a:	430b      	orrs	r3, r1
 8009a9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a9e:	e003      	b.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009aa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab0:	f002 0308 	and.w	r3, r2, #8
 8009ab4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009ab8:	2300      	movs	r3, #0
 8009aba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009abe:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009ac2:	460b      	mov	r3, r1
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	d01e      	beq.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ad4:	d10c      	bne.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ada:	3328      	adds	r3, #40	@ 0x28
 8009adc:	2102      	movs	r1, #2
 8009ade:	4618      	mov	r0, r3
 8009ae0:	f001 fd26 	bl	800b530 <RCCEx_PLL3_Config>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d002      	beq.n	8009af0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009aea:	2301      	movs	r3, #1
 8009aec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009af0:	4b87      	ldr	r3, [pc, #540]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009af4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009afc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b00:	4a83      	ldr	r2, [pc, #524]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b02:	430b      	orrs	r3, r1
 8009b04:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0e:	f002 0310 	and.w	r3, r2, #16
 8009b12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009b16:	2300      	movs	r3, #0
 8009b18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009b1c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009b20:	460b      	mov	r3, r1
 8009b22:	4313      	orrs	r3, r2
 8009b24:	d01e      	beq.n	8009b64 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009b2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b32:	d10c      	bne.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b38:	3328      	adds	r3, #40	@ 0x28
 8009b3a:	2102      	movs	r1, #2
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f001 fcf7 	bl	800b530 <RCCEx_PLL3_Config>
 8009b42:	4603      	mov	r3, r0
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d002      	beq.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009b4e:	4b70      	ldr	r3, [pc, #448]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009b5e:	4a6c      	ldr	r2, [pc, #432]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b60:	430b      	orrs	r3, r1
 8009b62:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009b70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b74:	2300      	movs	r3, #0
 8009b76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b7a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009b7e:	460b      	mov	r3, r1
 8009b80:	4313      	orrs	r3, r2
 8009b82:	d03e      	beq.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009b8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b90:	d022      	beq.n	8009bd8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009b92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b96:	d81b      	bhi.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d003      	beq.n	8009ba4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009b9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ba0:	d00b      	beq.n	8009bba <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009ba2:	e015      	b.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ba8:	3308      	adds	r3, #8
 8009baa:	2100      	movs	r1, #0
 8009bac:	4618      	mov	r0, r3
 8009bae:	f001 fc0d 	bl	800b3cc <RCCEx_PLL2_Config>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009bb8:	e00f      	b.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bbe:	3328      	adds	r3, #40	@ 0x28
 8009bc0:	2102      	movs	r1, #2
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f001 fcb4 	bl	800b530 <RCCEx_PLL3_Config>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009bce:	e004      	b.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009bd6:	e000      	b.n	8009bda <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009bd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d10b      	bne.n	8009bfa <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009be2:	4b4b      	ldr	r3, [pc, #300]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009bf2:	4a47      	ldr	r2, [pc, #284]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009bf4:	430b      	orrs	r3, r1
 8009bf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8009bf8:	e003      	b.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009c0e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c10:	2300      	movs	r3, #0
 8009c12:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c14:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009c18:	460b      	mov	r3, r1
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	d03b      	beq.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009c2a:	d01f      	beq.n	8009c6c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009c2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009c30:	d818      	bhi.n	8009c64 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009c32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c36:	d003      	beq.n	8009c40 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009c38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009c3c:	d007      	beq.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009c3e:	e011      	b.n	8009c64 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c40:	4b33      	ldr	r3, [pc, #204]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c44:	4a32      	ldr	r2, [pc, #200]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009c4c:	e00f      	b.n	8009c6e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c52:	3328      	adds	r3, #40	@ 0x28
 8009c54:	2101      	movs	r1, #1
 8009c56:	4618      	mov	r0, r3
 8009c58:	f001 fc6a 	bl	800b530 <RCCEx_PLL3_Config>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009c62:	e004      	b.n	8009c6e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c64:	2301      	movs	r3, #1
 8009c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c6a:	e000      	b.n	8009c6e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009c6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d10b      	bne.n	8009c8e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009c76:	4b26      	ldr	r3, [pc, #152]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c7a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c86:	4a22      	ldr	r2, [pc, #136]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c88:	430b      	orrs	r3, r1
 8009c8a:	6553      	str	r3, [r2, #84]	@ 0x54
 8009c8c:	e003      	b.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009ca2:	673b      	str	r3, [r7, #112]	@ 0x70
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	677b      	str	r3, [r7, #116]	@ 0x74
 8009ca8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009cac:	460b      	mov	r3, r1
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	d034      	beq.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d003      	beq.n	8009cc4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cc0:	d007      	beq.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009cc2:	e011      	b.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009cc4:	4b12      	ldr	r3, [pc, #72]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cc8:	4a11      	ldr	r2, [pc, #68]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009cce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009cd0:	e00e      	b.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cd6:	3308      	adds	r3, #8
 8009cd8:	2102      	movs	r1, #2
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f001 fb76 	bl	800b3cc <RCCEx_PLL2_Config>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009ce6:	e003      	b.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009cee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d10d      	bne.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009cf8:	4b05      	ldr	r3, [pc, #20]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cfc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d06:	4a02      	ldr	r2, [pc, #8]	@ (8009d10 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d08:	430b      	orrs	r3, r1
 8009d0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009d0c:	e006      	b.n	8009d1c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009d0e:	bf00      	nop
 8009d10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d24:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009d28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d2e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009d32:	460b      	mov	r3, r1
 8009d34:	4313      	orrs	r3, r2
 8009d36:	d00c      	beq.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d3c:	3328      	adds	r3, #40	@ 0x28
 8009d3e:	2102      	movs	r1, #2
 8009d40:	4618      	mov	r0, r3
 8009d42:	f001 fbf5 	bl	800b530 <RCCEx_PLL3_Config>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d002      	beq.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009d5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d60:	2300      	movs	r3, #0
 8009d62:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d64:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009d68:	460b      	mov	r3, r1
 8009d6a:	4313      	orrs	r3, r2
 8009d6c:	d038      	beq.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d7a:	d018      	beq.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009d7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d80:	d811      	bhi.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009d82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d86:	d014      	beq.n	8009db2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d8c:	d80b      	bhi.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d011      	beq.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8009d92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d96:	d106      	bne.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d98:	4bc3      	ldr	r3, [pc, #780]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d9c:	4ac2      	ldr	r2, [pc, #776]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009da2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009da4:	e008      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009da6:	2301      	movs	r3, #1
 8009da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009dac:	e004      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009dae:	bf00      	nop
 8009db0:	e002      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009db2:	bf00      	nop
 8009db4:	e000      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009db6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009db8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d10b      	bne.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009dc0:	4bb9      	ldr	r3, [pc, #740]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dc4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dd0:	4ab5      	ldr	r2, [pc, #724]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dd2:	430b      	orrs	r3, r1
 8009dd4:	6553      	str	r3, [r2, #84]	@ 0x54
 8009dd6:	e003      	b.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ddc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009dec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009dee:	2300      	movs	r3, #0
 8009df0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009df2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009df6:	460b      	mov	r3, r1
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	d009      	beq.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009dfc:	4baa      	ldr	r3, [pc, #680]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e00:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e0a:	4aa7      	ldr	r2, [pc, #668]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e0c:	430b      	orrs	r3, r1
 8009e0e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e18:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009e1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e1e:	2300      	movs	r3, #0
 8009e20:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e22:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009e26:	460b      	mov	r3, r1
 8009e28:	4313      	orrs	r3, r2
 8009e2a:	d00a      	beq.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009e2c:	4b9e      	ldr	r3, [pc, #632]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e2e:	691b      	ldr	r3, [r3, #16]
 8009e30:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e38:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009e3c:	4a9a      	ldr	r2, [pc, #616]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e3e:	430b      	orrs	r3, r1
 8009e40:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e50:	2300      	movs	r3, #0
 8009e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e54:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009e58:	460b      	mov	r3, r1
 8009e5a:	4313      	orrs	r3, r2
 8009e5c:	d009      	beq.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009e5e:	4b92      	ldr	r3, [pc, #584]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e62:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e6c:	4a8e      	ldr	r2, [pc, #568]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e6e:	430b      	orrs	r3, r1
 8009e70:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009e7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e80:	2300      	movs	r3, #0
 8009e82:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e84:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009e88:	460b      	mov	r3, r1
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	d00e      	beq.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009e8e:	4b86      	ldr	r3, [pc, #536]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e90:	691b      	ldr	r3, [r3, #16]
 8009e92:	4a85      	ldr	r2, [pc, #532]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e94:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009e98:	6113      	str	r3, [r2, #16]
 8009e9a:	4b83      	ldr	r3, [pc, #524]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e9c:	6919      	ldr	r1, [r3, #16]
 8009e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ea2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009ea6:	4a80      	ldr	r2, [pc, #512]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ea8:	430b      	orrs	r3, r1
 8009eaa:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009eba:	2300      	movs	r3, #0
 8009ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ebe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	d009      	beq.n	8009edc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009ec8:	4b77      	ldr	r3, [pc, #476]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ecc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ed6:	4a74      	ldr	r2, [pc, #464]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ed8:	430b      	orrs	r3, r1
 8009eda:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009ee8:	633b      	str	r3, [r7, #48]	@ 0x30
 8009eea:	2300      	movs	r3, #0
 8009eec:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eee:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009ef2:	460b      	mov	r3, r1
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	d00a      	beq.n	8009f0e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009ef8:	4b6b      	ldr	r3, [pc, #428]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009efc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f08:	4a67      	ldr	r2, [pc, #412]	@ (800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f0a:	430b      	orrs	r3, r1
 8009f0c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f16:	2100      	movs	r1, #0
 8009f18:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009f1a:	f003 0301 	and.w	r3, r3, #1
 8009f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f20:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009f24:	460b      	mov	r3, r1
 8009f26:	4313      	orrs	r3, r2
 8009f28:	d011      	beq.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f2e:	3308      	adds	r3, #8
 8009f30:	2100      	movs	r1, #0
 8009f32:	4618      	mov	r0, r3
 8009f34:	f001 fa4a 	bl	800b3cc <RCCEx_PLL2_Config>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009f3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d003      	beq.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f56:	2100      	movs	r1, #0
 8009f58:	6239      	str	r1, [r7, #32]
 8009f5a:	f003 0302 	and.w	r3, r3, #2
 8009f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f60:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009f64:	460b      	mov	r3, r1
 8009f66:	4313      	orrs	r3, r2
 8009f68:	d011      	beq.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f6e:	3308      	adds	r3, #8
 8009f70:	2101      	movs	r1, #1
 8009f72:	4618      	mov	r0, r3
 8009f74:	f001 fa2a 	bl	800b3cc <RCCEx_PLL2_Config>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d003      	beq.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f96:	2100      	movs	r1, #0
 8009f98:	61b9      	str	r1, [r7, #24]
 8009f9a:	f003 0304 	and.w	r3, r3, #4
 8009f9e:	61fb      	str	r3, [r7, #28]
 8009fa0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	d011      	beq.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fae:	3308      	adds	r3, #8
 8009fb0:	2102      	movs	r1, #2
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f001 fa0a 	bl	800b3cc <RCCEx_PLL2_Config>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d003      	beq.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	6139      	str	r1, [r7, #16]
 8009fda:	f003 0308 	and.w	r3, r3, #8
 8009fde:	617b      	str	r3, [r7, #20]
 8009fe0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	d011      	beq.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fee:	3328      	adds	r3, #40	@ 0x28
 8009ff0:	2100      	movs	r1, #0
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f001 fa9c 	bl	800b530 <RCCEx_PLL3_Config>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8009ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a002:	2b00      	cmp	r3, #0
 800a004:	d003      	beq.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a006:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a00a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a00e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a016:	2100      	movs	r1, #0
 800a018:	60b9      	str	r1, [r7, #8]
 800a01a:	f003 0310 	and.w	r3, r3, #16
 800a01e:	60fb      	str	r3, [r7, #12]
 800a020:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a024:	460b      	mov	r3, r1
 800a026:	4313      	orrs	r3, r2
 800a028:	d011      	beq.n	800a04e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a02e:	3328      	adds	r3, #40	@ 0x28
 800a030:	2101      	movs	r1, #1
 800a032:	4618      	mov	r0, r3
 800a034:	f001 fa7c 	bl	800b530 <RCCEx_PLL3_Config>
 800a038:	4603      	mov	r3, r0
 800a03a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a03e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a042:	2b00      	cmp	r3, #0
 800a044:	d003      	beq.n	800a04e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a046:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a04a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a056:	2100      	movs	r1, #0
 800a058:	6039      	str	r1, [r7, #0]
 800a05a:	f003 0320 	and.w	r3, r3, #32
 800a05e:	607b      	str	r3, [r7, #4]
 800a060:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a064:	460b      	mov	r3, r1
 800a066:	4313      	orrs	r3, r2
 800a068:	d011      	beq.n	800a08e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a06e:	3328      	adds	r3, #40	@ 0x28
 800a070:	2102      	movs	r1, #2
 800a072:	4618      	mov	r0, r3
 800a074:	f001 fa5c 	bl	800b530 <RCCEx_PLL3_Config>
 800a078:	4603      	mov	r3, r0
 800a07a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a07e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a082:	2b00      	cmp	r3, #0
 800a084:	d003      	beq.n	800a08e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a086:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a08a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a08e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a092:	2b00      	cmp	r3, #0
 800a094:	d101      	bne.n	800a09a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a096:	2300      	movs	r3, #0
 800a098:	e000      	b.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a09a:	2301      	movs	r3, #1
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a0a8:	58024400 	.word	0x58024400

0800a0ac <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b090      	sub	sp, #64	@ 0x40
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a0b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0ba:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a0be:	430b      	orrs	r3, r1
 800a0c0:	f040 8094 	bne.w	800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a0c4:	4b9e      	ldr	r3, [pc, #632]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a0c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0c8:	f003 0307 	and.w	r3, r3, #7
 800a0cc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d0:	2b04      	cmp	r3, #4
 800a0d2:	f200 8087 	bhi.w	800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a0d6:	a201      	add	r2, pc, #4	@ (adr r2, 800a0dc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a0d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0dc:	0800a0f1 	.word	0x0800a0f1
 800a0e0:	0800a119 	.word	0x0800a119
 800a0e4:	0800a141 	.word	0x0800a141
 800a0e8:	0800a1dd 	.word	0x0800a1dd
 800a0ec:	0800a169 	.word	0x0800a169
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a0f0:	4b93      	ldr	r3, [pc, #588]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a0f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a0fc:	d108      	bne.n	800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a0fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a102:	4618      	mov	r0, r3
 800a104:	f001 f810 	bl	800b128 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a10c:	f000 bd45 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a110:	2300      	movs	r3, #0
 800a112:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a114:	f000 bd41 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a118:	4b89      	ldr	r3, [pc, #548]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a120:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a124:	d108      	bne.n	800a138 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a126:	f107 0318 	add.w	r3, r7, #24
 800a12a:	4618      	mov	r0, r3
 800a12c:	f000 fd54 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a130:	69bb      	ldr	r3, [r7, #24]
 800a132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a134:	f000 bd31 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a138:	2300      	movs	r3, #0
 800a13a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a13c:	f000 bd2d 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a140:	4b7f      	ldr	r3, [pc, #508]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a148:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a14c:	d108      	bne.n	800a160 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a14e:	f107 030c 	add.w	r3, r7, #12
 800a152:	4618      	mov	r0, r3
 800a154:	f000 fe94 	bl	800ae80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a15c:	f000 bd1d 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a160:	2300      	movs	r3, #0
 800a162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a164:	f000 bd19 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a168:	4b75      	ldr	r3, [pc, #468]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a16a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a16c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a170:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a172:	4b73      	ldr	r3, [pc, #460]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 0304 	and.w	r3, r3, #4
 800a17a:	2b04      	cmp	r3, #4
 800a17c:	d10c      	bne.n	800a198 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a17e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a180:	2b00      	cmp	r3, #0
 800a182:	d109      	bne.n	800a198 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a184:	4b6e      	ldr	r3, [pc, #440]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	08db      	lsrs	r3, r3, #3
 800a18a:	f003 0303 	and.w	r3, r3, #3
 800a18e:	4a6d      	ldr	r2, [pc, #436]	@ (800a344 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a190:	fa22 f303 	lsr.w	r3, r2, r3
 800a194:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a196:	e01f      	b.n	800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a198:	4b69      	ldr	r3, [pc, #420]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1a4:	d106      	bne.n	800a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a1a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1ac:	d102      	bne.n	800a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a1ae:	4b66      	ldr	r3, [pc, #408]	@ (800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1b2:	e011      	b.n	800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a1b4:	4b62      	ldr	r3, [pc, #392]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1c0:	d106      	bne.n	800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a1c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1c8:	d102      	bne.n	800a1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a1ca:	4b60      	ldr	r3, [pc, #384]	@ (800a34c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a1cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1ce:	e003      	b.n	800a1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a1d4:	f000 bce1 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a1d8:	f000 bcdf 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a1dc:	4b5c      	ldr	r3, [pc, #368]	@ (800a350 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1e0:	f000 bcdb 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1e8:	f000 bcd7 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a1ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1f0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a1f4:	430b      	orrs	r3, r1
 800a1f6:	f040 80ad 	bne.w	800a354 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a1fa:	4b51      	ldr	r3, [pc, #324]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a1fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1fe:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a202:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a206:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a20a:	d056      	beq.n	800a2ba <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a212:	f200 8090 	bhi.w	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a218:	2bc0      	cmp	r3, #192	@ 0xc0
 800a21a:	f000 8088 	beq.w	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a21e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a220:	2bc0      	cmp	r3, #192	@ 0xc0
 800a222:	f200 8088 	bhi.w	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a228:	2b80      	cmp	r3, #128	@ 0x80
 800a22a:	d032      	beq.n	800a292 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a22c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22e:	2b80      	cmp	r3, #128	@ 0x80
 800a230:	f200 8081 	bhi.w	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a236:	2b00      	cmp	r3, #0
 800a238:	d003      	beq.n	800a242 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a23c:	2b40      	cmp	r3, #64	@ 0x40
 800a23e:	d014      	beq.n	800a26a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a240:	e079      	b.n	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a242:	4b3f      	ldr	r3, [pc, #252]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a24a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a24e:	d108      	bne.n	800a262 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a250:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a254:	4618      	mov	r0, r3
 800a256:	f000 ff67 	bl	800b128 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a25a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a25c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a25e:	f000 bc9c 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a262:	2300      	movs	r3, #0
 800a264:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a266:	f000 bc98 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a26a:	4b35      	ldr	r3, [pc, #212]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a272:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a276:	d108      	bne.n	800a28a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a278:	f107 0318 	add.w	r3, r7, #24
 800a27c:	4618      	mov	r0, r3
 800a27e:	f000 fcab 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a282:	69bb      	ldr	r3, [r7, #24]
 800a284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a286:	f000 bc88 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a28a:	2300      	movs	r3, #0
 800a28c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a28e:	f000 bc84 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a292:	4b2b      	ldr	r3, [pc, #172]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a29a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a29e:	d108      	bne.n	800a2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2a0:	f107 030c 	add.w	r3, r7, #12
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f000 fdeb 	bl	800ae80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2ae:	f000 bc74 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2b6:	f000 bc70 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a2ba:	4b21      	ldr	r3, [pc, #132]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a2c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a2c4:	4b1e      	ldr	r3, [pc, #120]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f003 0304 	and.w	r3, r3, #4
 800a2cc:	2b04      	cmp	r3, #4
 800a2ce:	d10c      	bne.n	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a2d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d109      	bne.n	800a2ea <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a2d6:	4b1a      	ldr	r3, [pc, #104]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	08db      	lsrs	r3, r3, #3
 800a2dc:	f003 0303 	and.w	r3, r3, #3
 800a2e0:	4a18      	ldr	r2, [pc, #96]	@ (800a344 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a2e2:	fa22 f303 	lsr.w	r3, r2, r3
 800a2e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2e8:	e01f      	b.n	800a32a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a2ea:	4b15      	ldr	r3, [pc, #84]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2f6:	d106      	bne.n	800a306 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a2f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a2fe:	d102      	bne.n	800a306 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a300:	4b11      	ldr	r3, [pc, #68]	@ (800a348 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a302:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a304:	e011      	b.n	800a32a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a306:	4b0e      	ldr	r3, [pc, #56]	@ (800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a30e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a312:	d106      	bne.n	800a322 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a316:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a31a:	d102      	bne.n	800a322 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a31c:	4b0b      	ldr	r3, [pc, #44]	@ (800a34c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a320:	e003      	b.n	800a32a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a322:	2300      	movs	r3, #0
 800a324:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a326:	f000 bc38 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a32a:	f000 bc36 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a32e:	4b08      	ldr	r3, [pc, #32]	@ (800a350 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a330:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a332:	f000 bc32 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a336:	2300      	movs	r3, #0
 800a338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a33a:	f000 bc2e 	b.w	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a33e:	bf00      	nop
 800a340:	58024400 	.word	0x58024400
 800a344:	03d09000 	.word	0x03d09000
 800a348:	003d0900 	.word	0x003d0900
 800a34c:	017d7840 	.word	0x017d7840
 800a350:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a354:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a358:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a35c:	430b      	orrs	r3, r1
 800a35e:	f040 809c 	bne.w	800a49a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a362:	4b9e      	ldr	r3, [pc, #632]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a366:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a36a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a36c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a36e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a372:	d054      	beq.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a376:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a37a:	f200 808b 	bhi.w	800a494 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a380:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a384:	f000 8083 	beq.w	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a38e:	f200 8081 	bhi.w	800a494 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a394:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a398:	d02f      	beq.n	800a3fa <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a3a0:	d878      	bhi.n	800a494 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a3a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d004      	beq.n	800a3b2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a3ae:	d012      	beq.n	800a3d6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a3b0:	e070      	b.n	800a494 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a3b2:	4b8a      	ldr	r3, [pc, #552]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a3be:	d107      	bne.n	800a3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a3c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f000 feaf 	bl	800b128 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a3ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3ce:	e3e4      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3d4:	e3e1      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a3d6:	4b81      	ldr	r3, [pc, #516]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3e2:	d107      	bne.n	800a3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3e4:	f107 0318 	add.w	r3, r7, #24
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f000 fbf5 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3f2:	e3d2      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3f8:	e3cf      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a3fa:	4b78      	ldr	r3, [pc, #480]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a402:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a406:	d107      	bne.n	800a418 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a408:	f107 030c 	add.w	r3, r7, #12
 800a40c:	4618      	mov	r0, r3
 800a40e:	f000 fd37 	bl	800ae80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a416:	e3c0      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a418:	2300      	movs	r3, #0
 800a41a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a41c:	e3bd      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a41e:	4b6f      	ldr	r3, [pc, #444]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a422:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a426:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a428:	4b6c      	ldr	r3, [pc, #432]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f003 0304 	and.w	r3, r3, #4
 800a430:	2b04      	cmp	r3, #4
 800a432:	d10c      	bne.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a436:	2b00      	cmp	r3, #0
 800a438:	d109      	bne.n	800a44e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a43a:	4b68      	ldr	r3, [pc, #416]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	08db      	lsrs	r3, r3, #3
 800a440:	f003 0303 	and.w	r3, r3, #3
 800a444:	4a66      	ldr	r2, [pc, #408]	@ (800a5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a446:	fa22 f303 	lsr.w	r3, r2, r3
 800a44a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a44c:	e01e      	b.n	800a48c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a44e:	4b63      	ldr	r3, [pc, #396]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a456:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a45a:	d106      	bne.n	800a46a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a45c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a45e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a462:	d102      	bne.n	800a46a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a464:	4b5f      	ldr	r3, [pc, #380]	@ (800a5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a466:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a468:	e010      	b.n	800a48c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a46a:	4b5c      	ldr	r3, [pc, #368]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a472:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a476:	d106      	bne.n	800a486 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a47a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a47e:	d102      	bne.n	800a486 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a480:	4b59      	ldr	r3, [pc, #356]	@ (800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a482:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a484:	e002      	b.n	800a48c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a486:	2300      	movs	r3, #0
 800a488:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a48a:	e386      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a48c:	e385      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a48e:	4b57      	ldr	r3, [pc, #348]	@ (800a5ec <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a490:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a492:	e382      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a494:	2300      	movs	r3, #0
 800a496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a498:	e37f      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a49a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a49e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a4a2:	430b      	orrs	r3, r1
 800a4a4:	f040 80a7 	bne.w	800a5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a4a8:	4b4c      	ldr	r3, [pc, #304]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4ac:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a4b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a4b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a4b8:	d055      	beq.n	800a566 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a4c0:	f200 8096 	bhi.w	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a4ca:	f000 8084 	beq.w	800a5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a4ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a4d4:	f200 808c 	bhi.w	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a4d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a4de:	d030      	beq.n	800a542 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a4e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a4e6:	f200 8083 	bhi.w	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d004      	beq.n	800a4fa <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a4f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a4f6:	d012      	beq.n	800a51e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a4f8:	e07a      	b.n	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a4fa:	4b38      	ldr	r3, [pc, #224]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a502:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a506:	d107      	bne.n	800a518 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a508:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a50c:	4618      	mov	r0, r3
 800a50e:	f000 fe0b 	bl	800b128 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a516:	e340      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a518:	2300      	movs	r3, #0
 800a51a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a51c:	e33d      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a51e:	4b2f      	ldr	r3, [pc, #188]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a526:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a52a:	d107      	bne.n	800a53c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a52c:	f107 0318 	add.w	r3, r7, #24
 800a530:	4618      	mov	r0, r3
 800a532:	f000 fb51 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a536:	69bb      	ldr	r3, [r7, #24]
 800a538:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a53a:	e32e      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a53c:	2300      	movs	r3, #0
 800a53e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a540:	e32b      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a542:	4b26      	ldr	r3, [pc, #152]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a54a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a54e:	d107      	bne.n	800a560 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a550:	f107 030c 	add.w	r3, r7, #12
 800a554:	4618      	mov	r0, r3
 800a556:	f000 fc93 	bl	800ae80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a55e:	e31c      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a560:	2300      	movs	r3, #0
 800a562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a564:	e319      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a566:	4b1d      	ldr	r3, [pc, #116]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a56a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a56e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a570:	4b1a      	ldr	r3, [pc, #104]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f003 0304 	and.w	r3, r3, #4
 800a578:	2b04      	cmp	r3, #4
 800a57a:	d10c      	bne.n	800a596 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a57c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d109      	bne.n	800a596 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a582:	4b16      	ldr	r3, [pc, #88]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	08db      	lsrs	r3, r3, #3
 800a588:	f003 0303 	and.w	r3, r3, #3
 800a58c:	4a14      	ldr	r2, [pc, #80]	@ (800a5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a58e:	fa22 f303 	lsr.w	r3, r2, r3
 800a592:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a594:	e01e      	b.n	800a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a596:	4b11      	ldr	r3, [pc, #68]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a59e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5a2:	d106      	bne.n	800a5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a5aa:	d102      	bne.n	800a5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a5ac:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a5ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5b0:	e010      	b.n	800a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a5b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a5dc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a5be:	d106      	bne.n	800a5ce <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a5c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a5c6:	d102      	bne.n	800a5ce <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a5c8:	4b07      	ldr	r3, [pc, #28]	@ (800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a5ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5cc:	e002      	b.n	800a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a5d2:	e2e2      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a5d4:	e2e1      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a5d6:	4b05      	ldr	r3, [pc, #20]	@ (800a5ec <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a5d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5da:	e2de      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a5dc:	58024400 	.word	0x58024400
 800a5e0:	03d09000 	.word	0x03d09000
 800a5e4:	003d0900 	.word	0x003d0900
 800a5e8:	017d7840 	.word	0x017d7840
 800a5ec:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5f4:	e2d1      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a5f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5fa:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a5fe:	430b      	orrs	r3, r1
 800a600:	f040 809c 	bne.w	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a604:	4b93      	ldr	r3, [pc, #588]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a608:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a60c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a610:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a614:	d054      	beq.n	800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a618:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a61c:	f200 808b 	bhi.w	800a736 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a622:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a626:	f000 8083 	beq.w	800a730 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a62a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a62c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a630:	f200 8081 	bhi.w	800a736 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a636:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a63a:	d02f      	beq.n	800a69c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a63c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a642:	d878      	bhi.n	800a736 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a646:	2b00      	cmp	r3, #0
 800a648:	d004      	beq.n	800a654 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a650:	d012      	beq.n	800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a652:	e070      	b.n	800a736 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a654:	4b7f      	ldr	r3, [pc, #508]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a65c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a660:	d107      	bne.n	800a672 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a662:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a666:	4618      	mov	r0, r3
 800a668:	f000 fd5e 	bl	800b128 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a66c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a66e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a670:	e293      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a672:	2300      	movs	r3, #0
 800a674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a676:	e290      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a678:	4b76      	ldr	r3, [pc, #472]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a680:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a684:	d107      	bne.n	800a696 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a686:	f107 0318 	add.w	r3, r7, #24
 800a68a:	4618      	mov	r0, r3
 800a68c:	f000 faa4 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a690:	69bb      	ldr	r3, [r7, #24]
 800a692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a694:	e281      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a696:	2300      	movs	r3, #0
 800a698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a69a:	e27e      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a69c:	4b6d      	ldr	r3, [pc, #436]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6a8:	d107      	bne.n	800a6ba <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6aa:	f107 030c 	add.w	r3, r7, #12
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f000 fbe6 	bl	800ae80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6b8:	e26f      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6be:	e26c      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a6c0:	4b64      	ldr	r3, [pc, #400]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a6c8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a6ca:	4b62      	ldr	r3, [pc, #392]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f003 0304 	and.w	r3, r3, #4
 800a6d2:	2b04      	cmp	r3, #4
 800a6d4:	d10c      	bne.n	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a6d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d109      	bne.n	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a6dc:	4b5d      	ldr	r3, [pc, #372]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	08db      	lsrs	r3, r3, #3
 800a6e2:	f003 0303 	and.w	r3, r3, #3
 800a6e6:	4a5c      	ldr	r2, [pc, #368]	@ (800a858 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a6e8:	fa22 f303 	lsr.w	r3, r2, r3
 800a6ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6ee:	e01e      	b.n	800a72e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a6f0:	4b58      	ldr	r3, [pc, #352]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6fc:	d106      	bne.n	800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a6fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a700:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a704:	d102      	bne.n	800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a706:	4b55      	ldr	r3, [pc, #340]	@ (800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a708:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a70a:	e010      	b.n	800a72e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a70c:	4b51      	ldr	r3, [pc, #324]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a714:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a718:	d106      	bne.n	800a728 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a71a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a71c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a720:	d102      	bne.n	800a728 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a722:	4b4f      	ldr	r3, [pc, #316]	@ (800a860 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a724:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a726:	e002      	b.n	800a72e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a728:	2300      	movs	r3, #0
 800a72a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a72c:	e235      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a72e:	e234      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a730:	4b4c      	ldr	r3, [pc, #304]	@ (800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a734:	e231      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a736:	2300      	movs	r3, #0
 800a738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a73a:	e22e      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a73c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a740:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a744:	430b      	orrs	r3, r1
 800a746:	f040 808f 	bne.w	800a868 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a74a:	4b42      	ldr	r3, [pc, #264]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a74c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a74e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a752:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a756:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a75a:	d06b      	beq.n	800a834 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a75c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a75e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a762:	d874      	bhi.n	800a84e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a766:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a76a:	d056      	beq.n	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a76e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a772:	d86c      	bhi.n	800a84e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a776:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a77a:	d03b      	beq.n	800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a77e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a782:	d864      	bhi.n	800a84e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a786:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a78a:	d021      	beq.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800a78c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a78e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a792:	d85c      	bhi.n	800a84e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a796:	2b00      	cmp	r3, #0
 800a798:	d004      	beq.n	800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800a79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a79c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7a0:	d004      	beq.n	800a7ac <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a7a2:	e054      	b.n	800a84e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a7a4:	f7fe fa62 	bl	8008c6c <HAL_RCC_GetPCLK1Freq>
 800a7a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a7aa:	e1f6      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a7ac:	4b29      	ldr	r3, [pc, #164]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7b8:	d107      	bne.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7ba:	f107 0318 	add.w	r3, r7, #24
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f000 fa0a 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a7c4:	69fb      	ldr	r3, [r7, #28]
 800a7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7c8:	e1e7      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7ce:	e1e4      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a7d0:	4b20      	ldr	r3, [pc, #128]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a7d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7dc:	d107      	bne.n	800a7ee <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7de:	f107 030c 	add.w	r3, r7, #12
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f000 fb4c 	bl	800ae80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7ec:	e1d5      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7ee:	2300      	movs	r3, #0
 800a7f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7f2:	e1d2      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a7f4:	4b17      	ldr	r3, [pc, #92]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f003 0304 	and.w	r3, r3, #4
 800a7fc:	2b04      	cmp	r3, #4
 800a7fe:	d109      	bne.n	800a814 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a800:	4b14      	ldr	r3, [pc, #80]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	08db      	lsrs	r3, r3, #3
 800a806:	f003 0303 	and.w	r3, r3, #3
 800a80a:	4a13      	ldr	r2, [pc, #76]	@ (800a858 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a80c:	fa22 f303 	lsr.w	r3, r2, r3
 800a810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a812:	e1c2      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a814:	2300      	movs	r3, #0
 800a816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a818:	e1bf      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a81a:	4b0e      	ldr	r3, [pc, #56]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a826:	d102      	bne.n	800a82e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800a828:	4b0c      	ldr	r3, [pc, #48]	@ (800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a82a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a82c:	e1b5      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a82e:	2300      	movs	r3, #0
 800a830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a832:	e1b2      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a834:	4b07      	ldr	r3, [pc, #28]	@ (800a854 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a83c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a840:	d102      	bne.n	800a848 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800a842:	4b07      	ldr	r3, [pc, #28]	@ (800a860 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a844:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a846:	e1a8      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a848:	2300      	movs	r3, #0
 800a84a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a84c:	e1a5      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a84e:	2300      	movs	r3, #0
 800a850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a852:	e1a2      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a854:	58024400 	.word	0x58024400
 800a858:	03d09000 	.word	0x03d09000
 800a85c:	003d0900 	.word	0x003d0900
 800a860:	017d7840 	.word	0x017d7840
 800a864:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a868:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a86c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a870:	430b      	orrs	r3, r1
 800a872:	d173      	bne.n	800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a874:	4b9c      	ldr	r3, [pc, #624]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a878:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a87c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a880:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a884:	d02f      	beq.n	800a8e6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800a886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a888:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a88c:	d863      	bhi.n	800a956 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800a88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a890:	2b00      	cmp	r3, #0
 800a892:	d004      	beq.n	800a89e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a896:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a89a:	d012      	beq.n	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800a89c:	e05b      	b.n	800a956 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a89e:	4b92      	ldr	r3, [pc, #584]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a8aa:	d107      	bne.n	800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a8ac:	f107 0318 	add.w	r3, r7, #24
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f000 f991 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a8b6:	69bb      	ldr	r3, [r7, #24]
 800a8b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8ba:	e16e      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8c0:	e16b      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a8c2:	4b89      	ldr	r3, [pc, #548]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a8ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8ce:	d107      	bne.n	800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8d0:	f107 030c 	add.w	r3, r7, #12
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f000 fad3 	bl	800ae80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8de:	e15c      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8e4:	e159      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a8e6:	4b80      	ldr	r3, [pc, #512]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a8ee:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a8f0:	4b7d      	ldr	r3, [pc, #500]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f003 0304 	and.w	r3, r3, #4
 800a8f8:	2b04      	cmp	r3, #4
 800a8fa:	d10c      	bne.n	800a916 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d109      	bne.n	800a916 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a902:	4b79      	ldr	r3, [pc, #484]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	08db      	lsrs	r3, r3, #3
 800a908:	f003 0303 	and.w	r3, r3, #3
 800a90c:	4a77      	ldr	r2, [pc, #476]	@ (800aaec <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a90e:	fa22 f303 	lsr.w	r3, r2, r3
 800a912:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a914:	e01e      	b.n	800a954 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a916:	4b74      	ldr	r3, [pc, #464]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a91e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a922:	d106      	bne.n	800a932 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800a924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a926:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a92a:	d102      	bne.n	800a932 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a92c:	4b70      	ldr	r3, [pc, #448]	@ (800aaf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a92e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a930:	e010      	b.n	800a954 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a932:	4b6d      	ldr	r3, [pc, #436]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a93a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a93e:	d106      	bne.n	800a94e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800a940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a942:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a946:	d102      	bne.n	800a94e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a948:	4b6a      	ldr	r3, [pc, #424]	@ (800aaf4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a94a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a94c:	e002      	b.n	800a954 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a94e:	2300      	movs	r3, #0
 800a950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a952:	e122      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a954:	e121      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a956:	2300      	movs	r3, #0
 800a958:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a95a:	e11e      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a95c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a960:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800a964:	430b      	orrs	r3, r1
 800a966:	d133      	bne.n	800a9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a968:	4b5f      	ldr	r3, [pc, #380]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a96a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a96c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a970:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a974:	2b00      	cmp	r3, #0
 800a976:	d004      	beq.n	800a982 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800a978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a97a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a97e:	d012      	beq.n	800a9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800a980:	e023      	b.n	800a9ca <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a982:	4b59      	ldr	r3, [pc, #356]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a98a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a98e:	d107      	bne.n	800a9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a994:	4618      	mov	r0, r3
 800a996:	f000 fbc7 	bl	800b128 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a99a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a99c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a99e:	e0fc      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9a4:	e0f9      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9a6:	4b50      	ldr	r3, [pc, #320]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9b2:	d107      	bne.n	800a9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9b4:	f107 0318 	add.w	r3, r7, #24
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f000 f90d 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a9be:	6a3b      	ldr	r3, [r7, #32]
 800a9c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9c2:	e0ea      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9c8:	e0e7      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9ce:	e0e4      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a9d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9d4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800a9d8:	430b      	orrs	r3, r1
 800a9da:	f040 808d 	bne.w	800aaf8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a9de:	4b42      	ldr	r3, [pc, #264]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9e2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a9e6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9ee:	d06b      	beq.n	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800a9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9f6:	d874      	bhi.n	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9fe:	d056      	beq.n	800aaae <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800aa00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa06:	d86c      	bhi.n	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aa08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aa0e:	d03b      	beq.n	800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800aa10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa12:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aa16:	d864      	bhi.n	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aa18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa1e:	d021      	beq.n	800aa64 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800aa20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa26:	d85c      	bhi.n	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aa28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d004      	beq.n	800aa38 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800aa2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa34:	d004      	beq.n	800aa40 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800aa36:	e054      	b.n	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800aa38:	f000 f8b8 	bl	800abac <HAL_RCCEx_GetD3PCLK1Freq>
 800aa3c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aa3e:	e0ac      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa40:	4b29      	ldr	r3, [pc, #164]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa4c:	d107      	bne.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa4e:	f107 0318 	add.w	r3, r7, #24
 800aa52:	4618      	mov	r0, r3
 800aa54:	f000 f8c0 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aa58:	69fb      	ldr	r3, [r7, #28]
 800aa5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa5c:	e09d      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa62:	e09a      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa64:	4b20      	ldr	r3, [pc, #128]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa70:	d107      	bne.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa72:	f107 030c 	add.w	r3, r7, #12
 800aa76:	4618      	mov	r0, r3
 800aa78:	f000 fa02 	bl	800ae80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa80:	e08b      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa82:	2300      	movs	r3, #0
 800aa84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa86:	e088      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa88:	4b17      	ldr	r3, [pc, #92]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f003 0304 	and.w	r3, r3, #4
 800aa90:	2b04      	cmp	r3, #4
 800aa92:	d109      	bne.n	800aaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa94:	4b14      	ldr	r3, [pc, #80]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	08db      	lsrs	r3, r3, #3
 800aa9a:	f003 0303 	and.w	r3, r3, #3
 800aa9e:	4a13      	ldr	r2, [pc, #76]	@ (800aaec <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800aaa0:	fa22 f303 	lsr.w	r3, r2, r3
 800aaa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaa6:	e078      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aaac:	e075      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aaae:	4b0e      	ldr	r3, [pc, #56]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aab6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaba:	d102      	bne.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800aabc:	4b0c      	ldr	r3, [pc, #48]	@ (800aaf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aabe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aac0:	e06b      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aac2:	2300      	movs	r3, #0
 800aac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aac6:	e068      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aac8:	4b07      	ldr	r3, [pc, #28]	@ (800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aad0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aad4:	d102      	bne.n	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800aad6:	4b07      	ldr	r3, [pc, #28]	@ (800aaf4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800aad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aada:	e05e      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aadc:	2300      	movs	r3, #0
 800aade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aae0:	e05b      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800aae2:	2300      	movs	r3, #0
 800aae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aae6:	e058      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aae8:	58024400 	.word	0x58024400
 800aaec:	03d09000 	.word	0x03d09000
 800aaf0:	003d0900 	.word	0x003d0900
 800aaf4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800aaf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aafc:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ab00:	430b      	orrs	r3, r1
 800ab02:	d148      	bne.n	800ab96 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ab04:	4b27      	ldr	r3, [pc, #156]	@ (800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ab06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ab0c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ab0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab14:	d02a      	beq.n	800ab6c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800ab16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab1c:	d838      	bhi.n	800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800ab1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d004      	beq.n	800ab2e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800ab24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab2a:	d00d      	beq.n	800ab48 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800ab2c:	e030      	b.n	800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ab2e:	4b1d      	ldr	r3, [pc, #116]	@ (800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab3a:	d102      	bne.n	800ab42 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800ab3c:	4b1a      	ldr	r3, [pc, #104]	@ (800aba8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800ab3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab40:	e02b      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab42:	2300      	movs	r3, #0
 800ab44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab46:	e028      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab48:	4b16      	ldr	r3, [pc, #88]	@ (800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab54:	d107      	bne.n	800ab66 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f000 fae4 	bl	800b128 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab64:	e019      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab66:	2300      	movs	r3, #0
 800ab68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab6a:	e016      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab6c:	4b0d      	ldr	r3, [pc, #52]	@ (800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab78:	d107      	bne.n	800ab8a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab7a:	f107 0318 	add.w	r3, r7, #24
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f000 f82a 	bl	800abd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab88:	e007      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab8e:	e004      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ab90:	2300      	movs	r3, #0
 800ab92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab94:	e001      	b.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800ab96:	2300      	movs	r3, #0
 800ab98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800ab9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	3740      	adds	r7, #64	@ 0x40
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}
 800aba4:	58024400 	.word	0x58024400
 800aba8:	017d7840 	.word	0x017d7840

0800abac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800abb0:	f7fe f82c 	bl	8008c0c <HAL_RCC_GetHCLKFreq>
 800abb4:	4602      	mov	r2, r0
 800abb6:	4b06      	ldr	r3, [pc, #24]	@ (800abd0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800abb8:	6a1b      	ldr	r3, [r3, #32]
 800abba:	091b      	lsrs	r3, r3, #4
 800abbc:	f003 0307 	and.w	r3, r3, #7
 800abc0:	4904      	ldr	r1, [pc, #16]	@ (800abd4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800abc2:	5ccb      	ldrb	r3, [r1, r3]
 800abc4:	f003 031f 	and.w	r3, r3, #31
 800abc8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800abcc:	4618      	mov	r0, r3
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	58024400 	.word	0x58024400
 800abd4:	08012044 	.word	0x08012044

0800abd8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800abd8:	b480      	push	{r7}
 800abda:	b089      	sub	sp, #36	@ 0x24
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800abe0:	4ba1      	ldr	r3, [pc, #644]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe4:	f003 0303 	and.w	r3, r3, #3
 800abe8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800abea:	4b9f      	ldr	r3, [pc, #636]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abee:	0b1b      	lsrs	r3, r3, #12
 800abf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800abf4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800abf6:	4b9c      	ldr	r3, [pc, #624]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abfa:	091b      	lsrs	r3, r3, #4
 800abfc:	f003 0301 	and.w	r3, r3, #1
 800ac00:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ac02:	4b99      	ldr	r3, [pc, #612]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac06:	08db      	lsrs	r3, r3, #3
 800ac08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ac0c:	693a      	ldr	r2, [r7, #16]
 800ac0e:	fb02 f303 	mul.w	r3, r2, r3
 800ac12:	ee07 3a90 	vmov	s15, r3
 800ac16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ac1e:	697b      	ldr	r3, [r7, #20]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	f000 8111 	beq.w	800ae48 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ac26:	69bb      	ldr	r3, [r7, #24]
 800ac28:	2b02      	cmp	r3, #2
 800ac2a:	f000 8083 	beq.w	800ad34 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ac2e:	69bb      	ldr	r3, [r7, #24]
 800ac30:	2b02      	cmp	r3, #2
 800ac32:	f200 80a1 	bhi.w	800ad78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ac36:	69bb      	ldr	r3, [r7, #24]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d003      	beq.n	800ac44 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ac3c:	69bb      	ldr	r3, [r7, #24]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d056      	beq.n	800acf0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ac42:	e099      	b.n	800ad78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac44:	4b88      	ldr	r3, [pc, #544]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f003 0320 	and.w	r3, r3, #32
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d02d      	beq.n	800acac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac50:	4b85      	ldr	r3, [pc, #532]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	08db      	lsrs	r3, r3, #3
 800ac56:	f003 0303 	and.w	r3, r3, #3
 800ac5a:	4a84      	ldr	r2, [pc, #528]	@ (800ae6c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ac5c:	fa22 f303 	lsr.w	r3, r2, r3
 800ac60:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	ee07 3a90 	vmov	s15, r3
 800ac68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	ee07 3a90 	vmov	s15, r3
 800ac72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac7a:	4b7b      	ldr	r3, [pc, #492]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac82:	ee07 3a90 	vmov	s15, r3
 800ac86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac8a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac8e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ae70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ac9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aca6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800acaa:	e087      	b.n	800adbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	ee07 3a90 	vmov	s15, r3
 800acb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acb6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ae74 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800acba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800acbe:	4b6a      	ldr	r3, [pc, #424]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800acc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acc6:	ee07 3a90 	vmov	s15, r3
 800acca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acce:	ed97 6a03 	vldr	s12, [r7, #12]
 800acd2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ae70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ace2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ace6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800acee:	e065      	b.n	800adbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	ee07 3a90 	vmov	s15, r3
 800acf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acfa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ae78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800acfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad02:	4b59      	ldr	r3, [pc, #356]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad0a:	ee07 3a90 	vmov	s15, r3
 800ad0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad12:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad16:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ae70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad32:	e043      	b.n	800adbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	ee07 3a90 	vmov	s15, r3
 800ad3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad3e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ae7c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ad42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad46:	4b48      	ldr	r3, [pc, #288]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad4e:	ee07 3a90 	vmov	s15, r3
 800ad52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad56:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad5a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ae70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad76:	e021      	b.n	800adbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	ee07 3a90 	vmov	s15, r3
 800ad7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad82:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ae78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ad86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad8a:	4b37      	ldr	r3, [pc, #220]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad92:	ee07 3a90 	vmov	s15, r3
 800ad96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad9a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad9e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ae70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ada2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ada6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800adaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800adae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800adb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800adba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800adbc:	4b2a      	ldr	r3, [pc, #168]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adc0:	0a5b      	lsrs	r3, r3, #9
 800adc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adc6:	ee07 3a90 	vmov	s15, r3
 800adca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800add2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800add6:	edd7 6a07 	vldr	s13, [r7, #28]
 800adda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800adde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ade2:	ee17 2a90 	vmov	r2, s15
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800adea:	4b1f      	ldr	r3, [pc, #124]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adee:	0c1b      	lsrs	r3, r3, #16
 800adf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adf4:	ee07 3a90 	vmov	s15, r3
 800adf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adfc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae00:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ae04:	edd7 6a07 	vldr	s13, [r7, #28]
 800ae08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae10:	ee17 2a90 	vmov	r2, s15
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800ae18:	4b13      	ldr	r3, [pc, #76]	@ (800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae1c:	0e1b      	lsrs	r3, r3, #24
 800ae1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae22:	ee07 3a90 	vmov	s15, r3
 800ae26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ae2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ae32:	edd7 6a07 	vldr	s13, [r7, #28]
 800ae36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae3e:	ee17 2a90 	vmov	r2, s15
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ae46:	e008      	b.n	800ae5a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2200      	movs	r2, #0
 800ae52:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	609a      	str	r2, [r3, #8]
}
 800ae5a:	bf00      	nop
 800ae5c:	3724      	adds	r7, #36	@ 0x24
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae64:	4770      	bx	lr
 800ae66:	bf00      	nop
 800ae68:	58024400 	.word	0x58024400
 800ae6c:	03d09000 	.word	0x03d09000
 800ae70:	46000000 	.word	0x46000000
 800ae74:	4c742400 	.word	0x4c742400
 800ae78:	4a742400 	.word	0x4a742400
 800ae7c:	4bbebc20 	.word	0x4bbebc20

0800ae80 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b089      	sub	sp, #36	@ 0x24
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae88:	4ba1      	ldr	r3, [pc, #644]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae8c:	f003 0303 	and.w	r3, r3, #3
 800ae90:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ae92:	4b9f      	ldr	r3, [pc, #636]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae96:	0d1b      	lsrs	r3, r3, #20
 800ae98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ae9c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ae9e:	4b9c      	ldr	r3, [pc, #624]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aea2:	0a1b      	lsrs	r3, r3, #8
 800aea4:	f003 0301 	and.w	r3, r3, #1
 800aea8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800aeaa:	4b99      	ldr	r3, [pc, #612]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aeac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeae:	08db      	lsrs	r3, r3, #3
 800aeb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aeb4:	693a      	ldr	r2, [r7, #16]
 800aeb6:	fb02 f303 	mul.w	r3, r2, r3
 800aeba:	ee07 3a90 	vmov	s15, r3
 800aebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aec2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800aec6:	697b      	ldr	r3, [r7, #20]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	f000 8111 	beq.w	800b0f0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800aece:	69bb      	ldr	r3, [r7, #24]
 800aed0:	2b02      	cmp	r3, #2
 800aed2:	f000 8083 	beq.w	800afdc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800aed6:	69bb      	ldr	r3, [r7, #24]
 800aed8:	2b02      	cmp	r3, #2
 800aeda:	f200 80a1 	bhi.w	800b020 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800aede:	69bb      	ldr	r3, [r7, #24]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d003      	beq.n	800aeec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800aee4:	69bb      	ldr	r3, [r7, #24]
 800aee6:	2b01      	cmp	r3, #1
 800aee8:	d056      	beq.n	800af98 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800aeea:	e099      	b.n	800b020 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aeec:	4b88      	ldr	r3, [pc, #544]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f003 0320 	and.w	r3, r3, #32
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d02d      	beq.n	800af54 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aef8:	4b85      	ldr	r3, [pc, #532]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	08db      	lsrs	r3, r3, #3
 800aefe:	f003 0303 	and.w	r3, r3, #3
 800af02:	4a84      	ldr	r2, [pc, #528]	@ (800b114 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800af04:	fa22 f303 	lsr.w	r3, r2, r3
 800af08:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	ee07 3a90 	vmov	s15, r3
 800af10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	ee07 3a90 	vmov	s15, r3
 800af1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af22:	4b7b      	ldr	r3, [pc, #492]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af2a:	ee07 3a90 	vmov	s15, r3
 800af2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af32:	ed97 6a03 	vldr	s12, [r7, #12]
 800af36:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af4e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800af52:	e087      	b.n	800b064 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af54:	697b      	ldr	r3, [r7, #20]
 800af56:	ee07 3a90 	vmov	s15, r3
 800af5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af5e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b11c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800af62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af66:	4b6a      	ldr	r3, [pc, #424]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af6e:	ee07 3a90 	vmov	s15, r3
 800af72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af76:	ed97 6a03 	vldr	s12, [r7, #12]
 800af7a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af96:	e065      	b.n	800b064 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af98:	697b      	ldr	r3, [r7, #20]
 800af9a:	ee07 3a90 	vmov	s15, r3
 800af9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afa2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b120 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800afa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afaa:	4b59      	ldr	r3, [pc, #356]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afb2:	ee07 3a90 	vmov	s15, r3
 800afb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afba:	ed97 6a03 	vldr	s12, [r7, #12]
 800afbe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800afc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afda:	e043      	b.n	800b064 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	ee07 3a90 	vmov	s15, r3
 800afe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afe6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b124 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800afea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afee:	4b48      	ldr	r3, [pc, #288]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aff6:	ee07 3a90 	vmov	s15, r3
 800affa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800affe:	ed97 6a03 	vldr	s12, [r7, #12]
 800b002:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b00a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b00e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b01a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b01e:	e021      	b.n	800b064 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	ee07 3a90 	vmov	s15, r3
 800b026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b02a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b120 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b02e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b032:	4b37      	ldr	r3, [pc, #220]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b03a:	ee07 3a90 	vmov	s15, r3
 800b03e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b042:	ed97 6a03 	vldr	s12, [r7, #12]
 800b046:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b118 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b04a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b04e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b052:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b05a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b05e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b062:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b064:	4b2a      	ldr	r3, [pc, #168]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b068:	0a5b      	lsrs	r3, r3, #9
 800b06a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b06e:	ee07 3a90 	vmov	s15, r3
 800b072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b076:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b07a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b07e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b082:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b086:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b08a:	ee17 2a90 	vmov	r2, s15
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b092:	4b1f      	ldr	r3, [pc, #124]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b096:	0c1b      	lsrs	r3, r3, #16
 800b098:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b09c:	ee07 3a90 	vmov	s15, r3
 800b0a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b0a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b0ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0b8:	ee17 2a90 	vmov	r2, s15
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b0c0:	4b13      	ldr	r3, [pc, #76]	@ (800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0c4:	0e1b      	lsrs	r3, r3, #24
 800b0c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0ca:	ee07 3a90 	vmov	s15, r3
 800b0ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b0d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b0da:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0e6:	ee17 2a90 	vmov	r2, s15
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b0ee:	e008      	b.n	800b102 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	609a      	str	r2, [r3, #8]
}
 800b102:	bf00      	nop
 800b104:	3724      	adds	r7, #36	@ 0x24
 800b106:	46bd      	mov	sp, r7
 800b108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10c:	4770      	bx	lr
 800b10e:	bf00      	nop
 800b110:	58024400 	.word	0x58024400
 800b114:	03d09000 	.word	0x03d09000
 800b118:	46000000 	.word	0x46000000
 800b11c:	4c742400 	.word	0x4c742400
 800b120:	4a742400 	.word	0x4a742400
 800b124:	4bbebc20 	.word	0x4bbebc20

0800b128 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b128:	b480      	push	{r7}
 800b12a:	b089      	sub	sp, #36	@ 0x24
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b130:	4ba0      	ldr	r3, [pc, #640]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b134:	f003 0303 	and.w	r3, r3, #3
 800b138:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b13a:	4b9e      	ldr	r3, [pc, #632]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b13c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b13e:	091b      	lsrs	r3, r3, #4
 800b140:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b144:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b146:	4b9b      	ldr	r3, [pc, #620]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b14a:	f003 0301 	and.w	r3, r3, #1
 800b14e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b150:	4b98      	ldr	r3, [pc, #608]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b154:	08db      	lsrs	r3, r3, #3
 800b156:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b15a:	693a      	ldr	r2, [r7, #16]
 800b15c:	fb02 f303 	mul.w	r3, r2, r3
 800b160:	ee07 3a90 	vmov	s15, r3
 800b164:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b168:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	f000 8111 	beq.w	800b396 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b174:	69bb      	ldr	r3, [r7, #24]
 800b176:	2b02      	cmp	r3, #2
 800b178:	f000 8083 	beq.w	800b282 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b17c:	69bb      	ldr	r3, [r7, #24]
 800b17e:	2b02      	cmp	r3, #2
 800b180:	f200 80a1 	bhi.w	800b2c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b184:	69bb      	ldr	r3, [r7, #24]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d003      	beq.n	800b192 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b18a:	69bb      	ldr	r3, [r7, #24]
 800b18c:	2b01      	cmp	r3, #1
 800b18e:	d056      	beq.n	800b23e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b190:	e099      	b.n	800b2c6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b192:	4b88      	ldr	r3, [pc, #544]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f003 0320 	and.w	r3, r3, #32
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d02d      	beq.n	800b1fa <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b19e:	4b85      	ldr	r3, [pc, #532]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	08db      	lsrs	r3, r3, #3
 800b1a4:	f003 0303 	and.w	r3, r3, #3
 800b1a8:	4a83      	ldr	r2, [pc, #524]	@ (800b3b8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b1aa:	fa22 f303 	lsr.w	r3, r2, r3
 800b1ae:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	ee07 3a90 	vmov	s15, r3
 800b1b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	ee07 3a90 	vmov	s15, r3
 800b1c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1c8:	4b7a      	ldr	r3, [pc, #488]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1d0:	ee07 3a90 	vmov	s15, r3
 800b1d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1d8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1dc:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b3bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1f4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b1f8:	e087      	b.n	800b30a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	ee07 3a90 	vmov	s15, r3
 800b200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b204:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b208:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b20c:	4b69      	ldr	r3, [pc, #420]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b20e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b214:	ee07 3a90 	vmov	s15, r3
 800b218:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b21c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b220:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b3bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b224:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b228:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b22c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b230:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b234:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b238:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b23c:	e065      	b.n	800b30a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b23e:	697b      	ldr	r3, [r7, #20]
 800b240:	ee07 3a90 	vmov	s15, r3
 800b244:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b248:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b3c4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b24c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b250:	4b58      	ldr	r3, [pc, #352]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b254:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b258:	ee07 3a90 	vmov	s15, r3
 800b25c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b260:	ed97 6a03 	vldr	s12, [r7, #12]
 800b264:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b3bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b268:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b26c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b270:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b274:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b278:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b27c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b280:	e043      	b.n	800b30a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	ee07 3a90 	vmov	s15, r3
 800b288:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b28c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b3c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b290:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b294:	4b47      	ldr	r3, [pc, #284]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b298:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b29c:	ee07 3a90 	vmov	s15, r3
 800b2a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2a4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2a8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b3bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b2ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2c4:	e021      	b.n	800b30a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	ee07 3a90 	vmov	s15, r3
 800b2cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2d0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b3c0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b2d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2d8:	4b36      	ldr	r3, [pc, #216]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2e0:	ee07 3a90 	vmov	s15, r3
 800b2e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2e8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2ec:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b3bc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b2f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b300:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b304:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b308:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b30a:	4b2a      	ldr	r3, [pc, #168]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b30c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b30e:	0a5b      	lsrs	r3, r3, #9
 800b310:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b314:	ee07 3a90 	vmov	s15, r3
 800b318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b31c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b320:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b324:	edd7 6a07 	vldr	s13, [r7, #28]
 800b328:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b32c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b330:	ee17 2a90 	vmov	r2, s15
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b338:	4b1e      	ldr	r3, [pc, #120]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b33a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b33c:	0c1b      	lsrs	r3, r3, #16
 800b33e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b342:	ee07 3a90 	vmov	s15, r3
 800b346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b34a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b34e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b352:	edd7 6a07 	vldr	s13, [r7, #28]
 800b356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b35a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b35e:	ee17 2a90 	vmov	r2, s15
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b366:	4b13      	ldr	r3, [pc, #76]	@ (800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b36a:	0e1b      	lsrs	r3, r3, #24
 800b36c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b370:	ee07 3a90 	vmov	s15, r3
 800b374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b378:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b37c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b380:	edd7 6a07 	vldr	s13, [r7, #28]
 800b384:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b388:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b38c:	ee17 2a90 	vmov	r2, s15
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b394:	e008      	b.n	800b3a8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2200      	movs	r2, #0
 800b39a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	609a      	str	r2, [r3, #8]
}
 800b3a8:	bf00      	nop
 800b3aa:	3724      	adds	r7, #36	@ 0x24
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b2:	4770      	bx	lr
 800b3b4:	58024400 	.word	0x58024400
 800b3b8:	03d09000 	.word	0x03d09000
 800b3bc:	46000000 	.word	0x46000000
 800b3c0:	4c742400 	.word	0x4c742400
 800b3c4:	4a742400 	.word	0x4a742400
 800b3c8:	4bbebc20 	.word	0x4bbebc20

0800b3cc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b084      	sub	sp, #16
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b3da:	4b53      	ldr	r3, [pc, #332]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b3dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3de:	f003 0303 	and.w	r3, r3, #3
 800b3e2:	2b03      	cmp	r3, #3
 800b3e4:	d101      	bne.n	800b3ea <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	e099      	b.n	800b51e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b3ea:	4b4f      	ldr	r3, [pc, #316]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	4a4e      	ldr	r2, [pc, #312]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b3f0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b3f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b3f6:	f7f6 fc5d 	bl	8001cb4 <HAL_GetTick>
 800b3fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b3fc:	e008      	b.n	800b410 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b3fe:	f7f6 fc59 	bl	8001cb4 <HAL_GetTick>
 800b402:	4602      	mov	r2, r0
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	1ad3      	subs	r3, r2, r3
 800b408:	2b02      	cmp	r3, #2
 800b40a:	d901      	bls.n	800b410 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b40c:	2303      	movs	r3, #3
 800b40e:	e086      	b.n	800b51e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b410:	4b45      	ldr	r3, [pc, #276]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d1f0      	bne.n	800b3fe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b41c:	4b42      	ldr	r3, [pc, #264]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b420:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	031b      	lsls	r3, r3, #12
 800b42a:	493f      	ldr	r1, [pc, #252]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b42c:	4313      	orrs	r3, r2
 800b42e:	628b      	str	r3, [r1, #40]	@ 0x28
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	685b      	ldr	r3, [r3, #4]
 800b434:	3b01      	subs	r3, #1
 800b436:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	689b      	ldr	r3, [r3, #8]
 800b43e:	3b01      	subs	r3, #1
 800b440:	025b      	lsls	r3, r3, #9
 800b442:	b29b      	uxth	r3, r3
 800b444:	431a      	orrs	r2, r3
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	68db      	ldr	r3, [r3, #12]
 800b44a:	3b01      	subs	r3, #1
 800b44c:	041b      	lsls	r3, r3, #16
 800b44e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b452:	431a      	orrs	r2, r3
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	691b      	ldr	r3, [r3, #16]
 800b458:	3b01      	subs	r3, #1
 800b45a:	061b      	lsls	r3, r3, #24
 800b45c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b460:	4931      	ldr	r1, [pc, #196]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b462:	4313      	orrs	r3, r2
 800b464:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b466:	4b30      	ldr	r3, [pc, #192]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b46a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	695b      	ldr	r3, [r3, #20]
 800b472:	492d      	ldr	r1, [pc, #180]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b474:	4313      	orrs	r3, r2
 800b476:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b478:	4b2b      	ldr	r3, [pc, #172]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b47a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b47c:	f023 0220 	bic.w	r2, r3, #32
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	699b      	ldr	r3, [r3, #24]
 800b484:	4928      	ldr	r1, [pc, #160]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b486:	4313      	orrs	r3, r2
 800b488:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b48a:	4b27      	ldr	r3, [pc, #156]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b48c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b48e:	4a26      	ldr	r2, [pc, #152]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b490:	f023 0310 	bic.w	r3, r3, #16
 800b494:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b496:	4b24      	ldr	r3, [pc, #144]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b498:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b49a:	4b24      	ldr	r3, [pc, #144]	@ (800b52c <RCCEx_PLL2_Config+0x160>)
 800b49c:	4013      	ands	r3, r2
 800b49e:	687a      	ldr	r2, [r7, #4]
 800b4a0:	69d2      	ldr	r2, [r2, #28]
 800b4a2:	00d2      	lsls	r2, r2, #3
 800b4a4:	4920      	ldr	r1, [pc, #128]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4a6:	4313      	orrs	r3, r2
 800b4a8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b4aa:	4b1f      	ldr	r3, [pc, #124]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4ae:	4a1e      	ldr	r2, [pc, #120]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4b0:	f043 0310 	orr.w	r3, r3, #16
 800b4b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d106      	bne.n	800b4ca <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b4bc:	4b1a      	ldr	r3, [pc, #104]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4c0:	4a19      	ldr	r2, [pc, #100]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b4c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b4c8:	e00f      	b.n	800b4ea <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	2b01      	cmp	r3, #1
 800b4ce:	d106      	bne.n	800b4de <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b4d0:	4b15      	ldr	r3, [pc, #84]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4d4:	4a14      	ldr	r2, [pc, #80]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b4dc:	e005      	b.n	800b4ea <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b4de:	4b12      	ldr	r3, [pc, #72]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4e2:	4a11      	ldr	r2, [pc, #68]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b4e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b4ea:	4b0f      	ldr	r3, [pc, #60]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4a0e      	ldr	r2, [pc, #56]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b4f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b4f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4f6:	f7f6 fbdd 	bl	8001cb4 <HAL_GetTick>
 800b4fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b4fc:	e008      	b.n	800b510 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b4fe:	f7f6 fbd9 	bl	8001cb4 <HAL_GetTick>
 800b502:	4602      	mov	r2, r0
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	1ad3      	subs	r3, r2, r3
 800b508:	2b02      	cmp	r3, #2
 800b50a:	d901      	bls.n	800b510 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b50c:	2303      	movs	r3, #3
 800b50e:	e006      	b.n	800b51e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b510:	4b05      	ldr	r3, [pc, #20]	@ (800b528 <RCCEx_PLL2_Config+0x15c>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d0f0      	beq.n	800b4fe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b51c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3710      	adds	r7, #16
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	58024400 	.word	0x58024400
 800b52c:	ffff0007 	.word	0xffff0007

0800b530 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b084      	sub	sp, #16
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b53a:	2300      	movs	r3, #0
 800b53c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b53e:	4b53      	ldr	r3, [pc, #332]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b542:	f003 0303 	and.w	r3, r3, #3
 800b546:	2b03      	cmp	r3, #3
 800b548:	d101      	bne.n	800b54e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b54a:	2301      	movs	r3, #1
 800b54c:	e099      	b.n	800b682 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b54e:	4b4f      	ldr	r3, [pc, #316]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	4a4e      	ldr	r2, [pc, #312]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b554:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b558:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b55a:	f7f6 fbab 	bl	8001cb4 <HAL_GetTick>
 800b55e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b560:	e008      	b.n	800b574 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b562:	f7f6 fba7 	bl	8001cb4 <HAL_GetTick>
 800b566:	4602      	mov	r2, r0
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	1ad3      	subs	r3, r2, r3
 800b56c:	2b02      	cmp	r3, #2
 800b56e:	d901      	bls.n	800b574 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b570:	2303      	movs	r3, #3
 800b572:	e086      	b.n	800b682 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b574:	4b45      	ldr	r3, [pc, #276]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d1f0      	bne.n	800b562 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b580:	4b42      	ldr	r3, [pc, #264]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b584:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	051b      	lsls	r3, r3, #20
 800b58e:	493f      	ldr	r1, [pc, #252]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b590:	4313      	orrs	r3, r2
 800b592:	628b      	str	r3, [r1, #40]	@ 0x28
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	685b      	ldr	r3, [r3, #4]
 800b598:	3b01      	subs	r3, #1
 800b59a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	3b01      	subs	r3, #1
 800b5a4:	025b      	lsls	r3, r3, #9
 800b5a6:	b29b      	uxth	r3, r3
 800b5a8:	431a      	orrs	r2, r3
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	68db      	ldr	r3, [r3, #12]
 800b5ae:	3b01      	subs	r3, #1
 800b5b0:	041b      	lsls	r3, r3, #16
 800b5b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b5b6:	431a      	orrs	r2, r3
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	691b      	ldr	r3, [r3, #16]
 800b5bc:	3b01      	subs	r3, #1
 800b5be:	061b      	lsls	r3, r3, #24
 800b5c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b5c4:	4931      	ldr	r1, [pc, #196]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b5c6:	4313      	orrs	r3, r2
 800b5c8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b5ca:	4b30      	ldr	r3, [pc, #192]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b5cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	695b      	ldr	r3, [r3, #20]
 800b5d6:	492d      	ldr	r1, [pc, #180]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b5d8:	4313      	orrs	r3, r2
 800b5da:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b5dc:	4b2b      	ldr	r3, [pc, #172]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b5de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5e0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	699b      	ldr	r3, [r3, #24]
 800b5e8:	4928      	ldr	r1, [pc, #160]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b5ea:	4313      	orrs	r3, r2
 800b5ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b5ee:	4b27      	ldr	r3, [pc, #156]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b5f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f2:	4a26      	ldr	r2, [pc, #152]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b5f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b5fa:	4b24      	ldr	r3, [pc, #144]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b5fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b5fe:	4b24      	ldr	r3, [pc, #144]	@ (800b690 <RCCEx_PLL3_Config+0x160>)
 800b600:	4013      	ands	r3, r2
 800b602:	687a      	ldr	r2, [r7, #4]
 800b604:	69d2      	ldr	r2, [r2, #28]
 800b606:	00d2      	lsls	r2, r2, #3
 800b608:	4920      	ldr	r1, [pc, #128]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b60a:	4313      	orrs	r3, r2
 800b60c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b60e:	4b1f      	ldr	r3, [pc, #124]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b612:	4a1e      	ldr	r2, [pc, #120]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b618:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d106      	bne.n	800b62e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b620:	4b1a      	ldr	r3, [pc, #104]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b624:	4a19      	ldr	r2, [pc, #100]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b626:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b62a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b62c:	e00f      	b.n	800b64e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	2b01      	cmp	r3, #1
 800b632:	d106      	bne.n	800b642 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b634:	4b15      	ldr	r3, [pc, #84]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b638:	4a14      	ldr	r2, [pc, #80]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b63a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b63e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b640:	e005      	b.n	800b64e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b642:	4b12      	ldr	r3, [pc, #72]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b646:	4a11      	ldr	r2, [pc, #68]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b648:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b64c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b64e:	4b0f      	ldr	r3, [pc, #60]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4a0e      	ldr	r2, [pc, #56]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b658:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b65a:	f7f6 fb2b 	bl	8001cb4 <HAL_GetTick>
 800b65e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b660:	e008      	b.n	800b674 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b662:	f7f6 fb27 	bl	8001cb4 <HAL_GetTick>
 800b666:	4602      	mov	r2, r0
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	1ad3      	subs	r3, r2, r3
 800b66c:	2b02      	cmp	r3, #2
 800b66e:	d901      	bls.n	800b674 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b670:	2303      	movs	r3, #3
 800b672:	e006      	b.n	800b682 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b674:	4b05      	ldr	r3, [pc, #20]	@ (800b68c <RCCEx_PLL3_Config+0x15c>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d0f0      	beq.n	800b662 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b680:	7bfb      	ldrb	r3, [r7, #15]
}
 800b682:	4618      	mov	r0, r3
 800b684:	3710      	adds	r7, #16
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}
 800b68a:	bf00      	nop
 800b68c:	58024400 	.word	0x58024400
 800b690:	ffff0007 	.word	0xffff0007

0800b694 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b084      	sub	sp, #16
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d101      	bne.n	800b6a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e10f      	b.n	800b8c6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	4a87      	ldr	r2, [pc, #540]	@ (800b8d0 <HAL_SPI_Init+0x23c>)
 800b6b2:	4293      	cmp	r3, r2
 800b6b4:	d00f      	beq.n	800b6d6 <HAL_SPI_Init+0x42>
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	4a86      	ldr	r2, [pc, #536]	@ (800b8d4 <HAL_SPI_Init+0x240>)
 800b6bc:	4293      	cmp	r3, r2
 800b6be:	d00a      	beq.n	800b6d6 <HAL_SPI_Init+0x42>
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	4a84      	ldr	r2, [pc, #528]	@ (800b8d8 <HAL_SPI_Init+0x244>)
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d005      	beq.n	800b6d6 <HAL_SPI_Init+0x42>
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	68db      	ldr	r3, [r3, #12]
 800b6ce:	2b0f      	cmp	r3, #15
 800b6d0:	d901      	bls.n	800b6d6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e0f7      	b.n	800b8c6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f000 fef6 	bl	800c4c8 <SPI_GetPacketSize>
 800b6dc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	4a7b      	ldr	r2, [pc, #492]	@ (800b8d0 <HAL_SPI_Init+0x23c>)
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d00c      	beq.n	800b702 <HAL_SPI_Init+0x6e>
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	4a79      	ldr	r2, [pc, #484]	@ (800b8d4 <HAL_SPI_Init+0x240>)
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d007      	beq.n	800b702 <HAL_SPI_Init+0x6e>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	4a78      	ldr	r2, [pc, #480]	@ (800b8d8 <HAL_SPI_Init+0x244>)
 800b6f8:	4293      	cmp	r3, r2
 800b6fa:	d002      	beq.n	800b702 <HAL_SPI_Init+0x6e>
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	2b08      	cmp	r3, #8
 800b700:	d811      	bhi.n	800b726 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b706:	4a72      	ldr	r2, [pc, #456]	@ (800b8d0 <HAL_SPI_Init+0x23c>)
 800b708:	4293      	cmp	r3, r2
 800b70a:	d009      	beq.n	800b720 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a70      	ldr	r2, [pc, #448]	@ (800b8d4 <HAL_SPI_Init+0x240>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d004      	beq.n	800b720 <HAL_SPI_Init+0x8c>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	4a6f      	ldr	r2, [pc, #444]	@ (800b8d8 <HAL_SPI_Init+0x244>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d104      	bne.n	800b72a <HAL_SPI_Init+0x96>
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2b10      	cmp	r3, #16
 800b724:	d901      	bls.n	800b72a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b726:	2301      	movs	r3, #1
 800b728:	e0cd      	b.n	800b8c6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b730:	b2db      	uxtb	r3, r3
 800b732:	2b00      	cmp	r3, #0
 800b734:	d106      	bne.n	800b744 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2200      	movs	r2, #0
 800b73a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f7f5 feae 	bl	80014a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2202      	movs	r2, #2
 800b748:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	f022 0201 	bic.w	r2, r2, #1
 800b75a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	689b      	ldr	r3, [r3, #8]
 800b762:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800b766:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	699b      	ldr	r3, [r3, #24]
 800b76c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b770:	d119      	bne.n	800b7a6 <HAL_SPI_Init+0x112>
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	685b      	ldr	r3, [r3, #4]
 800b776:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b77a:	d103      	bne.n	800b784 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b780:	2b00      	cmp	r3, #0
 800b782:	d008      	beq.n	800b796 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d10c      	bne.n	800b7a6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b790:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b794:	d107      	bne.n	800b7a6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	681a      	ldr	r2, [r3, #0]
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b7a4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d00f      	beq.n	800b7d2 <HAL_SPI_Init+0x13e>
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	68db      	ldr	r3, [r3, #12]
 800b7b6:	2b06      	cmp	r3, #6
 800b7b8:	d90b      	bls.n	800b7d2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	430a      	orrs	r2, r1
 800b7ce:	601a      	str	r2, [r3, #0]
 800b7d0:	e007      	b.n	800b7e2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	681a      	ldr	r2, [r3, #0]
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b7e0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	69da      	ldr	r2, [r3, #28]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ea:	431a      	orrs	r2, r3
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	431a      	orrs	r2, r3
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7f4:	ea42 0103 	orr.w	r1, r2, r3
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	68da      	ldr	r2, [r3, #12]
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	430a      	orrs	r2, r1
 800b802:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b80c:	431a      	orrs	r2, r3
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b812:	431a      	orrs	r2, r3
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	699b      	ldr	r3, [r3, #24]
 800b818:	431a      	orrs	r2, r3
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	691b      	ldr	r3, [r3, #16]
 800b81e:	431a      	orrs	r2, r3
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	695b      	ldr	r3, [r3, #20]
 800b824:	431a      	orrs	r2, r3
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6a1b      	ldr	r3, [r3, #32]
 800b82a:	431a      	orrs	r2, r3
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	431a      	orrs	r2, r3
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b836:	431a      	orrs	r2, r3
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	689b      	ldr	r3, [r3, #8]
 800b83c:	431a      	orrs	r2, r3
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b842:	ea42 0103 	orr.w	r1, r2, r3
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	430a      	orrs	r2, r1
 800b850:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	685b      	ldr	r3, [r3, #4]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d113      	bne.n	800b882 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b86c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	689b      	ldr	r3, [r3, #8]
 800b874:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b880:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f022 0201 	bic.w	r2, r2, #1
 800b890:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d00a      	beq.n	800b8b4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	68db      	ldr	r3, [r3, #12]
 800b8a4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	430a      	orrs	r2, r1
 800b8b2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2201      	movs	r2, #1
 800b8c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800b8c4:	2300      	movs	r3, #0
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3710      	adds	r7, #16
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}
 800b8ce:	bf00      	nop
 800b8d0:	40013000 	.word	0x40013000
 800b8d4:	40003800 	.word	0x40003800
 800b8d8:	40003c00 	.word	0x40003c00

0800b8dc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b088      	sub	sp, #32
 800b8e0:	af02      	add	r7, sp, #8
 800b8e2:	60f8      	str	r0, [r7, #12]
 800b8e4:	60b9      	str	r1, [r7, #8]
 800b8e6:	603b      	str	r3, [r7, #0]
 800b8e8:	4613      	mov	r3, r2
 800b8ea:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	3320      	adds	r3, #32
 800b8f2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b8f4:	f7f6 f9de 	bl	8001cb4 <HAL_GetTick>
 800b8f8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b900:	b2db      	uxtb	r3, r3
 800b902:	2b01      	cmp	r3, #1
 800b904:	d001      	beq.n	800b90a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800b906:	2302      	movs	r3, #2
 800b908:	e1d1      	b.n	800bcae <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d002      	beq.n	800b916 <HAL_SPI_Transmit+0x3a>
 800b910:	88fb      	ldrh	r3, [r7, #6]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d101      	bne.n	800b91a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800b916:	2301      	movs	r3, #1
 800b918:	e1c9      	b.n	800bcae <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800b920:	2b01      	cmp	r3, #1
 800b922:	d101      	bne.n	800b928 <HAL_SPI_Transmit+0x4c>
 800b924:	2302      	movs	r3, #2
 800b926:	e1c2      	b.n	800bcae <HAL_SPI_Transmit+0x3d2>
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2201      	movs	r2, #1
 800b92c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2203      	movs	r2, #3
 800b934:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	68ba      	ldr	r2, [r7, #8]
 800b944:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	88fa      	ldrh	r2, [r7, #6]
 800b94a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	88fa      	ldrh	r2, [r7, #6]
 800b952:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	2200      	movs	r2, #0
 800b95a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	2200      	movs	r2, #0
 800b968:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	2200      	movs	r2, #0
 800b970:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	2200      	movs	r2, #0
 800b976:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800b980:	d108      	bne.n	800b994 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	681a      	ldr	r2, [r3, #0]
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b990:	601a      	str	r2, [r3, #0]
 800b992:	e009      	b.n	800b9a8 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	68db      	ldr	r3, [r3, #12]
 800b99a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800b9a6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	685a      	ldr	r2, [r3, #4]
 800b9ae:	4b96      	ldr	r3, [pc, #600]	@ (800bc08 <HAL_SPI_Transmit+0x32c>)
 800b9b0:	4013      	ands	r3, r2
 800b9b2:	88f9      	ldrh	r1, [r7, #6]
 800b9b4:	68fa      	ldr	r2, [r7, #12]
 800b9b6:	6812      	ldr	r2, [r2, #0]
 800b9b8:	430b      	orrs	r3, r1
 800b9ba:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	681a      	ldr	r2, [r3, #0]
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f042 0201 	orr.w	r2, r2, #1
 800b9ca:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	685b      	ldr	r3, [r3, #4]
 800b9d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b9d4:	d107      	bne.n	800b9e6 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681a      	ldr	r2, [r3, #0]
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b9e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	68db      	ldr	r3, [r3, #12]
 800b9ea:	2b0f      	cmp	r3, #15
 800b9ec:	d947      	bls.n	800ba7e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800b9ee:	e03f      	b.n	800ba70 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	695b      	ldr	r3, [r3, #20]
 800b9f6:	f003 0302 	and.w	r3, r3, #2
 800b9fa:	2b02      	cmp	r3, #2
 800b9fc:	d114      	bne.n	800ba28 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	6812      	ldr	r2, [r2, #0]
 800ba08:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ba0e:	1d1a      	adds	r2, r3, #4
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ba1a:	b29b      	uxth	r3, r3
 800ba1c:	3b01      	subs	r3, #1
 800ba1e:	b29a      	uxth	r2, r3
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800ba26:	e023      	b.n	800ba70 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba28:	f7f6 f944 	bl	8001cb4 <HAL_GetTick>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	1ad3      	subs	r3, r2, r3
 800ba32:	683a      	ldr	r2, [r7, #0]
 800ba34:	429a      	cmp	r2, r3
 800ba36:	d803      	bhi.n	800ba40 <HAL_SPI_Transmit+0x164>
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba3e:	d102      	bne.n	800ba46 <HAL_SPI_Transmit+0x16a>
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d114      	bne.n	800ba70 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ba46:	68f8      	ldr	r0, [r7, #12]
 800ba48:	f000 fc70 	bl	800c32c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba52:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	2201      	movs	r2, #1
 800ba60:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2200      	movs	r2, #0
 800ba68:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ba6c:	2303      	movs	r3, #3
 800ba6e:	e11e      	b.n	800bcae <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ba76:	b29b      	uxth	r3, r3
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d1b9      	bne.n	800b9f0 <HAL_SPI_Transmit+0x114>
 800ba7c:	e0f1      	b.n	800bc62 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	68db      	ldr	r3, [r3, #12]
 800ba82:	2b07      	cmp	r3, #7
 800ba84:	f240 80e6 	bls.w	800bc54 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ba88:	e05d      	b.n	800bb46 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	695b      	ldr	r3, [r3, #20]
 800ba90:	f003 0302 	and.w	r3, r3, #2
 800ba94:	2b02      	cmp	r3, #2
 800ba96:	d132      	bne.n	800bafe <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ba9e:	b29b      	uxth	r3, r3
 800baa0:	2b01      	cmp	r3, #1
 800baa2:	d918      	bls.n	800bad6 <HAL_SPI_Transmit+0x1fa>
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d014      	beq.n	800bad6 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	6812      	ldr	r2, [r2, #0]
 800bab6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800babc:	1d1a      	adds	r2, r3, #4
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bac8:	b29b      	uxth	r3, r3
 800baca:	3b02      	subs	r3, #2
 800bacc:	b29a      	uxth	r2, r3
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bad4:	e037      	b.n	800bb46 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bada:	881a      	ldrh	r2, [r3, #0]
 800badc:	697b      	ldr	r3, [r7, #20]
 800bade:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bae4:	1c9a      	adds	r2, r3, #2
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800baf0:	b29b      	uxth	r3, r3
 800baf2:	3b01      	subs	r3, #1
 800baf4:	b29a      	uxth	r2, r3
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bafc:	e023      	b.n	800bb46 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bafe:	f7f6 f8d9 	bl	8001cb4 <HAL_GetTick>
 800bb02:	4602      	mov	r2, r0
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	1ad3      	subs	r3, r2, r3
 800bb08:	683a      	ldr	r2, [r7, #0]
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d803      	bhi.n	800bb16 <HAL_SPI_Transmit+0x23a>
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb14:	d102      	bne.n	800bb1c <HAL_SPI_Transmit+0x240>
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d114      	bne.n	800bb46 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bb1c:	68f8      	ldr	r0, [r7, #12]
 800bb1e:	f000 fc05 	bl	800c32c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb28:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	2201      	movs	r2, #1
 800bb36:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bb42:	2303      	movs	r3, #3
 800bb44:	e0b3      	b.n	800bcae <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bb4c:	b29b      	uxth	r3, r3
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d19b      	bne.n	800ba8a <HAL_SPI_Transmit+0x1ae>
 800bb52:	e086      	b.n	800bc62 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	695b      	ldr	r3, [r3, #20]
 800bb5a:	f003 0302 	and.w	r3, r3, #2
 800bb5e:	2b02      	cmp	r3, #2
 800bb60:	d154      	bne.n	800bc0c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bb68:	b29b      	uxth	r3, r3
 800bb6a:	2b03      	cmp	r3, #3
 800bb6c:	d918      	bls.n	800bba0 <HAL_SPI_Transmit+0x2c4>
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb72:	2b40      	cmp	r3, #64	@ 0x40
 800bb74:	d914      	bls.n	800bba0 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	6812      	ldr	r2, [r2, #0]
 800bb80:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb86:	1d1a      	adds	r2, r3, #4
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bb92:	b29b      	uxth	r3, r3
 800bb94:	3b04      	subs	r3, #4
 800bb96:	b29a      	uxth	r2, r3
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bb9e:	e059      	b.n	800bc54 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	d917      	bls.n	800bbdc <HAL_SPI_Transmit+0x300>
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d013      	beq.n	800bbdc <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbb8:	881a      	ldrh	r2, [r3, #0]
 800bbba:	697b      	ldr	r3, [r7, #20]
 800bbbc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbc2:	1c9a      	adds	r2, r3, #2
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bbce:	b29b      	uxth	r3, r3
 800bbd0:	3b02      	subs	r3, #2
 800bbd2:	b29a      	uxth	r2, r3
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bbda:	e03b      	b.n	800bc54 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	3320      	adds	r3, #32
 800bbe6:	7812      	ldrb	r2, [r2, #0]
 800bbe8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bbee:	1c5a      	adds	r2, r3, #1
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	3b01      	subs	r3, #1
 800bbfe:	b29a      	uxth	r2, r3
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800bc06:	e025      	b.n	800bc54 <HAL_SPI_Transmit+0x378>
 800bc08:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc0c:	f7f6 f852 	bl	8001cb4 <HAL_GetTick>
 800bc10:	4602      	mov	r2, r0
 800bc12:	693b      	ldr	r3, [r7, #16]
 800bc14:	1ad3      	subs	r3, r2, r3
 800bc16:	683a      	ldr	r2, [r7, #0]
 800bc18:	429a      	cmp	r2, r3
 800bc1a:	d803      	bhi.n	800bc24 <HAL_SPI_Transmit+0x348>
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc22:	d102      	bne.n	800bc2a <HAL_SPI_Transmit+0x34e>
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d114      	bne.n	800bc54 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bc2a:	68f8      	ldr	r0, [r7, #12]
 800bc2c:	f000 fb7e 	bl	800c32c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bc36:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	2201      	movs	r2, #1
 800bc44:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bc50:	2303      	movs	r3, #3
 800bc52:	e02c      	b.n	800bcae <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bc5a:	b29b      	uxth	r3, r3
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	f47f af79 	bne.w	800bb54 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	9300      	str	r3, [sp, #0]
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	2108      	movs	r1, #8
 800bc6c:	68f8      	ldr	r0, [r7, #12]
 800bc6e:	f000 fbfd 	bl	800c46c <SPI_WaitOnFlagUntilTimeout>
 800bc72:	4603      	mov	r3, r0
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d007      	beq.n	800bc88 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bc7e:	f043 0220 	orr.w	r2, r3, #32
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800bc88:	68f8      	ldr	r0, [r7, #12]
 800bc8a:	f000 fb4f 	bl	800c32c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	2201      	movs	r2, #1
 800bc92:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d001      	beq.n	800bcac <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e000      	b.n	800bcae <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800bcac:	2300      	movs	r3, #0
  }
}
 800bcae:	4618      	mov	r0, r3
 800bcb0:	3718      	adds	r7, #24
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
 800bcb6:	bf00      	nop

0800bcb8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b08e      	sub	sp, #56	@ 0x38
 800bcbc:	af02      	add	r7, sp, #8
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	60b9      	str	r1, [r7, #8]
 800bcc2:	607a      	str	r2, [r7, #4]
 800bcc4:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	3320      	adds	r3, #32
 800bccc:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	3330      	adds	r3, #48	@ 0x30
 800bcd4:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcda:	095b      	lsrs	r3, r3, #5
 800bcdc:	b29b      	uxth	r3, r3
 800bcde:	3301      	adds	r3, #1
 800bce0:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bce2:	f7f5 ffe7 	bl	8001cb4 <HAL_GetTick>
 800bce6:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800bce8:	887b      	ldrh	r3, [r7, #2]
 800bcea:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800bcec:	887b      	ldrh	r3, [r7, #2]
 800bcee:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bcf6:	b2db      	uxtb	r3, r3
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d001      	beq.n	800bd00 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800bcfc:	2302      	movs	r3, #2
 800bcfe:	e310      	b.n	800c322 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d005      	beq.n	800bd12 <HAL_SPI_TransmitReceive+0x5a>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d002      	beq.n	800bd12 <HAL_SPI_TransmitReceive+0x5a>
 800bd0c:	887b      	ldrh	r3, [r7, #2]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d101      	bne.n	800bd16 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800bd12:	2301      	movs	r3, #1
 800bd14:	e305      	b.n	800c322 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d101      	bne.n	800bd24 <HAL_SPI_TransmitReceive+0x6c>
 800bd20:	2302      	movs	r3, #2
 800bd22:	e2fe      	b.n	800c322 <HAL_SPI_TransmitReceive+0x66a>
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	2201      	movs	r2, #1
 800bd28:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2205      	movs	r2, #5
 800bd30:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2200      	movs	r2, #0
 800bd38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	687a      	ldr	r2, [r7, #4]
 800bd40:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	887a      	ldrh	r2, [r7, #2]
 800bd46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	887a      	ldrh	r2, [r7, #2]
 800bd4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	68ba      	ldr	r2, [r7, #8]
 800bd56:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	887a      	ldrh	r2, [r7, #2]
 800bd5c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	887a      	ldrh	r2, [r7, #2]
 800bd64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	2200      	movs	r2, #0
 800bd72:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	68da      	ldr	r2, [r3, #12]
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800bd82:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4a70      	ldr	r2, [pc, #448]	@ (800bf4c <HAL_SPI_TransmitReceive+0x294>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d009      	beq.n	800bda2 <HAL_SPI_TransmitReceive+0xea>
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	4a6f      	ldr	r2, [pc, #444]	@ (800bf50 <HAL_SPI_TransmitReceive+0x298>)
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d004      	beq.n	800bda2 <HAL_SPI_TransmitReceive+0xea>
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	4a6d      	ldr	r2, [pc, #436]	@ (800bf54 <HAL_SPI_TransmitReceive+0x29c>)
 800bd9e:	4293      	cmp	r3, r2
 800bda0:	d102      	bne.n	800bda8 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800bda2:	2310      	movs	r3, #16
 800bda4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bda6:	e001      	b.n	800bdac <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800bda8:	2308      	movs	r3, #8
 800bdaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	685a      	ldr	r2, [r3, #4]
 800bdb2:	4b69      	ldr	r3, [pc, #420]	@ (800bf58 <HAL_SPI_TransmitReceive+0x2a0>)
 800bdb4:	4013      	ands	r3, r2
 800bdb6:	8879      	ldrh	r1, [r7, #2]
 800bdb8:	68fa      	ldr	r2, [r7, #12]
 800bdba:	6812      	ldr	r2, [r2, #0]
 800bdbc:	430b      	orrs	r3, r1
 800bdbe:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	681a      	ldr	r2, [r3, #0]
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	f042 0201 	orr.w	r2, r2, #1
 800bdce:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	685b      	ldr	r3, [r3, #4]
 800bdd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bdd8:	d107      	bne.n	800bdea <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	681a      	ldr	r2, [r3, #0]
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bde8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	68db      	ldr	r3, [r3, #12]
 800bdee:	2b0f      	cmp	r3, #15
 800bdf0:	f240 80a2 	bls.w	800bf38 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800bdf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdf6:	089b      	lsrs	r3, r3, #2
 800bdf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bdfa:	e094      	b.n	800bf26 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	695b      	ldr	r3, [r3, #20]
 800be02:	f003 0302 	and.w	r3, r3, #2
 800be06:	2b02      	cmp	r3, #2
 800be08:	d120      	bne.n	800be4c <HAL_SPI_TransmitReceive+0x194>
 800be0a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d01d      	beq.n	800be4c <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800be10:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800be12:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800be14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be16:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800be18:	429a      	cmp	r2, r3
 800be1a:	d217      	bcs.n	800be4c <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	6812      	ldr	r2, [r2, #0]
 800be26:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800be2c:	1d1a      	adds	r2, r3, #4
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800be38:	b29b      	uxth	r3, r3
 800be3a:	3b01      	subs	r3, #1
 800be3c:	b29a      	uxth	r2, r3
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800be4a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	695b      	ldr	r3, [r3, #20]
 800be52:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800be54:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be56:	2b00      	cmp	r3, #0
 800be58:	d065      	beq.n	800bf26 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	695b      	ldr	r3, [r3, #20]
 800be60:	f003 0301 	and.w	r3, r3, #1
 800be64:	2b01      	cmp	r3, #1
 800be66:	d118      	bne.n	800be9a <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800be70:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800be72:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800be78:	1d1a      	adds	r2, r3, #4
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800be84:	b29b      	uxth	r3, r3
 800be86:	3b01      	subs	r3, #1
 800be88:	b29a      	uxth	r2, r3
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800be96:	853b      	strh	r3, [r7, #40]	@ 0x28
 800be98:	e045      	b.n	800bf26 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800be9a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800be9c:	8bfb      	ldrh	r3, [r7, #30]
 800be9e:	429a      	cmp	r2, r3
 800bea0:	d21d      	bcs.n	800bede <HAL_SPI_TransmitReceive+0x226>
 800bea2:	697b      	ldr	r3, [r7, #20]
 800bea4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d018      	beq.n	800bede <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	681a      	ldr	r2, [r3, #0]
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800beb4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800beb6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bebc:	1d1a      	adds	r2, r3, #4
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bec8:	b29b      	uxth	r3, r3
 800beca:	3b01      	subs	r3, #1
 800becc:	b29a      	uxth	r2, r3
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800beda:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bedc:	e023      	b.n	800bf26 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bede:	f7f5 fee9 	bl	8001cb4 <HAL_GetTick>
 800bee2:	4602      	mov	r2, r0
 800bee4:	69bb      	ldr	r3, [r7, #24]
 800bee6:	1ad3      	subs	r3, r2, r3
 800bee8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800beea:	429a      	cmp	r2, r3
 800beec:	d803      	bhi.n	800bef6 <HAL_SPI_TransmitReceive+0x23e>
 800beee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bef4:	d102      	bne.n	800befc <HAL_SPI_TransmitReceive+0x244>
 800bef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d114      	bne.n	800bf26 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800befc:	68f8      	ldr	r0, [r7, #12]
 800befe:	f000 fa15 	bl	800c32c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf08:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	2201      	movs	r2, #1
 800bf16:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800bf22:	2303      	movs	r3, #3
 800bf24:	e1fd      	b.n	800c322 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bf26:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	f47f af67 	bne.w	800bdfc <HAL_SPI_TransmitReceive+0x144>
 800bf2e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	f47f af63 	bne.w	800bdfc <HAL_SPI_TransmitReceive+0x144>
 800bf36:	e1ce      	b.n	800c2d6 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	68db      	ldr	r3, [r3, #12]
 800bf3c:	2b07      	cmp	r3, #7
 800bf3e:	f240 81c2 	bls.w	800c2c6 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800bf42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf44:	085b      	lsrs	r3, r3, #1
 800bf46:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bf48:	e0c9      	b.n	800c0de <HAL_SPI_TransmitReceive+0x426>
 800bf4a:	bf00      	nop
 800bf4c:	40013000 	.word	0x40013000
 800bf50:	40003800 	.word	0x40003800
 800bf54:	40003c00 	.word	0x40003c00
 800bf58:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	695b      	ldr	r3, [r3, #20]
 800bf62:	f003 0302 	and.w	r3, r3, #2
 800bf66:	2b02      	cmp	r3, #2
 800bf68:	d11f      	bne.n	800bfaa <HAL_SPI_TransmitReceive+0x2f2>
 800bf6a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d01c      	beq.n	800bfaa <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800bf70:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bf72:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800bf74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf76:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800bf78:	429a      	cmp	r2, r3
 800bf7a:	d216      	bcs.n	800bfaa <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf80:	881a      	ldrh	r2, [r3, #0]
 800bf82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf84:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf8a:	1c9a      	adds	r2, r3, #2
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bf96:	b29b      	uxth	r3, r3
 800bf98:	3b01      	subs	r3, #1
 800bf9a:	b29a      	uxth	r2, r3
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800bfa8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	695b      	ldr	r3, [r3, #20]
 800bfb0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800bfb2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	f000 8092 	beq.w	800c0de <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	695b      	ldr	r3, [r3, #20]
 800bfc0:	f003 0301 	and.w	r3, r3, #1
 800bfc4:	2b01      	cmp	r3, #1
 800bfc6:	d118      	bne.n	800bffa <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bfcc:	6a3a      	ldr	r2, [r7, #32]
 800bfce:	8812      	ldrh	r2, [r2, #0]
 800bfd0:	b292      	uxth	r2, r2
 800bfd2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bfd8:	1c9a      	adds	r2, r3, #2
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bfe4:	b29b      	uxth	r3, r3
 800bfe6:	3b01      	subs	r3, #1
 800bfe8:	b29a      	uxth	r2, r3
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bff6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bff8:	e071      	b.n	800c0de <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800bffa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bffc:	8bfb      	ldrh	r3, [r7, #30]
 800bffe:	429a      	cmp	r2, r3
 800c000:	d228      	bcs.n	800c054 <HAL_SPI_TransmitReceive+0x39c>
 800c002:	697b      	ldr	r3, [r7, #20]
 800c004:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d023      	beq.n	800c054 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c010:	6a3a      	ldr	r2, [r7, #32]
 800c012:	8812      	ldrh	r2, [r2, #0]
 800c014:	b292      	uxth	r2, r2
 800c016:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c01c:	1c9a      	adds	r2, r3, #2
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c026:	6a3a      	ldr	r2, [r7, #32]
 800c028:	8812      	ldrh	r2, [r2, #0]
 800c02a:	b292      	uxth	r2, r2
 800c02c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c032:	1c9a      	adds	r2, r3, #2
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c03e:	b29b      	uxth	r3, r3
 800c040:	3b02      	subs	r3, #2
 800c042:	b29a      	uxth	r2, r3
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c050:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c052:	e044      	b.n	800c0de <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800c054:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c056:	2b01      	cmp	r3, #1
 800c058:	d11d      	bne.n	800c096 <HAL_SPI_TransmitReceive+0x3de>
 800c05a:	697b      	ldr	r3, [r7, #20]
 800c05c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c060:	2b00      	cmp	r3, #0
 800c062:	d018      	beq.n	800c096 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c068:	6a3a      	ldr	r2, [r7, #32]
 800c06a:	8812      	ldrh	r2, [r2, #0]
 800c06c:	b292      	uxth	r2, r2
 800c06e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c074:	1c9a      	adds	r2, r3, #2
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c080:	b29b      	uxth	r3, r3
 800c082:	3b01      	subs	r3, #1
 800c084:	b29a      	uxth	r2, r3
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c092:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c094:	e023      	b.n	800c0de <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c096:	f7f5 fe0d 	bl	8001cb4 <HAL_GetTick>
 800c09a:	4602      	mov	r2, r0
 800c09c:	69bb      	ldr	r3, [r7, #24]
 800c09e:	1ad3      	subs	r3, r2, r3
 800c0a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	d803      	bhi.n	800c0ae <HAL_SPI_TransmitReceive+0x3f6>
 800c0a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0ac:	d102      	bne.n	800c0b4 <HAL_SPI_TransmitReceive+0x3fc>
 800c0ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d114      	bne.n	800c0de <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800c0b4:	68f8      	ldr	r0, [r7, #12]
 800c0b6:	f000 f939 	bl	800c32c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2201      	movs	r2, #1
 800c0ce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800c0da:	2303      	movs	r3, #3
 800c0dc:	e121      	b.n	800c322 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c0de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	f47f af3b 	bne.w	800bf5c <HAL_SPI_TransmitReceive+0x2a4>
 800c0e6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	f47f af37 	bne.w	800bf5c <HAL_SPI_TransmitReceive+0x2a4>
 800c0ee:	e0f2      	b.n	800c2d6 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	695b      	ldr	r3, [r3, #20]
 800c0f6:	f003 0302 	and.w	r3, r3, #2
 800c0fa:	2b02      	cmp	r3, #2
 800c0fc:	d121      	bne.n	800c142 <HAL_SPI_TransmitReceive+0x48a>
 800c0fe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c100:	2b00      	cmp	r3, #0
 800c102:	d01e      	beq.n	800c142 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800c104:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800c106:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800c108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c10a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800c10c:	429a      	cmp	r2, r3
 800c10e:	d218      	bcs.n	800c142 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	3320      	adds	r3, #32
 800c11a:	7812      	ldrb	r2, [r2, #0]
 800c11c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c122:	1c5a      	adds	r2, r3, #1
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c12e:	b29b      	uxth	r3, r3
 800c130:	3b01      	subs	r3, #1
 800c132:	b29a      	uxth	r2, r3
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800c140:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	695b      	ldr	r3, [r3, #20]
 800c148:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800c14a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	f000 80ba 	beq.w	800c2c6 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	695b      	ldr	r3, [r3, #20]
 800c158:	f003 0301 	and.w	r3, r3, #1
 800c15c:	2b01      	cmp	r3, #1
 800c15e:	d11b      	bne.n	800c198 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c16c:	7812      	ldrb	r2, [r2, #0]
 800c16e:	b2d2      	uxtb	r2, r2
 800c170:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c176:	1c5a      	adds	r2, r3, #1
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c182:	b29b      	uxth	r3, r3
 800c184:	3b01      	subs	r3, #1
 800c186:	b29a      	uxth	r2, r3
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c194:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c196:	e096      	b.n	800c2c6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800c198:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800c19a:	8bfb      	ldrh	r3, [r7, #30]
 800c19c:	429a      	cmp	r2, r3
 800c19e:	d24a      	bcs.n	800c236 <HAL_SPI_TransmitReceive+0x57e>
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d045      	beq.n	800c236 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1b6:	7812      	ldrb	r2, [r2, #0]
 800c1b8:	b2d2      	uxtb	r2, r2
 800c1ba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1c0:	1c5a      	adds	r2, r3, #1
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1d2:	7812      	ldrb	r2, [r2, #0]
 800c1d4:	b2d2      	uxtb	r2, r2
 800c1d6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1dc:	1c5a      	adds	r2, r3, #1
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1ee:	7812      	ldrb	r2, [r2, #0]
 800c1f0:	b2d2      	uxtb	r2, r2
 800c1f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c1f8:	1c5a      	adds	r2, r3, #1
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c20a:	7812      	ldrb	r2, [r2, #0]
 800c20c:	b2d2      	uxtb	r2, r2
 800c20e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c214:	1c5a      	adds	r2, r3, #1
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c220:	b29b      	uxth	r3, r3
 800c222:	3b04      	subs	r3, #4
 800c224:	b29a      	uxth	r2, r3
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c232:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c234:	e047      	b.n	800c2c6 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800c236:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c238:	2b03      	cmp	r3, #3
 800c23a:	d820      	bhi.n	800c27e <HAL_SPI_TransmitReceive+0x5c6>
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800c242:	2b00      	cmp	r3, #0
 800c244:	d01b      	beq.n	800c27e <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c252:	7812      	ldrb	r2, [r2, #0]
 800c254:	b2d2      	uxtb	r2, r2
 800c256:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c25c:	1c5a      	adds	r2, r3, #1
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c268:	b29b      	uxth	r3, r3
 800c26a:	3b01      	subs	r3, #1
 800c26c:	b29a      	uxth	r2, r3
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c27a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800c27c:	e023      	b.n	800c2c6 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c27e:	f7f5 fd19 	bl	8001cb4 <HAL_GetTick>
 800c282:	4602      	mov	r2, r0
 800c284:	69bb      	ldr	r3, [r7, #24]
 800c286:	1ad3      	subs	r3, r2, r3
 800c288:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d803      	bhi.n	800c296 <HAL_SPI_TransmitReceive+0x5de>
 800c28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c290:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c294:	d102      	bne.n	800c29c <HAL_SPI_TransmitReceive+0x5e4>
 800c296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d114      	bne.n	800c2c6 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800c29c:	68f8      	ldr	r0, [r7, #12]
 800c29e:	f000 f845 	bl	800c32c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2a8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	2200      	movs	r2, #0
 800c2be:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800c2c2:	2303      	movs	r3, #3
 800c2c4:	e02d      	b.n	800c322 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800c2c6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	f47f af11 	bne.w	800c0f0 <HAL_SPI_TransmitReceive+0x438>
 800c2ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	f47f af0d 	bne.w	800c0f0 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800c2d6:	69bb      	ldr	r3, [r7, #24]
 800c2d8:	9300      	str	r3, [sp, #0]
 800c2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2dc:	2200      	movs	r2, #0
 800c2de:	2108      	movs	r1, #8
 800c2e0:	68f8      	ldr	r0, [r7, #12]
 800c2e2:	f000 f8c3 	bl	800c46c <SPI_WaitOnFlagUntilTimeout>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d007      	beq.n	800c2fc <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2f2:	f043 0220 	orr.w	r2, r3, #32
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800c2fc:	68f8      	ldr	r0, [r7, #12]
 800c2fe:	f000 f815 	bl	800c32c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	2201      	movs	r2, #1
 800c306:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	2200      	movs	r2, #0
 800c30e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d001      	beq.n	800c320 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800c31c:	2301      	movs	r3, #1
 800c31e:	e000      	b.n	800c322 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800c320:	2300      	movs	r3, #0
  }
}
 800c322:	4618      	mov	r0, r3
 800c324:	3730      	adds	r7, #48	@ 0x30
 800c326:	46bd      	mov	sp, r7
 800c328:	bd80      	pop	{r7, pc}
 800c32a:	bf00      	nop

0800c32c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800c32c:	b480      	push	{r7}
 800c32e:	b085      	sub	sp, #20
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	695b      	ldr	r3, [r3, #20]
 800c33a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	699a      	ldr	r2, [r3, #24]
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	f042 0208 	orr.w	r2, r2, #8
 800c34a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	699a      	ldr	r2, [r3, #24]
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	f042 0210 	orr.w	r2, r2, #16
 800c35a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	681a      	ldr	r2, [r3, #0]
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	f022 0201 	bic.w	r2, r2, #1
 800c36a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	6919      	ldr	r1, [r3, #16]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681a      	ldr	r2, [r3, #0]
 800c376:	4b3c      	ldr	r3, [pc, #240]	@ (800c468 <SPI_CloseTransfer+0x13c>)
 800c378:	400b      	ands	r3, r1
 800c37a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	689a      	ldr	r2, [r3, #8]
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c38a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c392:	b2db      	uxtb	r3, r3
 800c394:	2b04      	cmp	r3, #4
 800c396:	d014      	beq.n	800c3c2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	f003 0320 	and.w	r3, r3, #32
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d00f      	beq.n	800c3c2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3a8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	699a      	ldr	r2, [r3, #24]
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	f042 0220 	orr.w	r2, r2, #32
 800c3c0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c3c8:	b2db      	uxtb	r3, r3
 800c3ca:	2b03      	cmp	r3, #3
 800c3cc:	d014      	beq.n	800c3f8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d00f      	beq.n	800c3f8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3de:	f043 0204 	orr.w	r2, r3, #4
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	699a      	ldr	r2, [r3, #24]
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c3f6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d00f      	beq.n	800c422 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c408:	f043 0201 	orr.w	r2, r3, #1
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	699a      	ldr	r2, [r3, #24]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c420:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d00f      	beq.n	800c44c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c432:	f043 0208 	orr.w	r2, r3, #8
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	699a      	ldr	r2, [r3, #24]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c44a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2200      	movs	r2, #0
 800c450:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2200      	movs	r2, #0
 800c458:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800c45c:	bf00      	nop
 800c45e:	3714      	adds	r7, #20
 800c460:	46bd      	mov	sp, r7
 800c462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c466:	4770      	bx	lr
 800c468:	fffffc90 	.word	0xfffffc90

0800c46c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b084      	sub	sp, #16
 800c470:	af00      	add	r7, sp, #0
 800c472:	60f8      	str	r0, [r7, #12]
 800c474:	60b9      	str	r1, [r7, #8]
 800c476:	603b      	str	r3, [r7, #0]
 800c478:	4613      	mov	r3, r2
 800c47a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c47c:	e010      	b.n	800c4a0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c47e:	f7f5 fc19 	bl	8001cb4 <HAL_GetTick>
 800c482:	4602      	mov	r2, r0
 800c484:	69bb      	ldr	r3, [r7, #24]
 800c486:	1ad3      	subs	r3, r2, r3
 800c488:	683a      	ldr	r2, [r7, #0]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d803      	bhi.n	800c496 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c494:	d102      	bne.n	800c49c <SPI_WaitOnFlagUntilTimeout+0x30>
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d101      	bne.n	800c4a0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800c49c:	2303      	movs	r3, #3
 800c49e:	e00f      	b.n	800c4c0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	695a      	ldr	r2, [r3, #20]
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	4013      	ands	r3, r2
 800c4aa:	68ba      	ldr	r2, [r7, #8]
 800c4ac:	429a      	cmp	r2, r3
 800c4ae:	bf0c      	ite	eq
 800c4b0:	2301      	moveq	r3, #1
 800c4b2:	2300      	movne	r3, #0
 800c4b4:	b2db      	uxtb	r3, r3
 800c4b6:	461a      	mov	r2, r3
 800c4b8:	79fb      	ldrb	r3, [r7, #7]
 800c4ba:	429a      	cmp	r2, r3
 800c4bc:	d0df      	beq.n	800c47e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800c4be:	2300      	movs	r3, #0
}
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	3710      	adds	r7, #16
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}

0800c4c8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b085      	sub	sp, #20
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4d4:	095b      	lsrs	r3, r3, #5
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	3301      	adds	r3, #1
 800c4e0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	3307      	adds	r3, #7
 800c4e6:	08db      	lsrs	r3, r3, #3
 800c4e8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	68fa      	ldr	r2, [r7, #12]
 800c4ee:	fb02 f303 	mul.w	r3, r2, r3
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3714      	adds	r7, #20
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fc:	4770      	bx	lr
	...

0800c500 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b086      	sub	sp, #24
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
 800c508:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d101      	bne.n	800c514 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c510:	2301      	movs	r3, #1
 800c512:	e08f      	b.n	800c634 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d106      	bne.n	800c52e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2200      	movs	r2, #0
 800c524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c528:	6878      	ldr	r0, [r7, #4]
 800c52a:	f7f5 f821 	bl	8001570 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	2202      	movs	r2, #2
 800c532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	6899      	ldr	r1, [r3, #8]
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681a      	ldr	r2, [r3, #0]
 800c540:	4b3e      	ldr	r3, [pc, #248]	@ (800c63c <HAL_TIM_Encoder_Init+0x13c>)
 800c542:	400b      	ands	r3, r1
 800c544:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681a      	ldr	r2, [r3, #0]
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	3304      	adds	r3, #4
 800c54e:	4619      	mov	r1, r3
 800c550:	4610      	mov	r0, r2
 800c552:	f000 f909 	bl	800c768 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	689b      	ldr	r3, [r3, #8]
 800c55c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	699b      	ldr	r3, [r3, #24]
 800c564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	6a1b      	ldr	r3, [r3, #32]
 800c56c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	697a      	ldr	r2, [r7, #20]
 800c574:	4313      	orrs	r3, r2
 800c576:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c578:	693a      	ldr	r2, [r7, #16]
 800c57a:	4b31      	ldr	r3, [pc, #196]	@ (800c640 <HAL_TIM_Encoder_Init+0x140>)
 800c57c:	4013      	ands	r3, r2
 800c57e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	689a      	ldr	r2, [r3, #8]
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	699b      	ldr	r3, [r3, #24]
 800c588:	021b      	lsls	r3, r3, #8
 800c58a:	4313      	orrs	r3, r2
 800c58c:	693a      	ldr	r2, [r7, #16]
 800c58e:	4313      	orrs	r3, r2
 800c590:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c592:	693a      	ldr	r2, [r7, #16]
 800c594:	4b2b      	ldr	r3, [pc, #172]	@ (800c644 <HAL_TIM_Encoder_Init+0x144>)
 800c596:	4013      	ands	r3, r2
 800c598:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c59a:	693a      	ldr	r2, [r7, #16]
 800c59c:	4b2a      	ldr	r3, [pc, #168]	@ (800c648 <HAL_TIM_Encoder_Init+0x148>)
 800c59e:	4013      	ands	r3, r2
 800c5a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	68da      	ldr	r2, [r3, #12]
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	69db      	ldr	r3, [r3, #28]
 800c5aa:	021b      	lsls	r3, r3, #8
 800c5ac:	4313      	orrs	r3, r2
 800c5ae:	693a      	ldr	r2, [r7, #16]
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c5b4:	683b      	ldr	r3, [r7, #0]
 800c5b6:	691b      	ldr	r3, [r3, #16]
 800c5b8:	011a      	lsls	r2, r3, #4
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	6a1b      	ldr	r3, [r3, #32]
 800c5be:	031b      	lsls	r3, r3, #12
 800c5c0:	4313      	orrs	r3, r2
 800c5c2:	693a      	ldr	r2, [r7, #16]
 800c5c4:	4313      	orrs	r3, r2
 800c5c6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800c5ce:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800c5d6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c5d8:	683b      	ldr	r3, [r7, #0]
 800c5da:	685a      	ldr	r2, [r3, #4]
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	695b      	ldr	r3, [r3, #20]
 800c5e0:	011b      	lsls	r3, r3, #4
 800c5e2:	4313      	orrs	r3, r2
 800c5e4:	68fa      	ldr	r2, [r7, #12]
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	697a      	ldr	r2, [r7, #20]
 800c5f0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	693a      	ldr	r2, [r7, #16]
 800c5f8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	68fa      	ldr	r2, [r7, #12]
 800c600:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2201      	movs	r2, #1
 800c606:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2201      	movs	r2, #1
 800c60e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2201      	movs	r2, #1
 800c616:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2201      	movs	r2, #1
 800c61e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2201      	movs	r2, #1
 800c626:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2201      	movs	r2, #1
 800c62e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c632:	2300      	movs	r3, #0
}
 800c634:	4618      	mov	r0, r3
 800c636:	3718      	adds	r7, #24
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	fffebff8 	.word	0xfffebff8
 800c640:	fffffcfc 	.word	0xfffffcfc
 800c644:	fffff3f3 	.word	0xfffff3f3
 800c648:	ffff0f0f 	.word	0xffff0f0f

0800c64c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b084      	sub	sp, #16
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c65c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c664:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c66c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c674:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d110      	bne.n	800c69e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c67c:	7bfb      	ldrb	r3, [r7, #15]
 800c67e:	2b01      	cmp	r3, #1
 800c680:	d102      	bne.n	800c688 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800c682:	7b7b      	ldrb	r3, [r7, #13]
 800c684:	2b01      	cmp	r3, #1
 800c686:	d001      	beq.n	800c68c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800c688:	2301      	movs	r3, #1
 800c68a:	e069      	b.n	800c760 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2202      	movs	r2, #2
 800c690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2202      	movs	r2, #2
 800c698:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c69c:	e031      	b.n	800c702 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	2b04      	cmp	r3, #4
 800c6a2:	d110      	bne.n	800c6c6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c6a4:	7bbb      	ldrb	r3, [r7, #14]
 800c6a6:	2b01      	cmp	r3, #1
 800c6a8:	d102      	bne.n	800c6b0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c6aa:	7b3b      	ldrb	r3, [r7, #12]
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d001      	beq.n	800c6b4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e055      	b.n	800c760 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2202      	movs	r2, #2
 800c6b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	2202      	movs	r2, #2
 800c6c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c6c4:	e01d      	b.n	800c702 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c6c6:	7bfb      	ldrb	r3, [r7, #15]
 800c6c8:	2b01      	cmp	r3, #1
 800c6ca:	d108      	bne.n	800c6de <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c6cc:	7bbb      	ldrb	r3, [r7, #14]
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d105      	bne.n	800c6de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c6d2:	7b7b      	ldrb	r3, [r7, #13]
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d102      	bne.n	800c6de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c6d8:	7b3b      	ldrb	r3, [r7, #12]
 800c6da:	2b01      	cmp	r3, #1
 800c6dc:	d001      	beq.n	800c6e2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800c6de:	2301      	movs	r3, #1
 800c6e0:	e03e      	b.n	800c760 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2202      	movs	r2, #2
 800c6e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	2202      	movs	r2, #2
 800c6ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	2202      	movs	r2, #2
 800c6f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	2202      	movs	r2, #2
 800c6fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d003      	beq.n	800c710 <HAL_TIM_Encoder_Start+0xc4>
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	2b04      	cmp	r3, #4
 800c70c:	d008      	beq.n	800c720 <HAL_TIM_Encoder_Start+0xd4>
 800c70e:	e00f      	b.n	800c730 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	2201      	movs	r2, #1
 800c716:	2100      	movs	r1, #0
 800c718:	4618      	mov	r0, r3
 800c71a:	f000 f8c5 	bl	800c8a8 <TIM_CCxChannelCmd>
      break;
 800c71e:	e016      	b.n	800c74e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	2201      	movs	r2, #1
 800c726:	2104      	movs	r1, #4
 800c728:	4618      	mov	r0, r3
 800c72a:	f000 f8bd 	bl	800c8a8 <TIM_CCxChannelCmd>
      break;
 800c72e:	e00e      	b.n	800c74e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	2201      	movs	r2, #1
 800c736:	2100      	movs	r1, #0
 800c738:	4618      	mov	r0, r3
 800c73a:	f000 f8b5 	bl	800c8a8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	2201      	movs	r2, #1
 800c744:	2104      	movs	r1, #4
 800c746:	4618      	mov	r0, r3
 800c748:	f000 f8ae 	bl	800c8a8 <TIM_CCxChannelCmd>
      break;
 800c74c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	681a      	ldr	r2, [r3, #0]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	f042 0201 	orr.w	r2, r2, #1
 800c75c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c75e:	2300      	movs	r3, #0
}
 800c760:	4618      	mov	r0, r3
 800c762:	3710      	adds	r7, #16
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}

0800c768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c768:	b480      	push	{r7}
 800c76a:	b085      	sub	sp, #20
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
 800c770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	4a43      	ldr	r2, [pc, #268]	@ (800c888 <TIM_Base_SetConfig+0x120>)
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d013      	beq.n	800c7a8 <TIM_Base_SetConfig+0x40>
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c786:	d00f      	beq.n	800c7a8 <TIM_Base_SetConfig+0x40>
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	4a40      	ldr	r2, [pc, #256]	@ (800c88c <TIM_Base_SetConfig+0x124>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d00b      	beq.n	800c7a8 <TIM_Base_SetConfig+0x40>
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	4a3f      	ldr	r2, [pc, #252]	@ (800c890 <TIM_Base_SetConfig+0x128>)
 800c794:	4293      	cmp	r3, r2
 800c796:	d007      	beq.n	800c7a8 <TIM_Base_SetConfig+0x40>
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	4a3e      	ldr	r2, [pc, #248]	@ (800c894 <TIM_Base_SetConfig+0x12c>)
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d003      	beq.n	800c7a8 <TIM_Base_SetConfig+0x40>
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	4a3d      	ldr	r2, [pc, #244]	@ (800c898 <TIM_Base_SetConfig+0x130>)
 800c7a4:	4293      	cmp	r3, r2
 800c7a6:	d108      	bne.n	800c7ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	68fa      	ldr	r2, [r7, #12]
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	4a32      	ldr	r2, [pc, #200]	@ (800c888 <TIM_Base_SetConfig+0x120>)
 800c7be:	4293      	cmp	r3, r2
 800c7c0:	d01f      	beq.n	800c802 <TIM_Base_SetConfig+0x9a>
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7c8:	d01b      	beq.n	800c802 <TIM_Base_SetConfig+0x9a>
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	4a2f      	ldr	r2, [pc, #188]	@ (800c88c <TIM_Base_SetConfig+0x124>)
 800c7ce:	4293      	cmp	r3, r2
 800c7d0:	d017      	beq.n	800c802 <TIM_Base_SetConfig+0x9a>
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	4a2e      	ldr	r2, [pc, #184]	@ (800c890 <TIM_Base_SetConfig+0x128>)
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	d013      	beq.n	800c802 <TIM_Base_SetConfig+0x9a>
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	4a2d      	ldr	r2, [pc, #180]	@ (800c894 <TIM_Base_SetConfig+0x12c>)
 800c7de:	4293      	cmp	r3, r2
 800c7e0:	d00f      	beq.n	800c802 <TIM_Base_SetConfig+0x9a>
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	4a2c      	ldr	r2, [pc, #176]	@ (800c898 <TIM_Base_SetConfig+0x130>)
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	d00b      	beq.n	800c802 <TIM_Base_SetConfig+0x9a>
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	4a2b      	ldr	r2, [pc, #172]	@ (800c89c <TIM_Base_SetConfig+0x134>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d007      	beq.n	800c802 <TIM_Base_SetConfig+0x9a>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	4a2a      	ldr	r2, [pc, #168]	@ (800c8a0 <TIM_Base_SetConfig+0x138>)
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	d003      	beq.n	800c802 <TIM_Base_SetConfig+0x9a>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	4a29      	ldr	r2, [pc, #164]	@ (800c8a4 <TIM_Base_SetConfig+0x13c>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d108      	bne.n	800c814 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	68db      	ldr	r3, [r3, #12]
 800c80e:	68fa      	ldr	r2, [r7, #12]
 800c810:	4313      	orrs	r3, r2
 800c812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	695b      	ldr	r3, [r3, #20]
 800c81e:	4313      	orrs	r3, r2
 800c820:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	689a      	ldr	r2, [r3, #8]
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	681a      	ldr	r2, [r3, #0]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	4a14      	ldr	r2, [pc, #80]	@ (800c888 <TIM_Base_SetConfig+0x120>)
 800c836:	4293      	cmp	r3, r2
 800c838:	d00f      	beq.n	800c85a <TIM_Base_SetConfig+0xf2>
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	4a16      	ldr	r2, [pc, #88]	@ (800c898 <TIM_Base_SetConfig+0x130>)
 800c83e:	4293      	cmp	r3, r2
 800c840:	d00b      	beq.n	800c85a <TIM_Base_SetConfig+0xf2>
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	4a15      	ldr	r2, [pc, #84]	@ (800c89c <TIM_Base_SetConfig+0x134>)
 800c846:	4293      	cmp	r3, r2
 800c848:	d007      	beq.n	800c85a <TIM_Base_SetConfig+0xf2>
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	4a14      	ldr	r2, [pc, #80]	@ (800c8a0 <TIM_Base_SetConfig+0x138>)
 800c84e:	4293      	cmp	r3, r2
 800c850:	d003      	beq.n	800c85a <TIM_Base_SetConfig+0xf2>
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	4a13      	ldr	r2, [pc, #76]	@ (800c8a4 <TIM_Base_SetConfig+0x13c>)
 800c856:	4293      	cmp	r3, r2
 800c858:	d103      	bne.n	800c862 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	691a      	ldr	r2, [r3, #16]
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f043 0204 	orr.w	r2, r3, #4
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2201      	movs	r2, #1
 800c872:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	68fa      	ldr	r2, [r7, #12]
 800c878:	601a      	str	r2, [r3, #0]
}
 800c87a:	bf00      	nop
 800c87c:	3714      	adds	r7, #20
 800c87e:	46bd      	mov	sp, r7
 800c880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c884:	4770      	bx	lr
 800c886:	bf00      	nop
 800c888:	40010000 	.word	0x40010000
 800c88c:	40000400 	.word	0x40000400
 800c890:	40000800 	.word	0x40000800
 800c894:	40000c00 	.word	0x40000c00
 800c898:	40010400 	.word	0x40010400
 800c89c:	40014000 	.word	0x40014000
 800c8a0:	40014400 	.word	0x40014400
 800c8a4:	40014800 	.word	0x40014800

0800c8a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c8a8:	b480      	push	{r7}
 800c8aa:	b087      	sub	sp, #28
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	60f8      	str	r0, [r7, #12]
 800c8b0:	60b9      	str	r1, [r7, #8]
 800c8b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	f003 031f 	and.w	r3, r3, #31
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	fa02 f303 	lsl.w	r3, r2, r3
 800c8c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	6a1a      	ldr	r2, [r3, #32]
 800c8c6:	697b      	ldr	r3, [r7, #20]
 800c8c8:	43db      	mvns	r3, r3
 800c8ca:	401a      	ands	r2, r3
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	6a1a      	ldr	r2, [r3, #32]
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	f003 031f 	and.w	r3, r3, #31
 800c8da:	6879      	ldr	r1, [r7, #4]
 800c8dc:	fa01 f303 	lsl.w	r3, r1, r3
 800c8e0:	431a      	orrs	r2, r3
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	621a      	str	r2, [r3, #32]
}
 800c8e6:	bf00      	nop
 800c8e8:	371c      	adds	r7, #28
 800c8ea:	46bd      	mov	sp, r7
 800c8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f0:	4770      	bx	lr
	...

0800c8f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c8f4:	b480      	push	{r7}
 800c8f6:	b085      	sub	sp, #20
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
 800c8fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c904:	2b01      	cmp	r3, #1
 800c906:	d101      	bne.n	800c90c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c908:	2302      	movs	r3, #2
 800c90a:	e06d      	b.n	800c9e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	2201      	movs	r2, #1
 800c910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2202      	movs	r2, #2
 800c918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	685b      	ldr	r3, [r3, #4]
 800c922:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	689b      	ldr	r3, [r3, #8]
 800c92a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	4a30      	ldr	r2, [pc, #192]	@ (800c9f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c932:	4293      	cmp	r3, r2
 800c934:	d004      	beq.n	800c940 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4a2f      	ldr	r2, [pc, #188]	@ (800c9f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d108      	bne.n	800c952 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c946:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	685b      	ldr	r3, [r3, #4]
 800c94c:	68fa      	ldr	r2, [r7, #12]
 800c94e:	4313      	orrs	r3, r2
 800c950:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c958:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	68fa      	ldr	r2, [r7, #12]
 800c960:	4313      	orrs	r3, r2
 800c962:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	68fa      	ldr	r2, [r7, #12]
 800c96a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	4a20      	ldr	r2, [pc, #128]	@ (800c9f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c972:	4293      	cmp	r3, r2
 800c974:	d022      	beq.n	800c9bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c97e:	d01d      	beq.n	800c9bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	4a1d      	ldr	r2, [pc, #116]	@ (800c9fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c986:	4293      	cmp	r3, r2
 800c988:	d018      	beq.n	800c9bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	4a1c      	ldr	r2, [pc, #112]	@ (800ca00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c990:	4293      	cmp	r3, r2
 800c992:	d013      	beq.n	800c9bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	4a1a      	ldr	r2, [pc, #104]	@ (800ca04 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c99a:	4293      	cmp	r3, r2
 800c99c:	d00e      	beq.n	800c9bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	4a15      	ldr	r2, [pc, #84]	@ (800c9f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c9a4:	4293      	cmp	r3, r2
 800c9a6:	d009      	beq.n	800c9bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	4a16      	ldr	r2, [pc, #88]	@ (800ca08 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	d004      	beq.n	800c9bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	4a15      	ldr	r2, [pc, #84]	@ (800ca0c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c9b8:	4293      	cmp	r3, r2
 800c9ba:	d10c      	bne.n	800c9d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c9c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	689b      	ldr	r3, [r3, #8]
 800c9c8:	68ba      	ldr	r2, [r7, #8]
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	68ba      	ldr	r2, [r7, #8]
 800c9d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2201      	movs	r2, #1
 800c9da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c9e6:	2300      	movs	r3, #0
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	3714      	adds	r7, #20
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f2:	4770      	bx	lr
 800c9f4:	40010000 	.word	0x40010000
 800c9f8:	40010400 	.word	0x40010400
 800c9fc:	40000400 	.word	0x40000400
 800ca00:	40000800 	.word	0x40000800
 800ca04:	40000c00 	.word	0x40000c00
 800ca08:	40001800 	.word	0x40001800
 800ca0c:	40014000 	.word	0x40014000

0800ca10 <ESC_download_pre_objecthandler>:
uint32_t ESC_download_pre_objecthandler (uint16_t index,
      uint8_t subindex,
      void * data,
      size_t size,
      uint16_t flags)
{
 800ca10:	b590      	push	{r4, r7, lr}
 800ca12:	b089      	sub	sp, #36	@ 0x24
 800ca14:	af02      	add	r7, sp, #8
 800ca16:	60ba      	str	r2, [r7, #8]
 800ca18:	607b      	str	r3, [r7, #4]
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	81fb      	strh	r3, [r7, #14]
 800ca1e:	460b      	mov	r3, r1
 800ca20:	737b      	strb	r3, [r7, #13]
   if (IS_RXPDO (index) ||
 800ca22:	89fb      	ldrh	r3, [r7, #14]
 800ca24:	f5b3 5fb0 	cmp.w	r3, #5632	@ 0x1600
 800ca28:	d303      	bcc.n	800ca32 <ESC_download_pre_objecthandler+0x22>
 800ca2a:	89fb      	ldrh	r3, [r7, #14]
 800ca2c:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800ca30:	d311      	bcc.n	800ca56 <ESC_download_pre_objecthandler+0x46>
 800ca32:	89fb      	ldrh	r3, [r7, #14]
 800ca34:	f5b3 5fd0 	cmp.w	r3, #6656	@ 0x1a00
 800ca38:	d303      	bcc.n	800ca42 <ESC_download_pre_objecthandler+0x32>
       IS_TXPDO (index) ||
 800ca3a:	89fb      	ldrh	r3, [r7, #14]
 800ca3c:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800ca40:	d309      	bcc.n	800ca56 <ESC_download_pre_objecthandler+0x46>
 800ca42:	89fb      	ldrh	r3, [r7, #14]
 800ca44:	f641 4212 	movw	r2, #7186	@ 0x1c12
 800ca48:	4293      	cmp	r3, r2
 800ca4a:	d004      	beq.n	800ca56 <ESC_download_pre_objecthandler+0x46>
       index == RX_PDO_OBJIDX ||
 800ca4c:	89fb      	ldrh	r3, [r7, #14]
 800ca4e:	f641 4213 	movw	r2, #7187	@ 0x1c13
 800ca52:	4293      	cmp	r3, r2
 800ca54:	d112      	bne.n	800ca7c <ESC_download_pre_objecthandler+0x6c>
       index == TX_PDO_OBJIDX)
   {
      uint8_t minSub = ((flags & COMPLETE_ACCESS_FLAG) == 0) ? 0 : 1;
 800ca56:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800ca5a:	b29b      	uxth	r3, r3
 800ca5c:	0bdb      	lsrs	r3, r3, #15
 800ca5e:	b2db      	uxtb	r3, r3
 800ca60:	75fb      	strb	r3, [r7, #23]
      if (subindex > minSub && COE_maxSub (index) != 0)
 800ca62:	7b7a      	ldrb	r2, [r7, #13]
 800ca64:	7dfb      	ldrb	r3, [r7, #23]
 800ca66:	429a      	cmp	r2, r3
 800ca68:	d908      	bls.n	800ca7c <ESC_download_pre_objecthandler+0x6c>
 800ca6a:	89fb      	ldrh	r3, [r7, #14]
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	f004 f991 	bl	8010d94 <COE_maxSub>
 800ca72:	4603      	mov	r3, r0
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d001      	beq.n	800ca7c <ESC_download_pre_objecthandler+0x6c>
      {
         return ABORT_SUBINDEX0_NOT_ZERO;
 800ca78:	4b0a      	ldr	r3, [pc, #40]	@ (800caa4 <ESC_download_pre_objecthandler+0x94>)
 800ca7a:	e00f      	b.n	800ca9c <ESC_download_pre_objecthandler+0x8c>
      }
   }

   if (ESCvar.pre_object_download_hook)
 800ca7c:	4b0a      	ldr	r3, [pc, #40]	@ (800caa8 <ESC_download_pre_objecthandler+0x98>)
 800ca7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d00a      	beq.n	800ca9a <ESC_download_pre_objecthandler+0x8a>
   {
      return (ESCvar.pre_object_download_hook) (index,
 800ca84:	4b08      	ldr	r3, [pc, #32]	@ (800caa8 <ESC_download_pre_objecthandler+0x98>)
 800ca86:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 800ca88:	7b79      	ldrb	r1, [r7, #13]
 800ca8a:	89f8      	ldrh	r0, [r7, #14]
 800ca8c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ca8e:	9300      	str	r3, [sp, #0]
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	68ba      	ldr	r2, [r7, #8]
 800ca94:	47a0      	blx	r4
 800ca96:	4603      	mov	r3, r0
 800ca98:	e000      	b.n	800ca9c <ESC_download_pre_objecthandler+0x8c>
            data,
            size,
            flags);
   }

   return 0;
 800ca9a:	2300      	movs	r3, #0
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	371c      	adds	r7, #28
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd90      	pop	{r4, r7, pc}
 800caa4:	06010003 	.word	0x06010003
 800caa8:	24000be4 	.word	0x24000be4

0800caac <ESC_download_post_objecthandler>:
 * @param[in] index      = index of SDO download request to handle
 * @param[in] sub-index  = sub-index of SDO download request to handle
 * @return SDO abort code, or 0 on success
 */
uint32_t ESC_download_post_objecthandler (uint16_t index, uint8_t subindex, uint16_t flags)
{
 800caac:	b580      	push	{r7, lr}
 800caae:	b082      	sub	sp, #8
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	4603      	mov	r3, r0
 800cab4:	80fb      	strh	r3, [r7, #6]
 800cab6:	460b      	mov	r3, r1
 800cab8:	717b      	strb	r3, [r7, #5]
 800caba:	4613      	mov	r3, r2
 800cabc:	807b      	strh	r3, [r7, #2]
   if (ESCvar.post_object_download_hook != NULL)
 800cabe:	4b08      	ldr	r3, [pc, #32]	@ (800cae0 <ESC_download_post_objecthandler+0x34>)
 800cac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d007      	beq.n	800cad6 <ESC_download_post_objecthandler+0x2a>
   {
      return (ESCvar.post_object_download_hook)(index, subindex, flags);
 800cac6:	4b06      	ldr	r3, [pc, #24]	@ (800cae0 <ESC_download_post_objecthandler+0x34>)
 800cac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800caca:	887a      	ldrh	r2, [r7, #2]
 800cacc:	7979      	ldrb	r1, [r7, #5]
 800cace:	88f8      	ldrh	r0, [r7, #6]
 800cad0:	4798      	blx	r3
 800cad2:	4603      	mov	r3, r0
 800cad4:	e000      	b.n	800cad8 <ESC_download_post_objecthandler+0x2c>
   }

   return 0;
 800cad6:	2300      	movs	r3, #0
}
 800cad8:	4618      	mov	r0, r3
 800cada:	3708      	adds	r7, #8
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd80      	pop	{r7, pc}
 800cae0:	24000be4 	.word	0x24000be4

0800cae4 <ESC_upload_pre_objecthandler>:
uint32_t ESC_upload_pre_objecthandler (uint16_t index,
      uint8_t subindex,
      void * data,
      size_t *size,
      uint16_t flags)
{
 800cae4:	b590      	push	{r4, r7, lr}
 800cae6:	b087      	sub	sp, #28
 800cae8:	af02      	add	r7, sp, #8
 800caea:	60ba      	str	r2, [r7, #8]
 800caec:	607b      	str	r3, [r7, #4]
 800caee:	4603      	mov	r3, r0
 800caf0:	81fb      	strh	r3, [r7, #14]
 800caf2:	460b      	mov	r3, r1
 800caf4:	737b      	strb	r3, [r7, #13]
   if (ESCvar.pre_object_upload_hook != NULL)
 800caf6:	4b0a      	ldr	r3, [pc, #40]	@ (800cb20 <ESC_upload_pre_objecthandler+0x3c>)
 800caf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d00a      	beq.n	800cb14 <ESC_upload_pre_objecthandler+0x30>
   {
      return (ESCvar.pre_object_upload_hook) (index,
 800cafe:	4b08      	ldr	r3, [pc, #32]	@ (800cb20 <ESC_upload_pre_objecthandler+0x3c>)
 800cb00:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 800cb02:	7b79      	ldrb	r1, [r7, #13]
 800cb04:	89f8      	ldrh	r0, [r7, #14]
 800cb06:	8c3b      	ldrh	r3, [r7, #32]
 800cb08:	9300      	str	r3, [sp, #0]
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	68ba      	ldr	r2, [r7, #8]
 800cb0e:	47a0      	blx	r4
 800cb10:	4603      	mov	r3, r0
 800cb12:	e000      	b.n	800cb16 <ESC_upload_pre_objecthandler+0x32>
            data,
            size,
            flags);
   }

   return 0;
 800cb14:	2300      	movs	r3, #0
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	3714      	adds	r7, #20
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd90      	pop	{r4, r7, pc}
 800cb1e:	bf00      	nop
 800cb20:	24000be4 	.word	0x24000be4

0800cb24 <ESC_upload_post_objecthandler>:
 * @param[in] index      = index of SDO upload request to handle
 * @param[in] sub-index  = sub-index of SDO upload request to handle
 * @return SDO abort code, or 0 on success
 */
uint32_t ESC_upload_post_objecthandler (uint16_t index, uint8_t subindex, uint16_t flags)
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b082      	sub	sp, #8
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	80fb      	strh	r3, [r7, #6]
 800cb2e:	460b      	mov	r3, r1
 800cb30:	717b      	strb	r3, [r7, #5]
 800cb32:	4613      	mov	r3, r2
 800cb34:	807b      	strh	r3, [r7, #2]
   if (ESCvar.post_object_upload_hook != NULL)
 800cb36:	4b08      	ldr	r3, [pc, #32]	@ (800cb58 <ESC_upload_post_objecthandler+0x34>)
 800cb38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d007      	beq.n	800cb4e <ESC_upload_post_objecthandler+0x2a>
   {
      return (ESCvar.post_object_upload_hook)(index, subindex, flags);
 800cb3e:	4b06      	ldr	r3, [pc, #24]	@ (800cb58 <ESC_upload_post_objecthandler+0x34>)
 800cb40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cb42:	887a      	ldrh	r2, [r7, #2]
 800cb44:	7979      	ldrb	r1, [r7, #5]
 800cb46:	88f8      	ldrh	r0, [r7, #6]
 800cb48:	4798      	blx	r3
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	e000      	b.n	800cb50 <ESC_upload_post_objecthandler+0x2c>
   }

   return 0;
 800cb4e:	2300      	movs	r3, #0
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3708      	adds	r7, #8
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}
 800cb58:	24000be4 	.word	0x24000be4

0800cb5c <APP_safeoutput>:

/** Hook called from the slave stack ESC_stopoutputs to act on state changes
 * forcing us to stop outputs. Here we can set them to a safe state.
 */
void APP_safeoutput (void)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	af00      	add	r7, sp, #0
   DPRINT ("APP_safeoutput\n");

   if(ESCvar.safeoutput_override != NULL)
 800cb60:	4b04      	ldr	r3, [pc, #16]	@ (800cb74 <APP_safeoutput+0x18>)
 800cb62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d002      	beq.n	800cb6e <APP_safeoutput+0x12>
   {
      (ESCvar.safeoutput_override)();
 800cb68:	4b02      	ldr	r3, [pc, #8]	@ (800cb74 <APP_safeoutput+0x18>)
 800cb6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb6c:	4798      	blx	r3
   }
}
 800cb6e:	bf00      	nop
 800cb70:	bd80      	pop	{r7, pc}
 800cb72:	bf00      	nop
 800cb74:	24000be4 	.word	0x24000be4

0800cb78 <TXPDO_update>:

/** Write local process data to Sync Manager 3, Master Inputs.
 */
void TXPDO_update (void)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	af00      	add	r7, sp, #0
   if(ESCvar.txpdo_override != NULL)
 800cb7c:	4b0d      	ldr	r3, [pc, #52]	@ (800cbb4 <TXPDO_update+0x3c>)
 800cb7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d003      	beq.n	800cb8c <TXPDO_update+0x14>
   {
      (ESCvar.txpdo_override)();
 800cb84:	4b0b      	ldr	r3, [pc, #44]	@ (800cbb4 <TXPDO_update+0x3c>)
 800cb86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb88:	4798      	blx	r3
      {
         COE_pdoPack (txpdo, ESCvar.sm3mappings, SMmap3);
      }
      ESC_write (ESC_SM3_sma, txpdo, ESCvar.ESC_SM3_sml);
   }
}
 800cb8a:	e010      	b.n	800cbae <TXPDO_update+0x36>
         COE_pdoPack (txpdo, ESCvar.sm3mappings, SMmap3);
 800cb8c:	4b09      	ldr	r3, [pc, #36]	@ (800cbb4 <TXPDO_update+0x3c>)
 800cb8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cb92:	4a09      	ldr	r2, [pc, #36]	@ (800cbb8 <TXPDO_update+0x40>)
 800cb94:	4619      	mov	r1, r3
 800cb96:	4809      	ldr	r0, [pc, #36]	@ (800cbbc <TXPDO_update+0x44>)
 800cb98:	f004 f83c 	bl	8010c14 <COE_pdoPack>
      ESC_write (ESC_SM3_sma, txpdo, ESCvar.ESC_SM3_sml);
 800cb9c:	4b05      	ldr	r3, [pc, #20]	@ (800cbb4 <TXPDO_update+0x3c>)
 800cb9e:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800cba2:	461a      	mov	r2, r3
 800cba4:	4905      	ldr	r1, [pc, #20]	@ (800cbbc <TXPDO_update+0x44>)
 800cba6:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 800cbaa:	f004 f98b 	bl	8010ec4 <ESC_write>
}
 800cbae:	bf00      	nop
 800cbb0:	bd80      	pop	{r7, pc}
 800cbb2:	bf00      	nop
 800cbb4:	24000be4 	.word	0x24000be4
 800cbb8:	24000b3c 	.word	0x24000b3c
 800cbbc:	240014d8 	.word	0x240014d8

0800cbc0 <RXPDO_update>:

/** Read Sync Manager 2 to local process data, Master Outputs.
 */
void RXPDO_update (void)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	af00      	add	r7, sp, #0
   if(ESCvar.rxpdo_override != NULL)
 800cbc4:	4b0d      	ldr	r3, [pc, #52]	@ (800cbfc <RXPDO_update+0x3c>)
 800cbc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d003      	beq.n	800cbd4 <RXPDO_update+0x14>
   {
      (ESCvar.rxpdo_override)();
 800cbcc:	4b0b      	ldr	r3, [pc, #44]	@ (800cbfc <RXPDO_update+0x3c>)
 800cbce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cbd0:	4798      	blx	r3
      if (MAX_MAPPINGS_SM2 > 0)
      {
         COE_pdoUnpack (rxpdo, ESCvar.sm2mappings, SMmap2);
      }
   }
}
 800cbd2:	e010      	b.n	800cbf6 <RXPDO_update+0x36>
      ESC_read (ESC_SM2_sma, rxpdo, ESCvar.ESC_SM2_sml);
 800cbd4:	4b09      	ldr	r3, [pc, #36]	@ (800cbfc <RXPDO_update+0x3c>)
 800cbd6:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800cbda:	461a      	mov	r2, r3
 800cbdc:	4908      	ldr	r1, [pc, #32]	@ (800cc00 <RXPDO_update+0x40>)
 800cbde:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 800cbe2:	f004 f93b 	bl	8010e5c <ESC_read>
         COE_pdoUnpack (rxpdo, ESCvar.sm2mappings, SMmap2);
 800cbe6:	4b05      	ldr	r3, [pc, #20]	@ (800cbfc <RXPDO_update+0x3c>)
 800cbe8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cbec:	4a05      	ldr	r2, [pc, #20]	@ (800cc04 <RXPDO_update+0x44>)
 800cbee:	4619      	mov	r1, r3
 800cbf0:	4803      	ldr	r0, [pc, #12]	@ (800cc00 <RXPDO_update+0x40>)
 800cbf2:	f004 f871 	bl	8010cd8 <COE_pdoUnpack>
}
 800cbf6:	bf00      	nop
 800cbf8:	bd80      	pop	{r7, pc}
 800cbfa:	bf00      	nop
 800cbfc:	24000be4 	.word	0x24000be4
 800cc00:	240012d8 	.word	0x240012d8
 800cc04:	24000b0c 	.word	0x24000b0c

0800cc08 <DIG_process>:
/* Function to update local I/O, call read ethercat outputs, call
 * write ethercat inputs. Implement watch-dog counter to count-out if we have
 * made state change affecting the App.state.
 */
void DIG_process (uint8_t flags)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b082      	sub	sp, #8
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	4603      	mov	r3, r0
 800cc10:	71fb      	strb	r3, [r7, #7]
   /* Handle watchdog */
   if((flags & DIG_PROCESS_WD_FLAG) > 0)
 800cc12:	79fb      	ldrb	r3, [r7, #7]
 800cc14:	f003 0304 	and.w	r3, r3, #4
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	dd46      	ble.n	800ccaa <DIG_process+0xa2>
   {
      if (CC_ATOMIC_GET(watchdog) > 0)
 800cc1c:	4b4f      	ldr	r3, [pc, #316]	@ (800cd5c <DIG_process+0x154>)
 800cc1e:	f3bf 8f5b 	dmb	ish
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f3bf 8f5b 	dmb	ish
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	dd0c      	ble.n	800cc46 <DIG_process+0x3e>
      {
         CC_ATOMIC_SUB(watchdog, 1);
 800cc2c:	4b4b      	ldr	r3, [pc, #300]	@ (800cd5c <DIG_process+0x154>)
 800cc2e:	f3bf 8f5b 	dmb	ish
 800cc32:	e853 1f00 	ldrex	r1, [r3]
 800cc36:	f101 31ff 	add.w	r1, r1, #4294967295
 800cc3a:	e843 1200 	strex	r2, r1, [r3]
 800cc3e:	2a00      	cmp	r2, #0
 800cc40:	d1f7      	bne.n	800cc32 <DIG_process+0x2a>
 800cc42:	f3bf 8f5b 	dmb	ish
      }

      if ((CC_ATOMIC_GET(watchdog) <= 0) &&
 800cc46:	4b45      	ldr	r3, [pc, #276]	@ (800cd5c <DIG_process+0x154>)
 800cc48:	f3bf 8f5b 	dmb	ish
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f3bf 8f5b 	dmb	ish
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	dc14      	bgt.n	800cc80 <DIG_process+0x78>
          ((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0) &&
 800cc56:	4b42      	ldr	r3, [pc, #264]	@ (800cd60 <DIG_process+0x158>)
 800cc58:	f3bf 8f5b 	dmb	ish
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	f3bf 8f5b 	dmb	ish
 800cc62:	b2db      	uxtb	r3, r3
 800cc64:	f003 0302 	and.w	r3, r3, #2
      if ((CC_ATOMIC_GET(watchdog) <= 0) &&
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	dd09      	ble.n	800cc80 <DIG_process+0x78>
           (ESCvar.ESC_SM2_sml > 0))
 800cc6c:	4b3d      	ldr	r3, [pc, #244]	@ (800cd64 <DIG_process+0x15c>)
 800cc6e:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
          ((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0) &&
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d004      	beq.n	800cc80 <DIG_process+0x78>
      {
         DPRINT("DIG_process watchdog expired\n");
         ESC_ALstatusgotoerror((ESCsafeop | ESCerror), ALERR_WATCHDOG);
 800cc76:	211b      	movs	r1, #27
 800cc78:	2014      	movs	r0, #20
 800cc7a:	f000 f919 	bl	800ceb0 <ESC_ALstatusgotoerror>
 800cc7e:	e014      	b.n	800ccaa <DIG_process+0xa2>
      }
      else if(((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) == 0))
 800cc80:	4b37      	ldr	r3, [pc, #220]	@ (800cd60 <DIG_process+0x158>)
 800cc82:	f3bf 8f5b 	dmb	ish
 800cc86:	781b      	ldrb	r3, [r3, #0]
 800cc88:	f3bf 8f5b 	dmb	ish
 800cc8c:	b2db      	uxtb	r3, r3
 800cc8e:	f003 0302 	and.w	r3, r3, #2
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d109      	bne.n	800ccaa <DIG_process+0xa2>
      {
         CC_ATOMIC_SET(watchdog, ESCvar.watchdogcnt);
 800cc96:	4b33      	ldr	r3, [pc, #204]	@ (800cd64 <DIG_process+0x15c>)
 800cc98:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800cc9c:	461a      	mov	r2, r3
 800cc9e:	4b2f      	ldr	r3, [pc, #188]	@ (800cd5c <DIG_process+0x154>)
 800cca0:	f3bf 8f5b 	dmb	ish
 800cca4:	601a      	str	r2, [r3, #0]
 800cca6:	f3bf 8f5b 	dmb	ish
      }
   }

   /* Handle Outputs */
   if ((flags & DIG_PROCESS_OUTPUTS_FLAG) > 0)
 800ccaa:	79fb      	ldrb	r3, [r7, #7]
 800ccac:	f003 0302 	and.w	r3, r3, #2
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	dd30      	ble.n	800cd16 <DIG_process+0x10e>
   {
      if(((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0) &&
 800ccb4:	4b2a      	ldr	r3, [pc, #168]	@ (800cd60 <DIG_process+0x158>)
 800ccb6:	f3bf 8f5b 	dmb	ish
 800ccba:	781b      	ldrb	r3, [r3, #0]
 800ccbc:	f3bf 8f5b 	dmb	ish
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	f003 0302 	and.w	r3, r3, #2
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	dd15      	ble.n	800ccf6 <DIG_process+0xee>
         (ESCvar.ALevent & ESCREG_ALEVENT_SM2))
 800ccca:	4b26      	ldr	r3, [pc, #152]	@ (800cd64 <DIG_process+0x15c>)
 800cccc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ccd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0) &&
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d00e      	beq.n	800ccf6 <DIG_process+0xee>
      {
         RXPDO_update();
 800ccd8:	f7ff ff72 	bl	800cbc0 <RXPDO_update>
         CC_ATOMIC_SET(watchdog, ESCvar.watchdogcnt);
 800ccdc:	4b21      	ldr	r3, [pc, #132]	@ (800cd64 <DIG_process+0x15c>)
 800ccde:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800cce2:	461a      	mov	r2, r3
 800cce4:	4b1d      	ldr	r3, [pc, #116]	@ (800cd5c <DIG_process+0x154>)
 800cce6:	f3bf 8f5b 	dmb	ish
 800ccea:	601a      	str	r2, [r3, #0]
 800ccec:	f3bf 8f5b 	dmb	ish
         /* Set outputs */
         cb_set_outputs();
 800ccf0:	f7f4 f928 	bl	8000f44 <cb_set_outputs>
 800ccf4:	e00f      	b.n	800cd16 <DIG_process+0x10e>
      }
      else if (ESCvar.ALevent & ESCREG_ALEVENT_SM2)
 800ccf6:	4b1b      	ldr	r3, [pc, #108]	@ (800cd64 <DIG_process+0x15c>)
 800ccf8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ccfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d008      	beq.n	800cd16 <DIG_process+0x10e>
      {
         ESC_read (ESC_SM2_sma, rxpdo, ESCvar.ESC_SM2_sml);
 800cd04:	4b17      	ldr	r3, [pc, #92]	@ (800cd64 <DIG_process+0x15c>)
 800cd06:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800cd0a:	461a      	mov	r2, r3
 800cd0c:	4916      	ldr	r1, [pc, #88]	@ (800cd68 <DIG_process+0x160>)
 800cd0e:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 800cd12:	f004 f8a3 	bl	8010e5c <ESC_read>
      }
   }

   /* Call application */
   if ((flags & DIG_PROCESS_APP_HOOK_FLAG) > 0)
 800cd16:	79fb      	ldrb	r3, [r7, #7]
 800cd18:	f003 0308 	and.w	r3, r3, #8
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	dd06      	ble.n	800cd2e <DIG_process+0x126>
   {
      /* Call application callback if set */
      if (ESCvar.application_hook != NULL)
 800cd20:	4b10      	ldr	r3, [pc, #64]	@ (800cd64 <DIG_process+0x15c>)
 800cd22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d002      	beq.n	800cd2e <DIG_process+0x126>
      {
         (ESCvar.application_hook)();
 800cd28:	4b0e      	ldr	r3, [pc, #56]	@ (800cd64 <DIG_process+0x15c>)
 800cd2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd2c:	4798      	blx	r3
      }
   }

   /* Handle Inputs */
   if ((flags & DIG_PROCESS_INPUTS_FLAG) > 0)
 800cd2e:	79fb      	ldrb	r3, [r7, #7]
 800cd30:	f003 0301 	and.w	r3, r3, #1
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	dd0c      	ble.n	800cd52 <DIG_process+0x14a>
   {
      if(CC_ATOMIC_GET(ESCvar.App.state) > 0)
 800cd38:	4b09      	ldr	r3, [pc, #36]	@ (800cd60 <DIG_process+0x158>)
 800cd3a:	f3bf 8f5b 	dmb	ish
 800cd3e:	781b      	ldrb	r3, [r3, #0]
 800cd40:	f3bf 8f5b 	dmb	ish
 800cd44:	b2db      	uxtb	r3, r3
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d003      	beq.n	800cd52 <DIG_process+0x14a>
      {
         /* Update inputs */
         cb_get_inputs();
 800cd4a:	f7f4 f925 	bl	8000f98 <cb_get_inputs>
         TXPDO_update();
 800cd4e:	f7ff ff13 	bl	800cb78 <TXPDO_update>
      }
   }
}
 800cd52:	bf00      	nop
 800cd54:	3708      	adds	r7, #8
 800cd56:	46bd      	mov	sp, r7
 800cd58:	bd80      	pop	{r7, pc}
 800cd5a:	bf00      	nop
 800cd5c:	240012d0 	.word	0x240012d0
 800cd60:	24000ccd 	.word	0x24000ccd
 800cd64:	24000be4 	.word	0x24000be4
 800cd68:	240012d8 	.word	0x240012d8

0800cd6c <ecat_slv_poll>:
 * Polling function. It should be called periodically for an application 
 * when only SM2/DC interrupt is active.
 * Read and handle events for the EtherCAT state, status, mailbox and eeprom.
 */
void ecat_slv_poll (void)
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	af00      	add	r7, sp, #0
   /* Read local time from ESC*/
   ESC_read (ESCREG_LOCALTIME, (void *) &ESCvar.Time, sizeof (ESCvar.Time));
 800cd70:	2204      	movs	r2, #4
 800cd72:	4910      	ldr	r1, [pc, #64]	@ (800cdb4 <ecat_slv_poll+0x48>)
 800cd74:	f44f 6011 	mov.w	r0, #2320	@ 0x910
 800cd78:	f004 f870 	bl	8010e5c <ESC_read>
   ESCvar.Time = etohl (ESCvar.Time);
 800cd7c:	4b0e      	ldr	r3, [pc, #56]	@ (800cdb8 <ecat_slv_poll+0x4c>)
 800cd7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cd82:	4a0d      	ldr	r2, [pc, #52]	@ (800cdb8 <ecat_slv_poll+0x4c>)
 800cd84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

   /* Check the state machine */
   ESC_state();
 800cd88:	f001 f86e 	bl	800de68 <ESC_state>
   /* Check the SM activation event */
   ESC_sm_act_event();
 800cd8c:	f000 ff5e 	bl	800dc4c <ESC_sm_act_event>

   /* Check mailboxes */
   if (ESC_mbxprocess())
 800cd90:	f000 fc88 	bl	800d6a4 <ESC_mbxprocess>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d003      	beq.n	800cda2 <ecat_slv_poll+0x36>
   {
      ESC_coeprocess();
 800cd9a:	f003 fae1 	bl	8010360 <ESC_coeprocess>
      ESC_foeprocess();
#endif
#if USE_EOE
      ESC_eoeprocess();
#endif
      ESC_xoeprocess();
 800cd9e:	f000 fdb9 	bl	800d914 <ESC_xoeprocess>
#if USE_EOE
   ESC_eoeprocess_tx();
#endif

   /* Call emulated eeprom handler if set */
   if (ESCvar.esc_hw_eep_handler != NULL)
 800cda2:	4b05      	ldr	r3, [pc, #20]	@ (800cdb8 <ecat_slv_poll+0x4c>)
 800cda4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d002      	beq.n	800cdb0 <ecat_slv_poll+0x44>
   {
      (ESCvar.esc_hw_eep_handler)();
 800cdaa:	4b03      	ldr	r3, [pc, #12]	@ (800cdb8 <ecat_slv_poll+0x4c>)
 800cdac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cdae:	4798      	blx	r3
   }
}
 800cdb0:	bf00      	nop
 800cdb2:	bd80      	pop	{r7, pc}
 800cdb4:	24000cc4 	.word	0x24000cc4
 800cdb8:	24000be4 	.word	0x24000be4

0800cdbc <ecat_slv>:

/*
 * Poll all events in a free-run application
 */
void ecat_slv (void)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	af00      	add	r7, sp, #0
   ecat_slv_poll();
 800cdc0:	f7ff ffd4 	bl	800cd6c <ecat_slv_poll>
   DIG_process(DIG_PROCESS_WD_FLAG | DIG_PROCESS_OUTPUTS_FLAG |
 800cdc4:	200f      	movs	r0, #15
 800cdc6:	f7ff ff1f 	bl	800cc08 <DIG_process>
         DIG_PROCESS_APP_HOOK_FLAG | DIG_PROCESS_INPUTS_FLAG);
}
 800cdca:	bf00      	nop
 800cdcc:	bd80      	pop	{r7, pc}
	...

0800cdd0 <ecat_slv_init>:

/*
 * Initialize the slave stack.
 */
void ecat_slv_init (esc_cfg_t * config)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b082      	sub	sp, #8
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
   DPRINT ("Slave stack init started\n");

   /* Init watchdog */
   watchdog = config->watchdog_cnt;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	689b      	ldr	r3, [r3, #8]
 800cddc:	4a16      	ldr	r2, [pc, #88]	@ (800ce38 <ecat_slv_init+0x68>)
 800cdde:	6013      	str	r3, [r2, #0]

   /* Call stack configuration */
   ESC_config (config);
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f001 faab 	bl	800e33c <ESC_config>
   /* Call HW init */
   ESC_init (config);
 800cde6:	6878      	ldr	r0, [r7, #4]
 800cde8:	f004 f894 	bl	8010f14 <ESC_init>

   /*  wait until ESC is started up */
   while ((ESCvar.DLstatus & 0x0001) == 0)
 800cdec:	e00b      	b.n	800ce06 <ecat_slv_init+0x36>
   {
      ESC_read (ESCREG_DLSTATUS, (void *) &ESCvar.DLstatus,
 800cdee:	2202      	movs	r2, #2
 800cdf0:	4912      	ldr	r1, [pc, #72]	@ (800ce3c <ecat_slv_init+0x6c>)
 800cdf2:	f44f 7088 	mov.w	r0, #272	@ 0x110
 800cdf6:	f004 f831 	bl	8010e5c <ESC_read>
                sizeof (ESCvar.DLstatus));
      ESCvar.DLstatus = etohs (ESCvar.DLstatus);
 800cdfa:	4b11      	ldr	r3, [pc, #68]	@ (800ce40 <ecat_slv_init+0x70>)
 800cdfc:	f8b3 2086 	ldrh.w	r2, [r3, #134]	@ 0x86
 800ce00:	4b0f      	ldr	r3, [pc, #60]	@ (800ce40 <ecat_slv_init+0x70>)
 800ce02:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
   while ((ESCvar.DLstatus & 0x0001) == 0)
 800ce06:	4b0e      	ldr	r3, [pc, #56]	@ (800ce40 <ecat_slv_init+0x70>)
 800ce08:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800ce0c:	f003 0301 	and.w	r3, r3, #1
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d0ec      	beq.n	800cdee <ecat_slv_init+0x1e>
   /* Init EoE */
   EOE_init ();
#endif

   /* reset ESC to init state */
   ESC_ALstatus (ESCinit);
 800ce14:	2001      	movs	r0, #1
 800ce16:	f000 f82f 	bl	800ce78 <ESC_ALstatus>
   ESC_ALerror (ALERR_NONE);
 800ce1a:	2000      	movs	r0, #0
 800ce1c:	f000 f812 	bl	800ce44 <ESC_ALerror>
   ESC_stopmbx ();
 800ce20:	f000 fa88 	bl	800d334 <ESC_stopmbx>
   ESC_stopinput ();
 800ce24:	f000 feb4 	bl	800db90 <ESC_stopinput>
   ESC_stopoutput ();
 800ce28:	f000 fef8 	bl	800dc1c <ESC_stopoutput>
   /* Init Object Dictionary default values */
   COE_initDefaultValues ();
 800ce2c:	f003 fe86 	bl	8010b3c <COE_initDefaultValues>
}
 800ce30:	bf00      	nop
 800ce32:	3708      	adds	r7, #8
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}
 800ce38:	240012d0 	.word	0x240012d0
 800ce3c:	24000c6a 	.word	0x24000c6a
 800ce40:	24000be4 	.word	0x24000be4

0800ce44 <ESC_ALerror>:
/** Write AL Status Code to the ESC.
 *
 * @param[in] errornumber   = Write an by EtherCAT specified Error number register 0x134 AL Status Code
 */
void ESC_ALerror (uint16_t errornumber)
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b084      	sub	sp, #16
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	80fb      	strh	r3, [r7, #6]
   uint16_t dummy;
   ESCvar.ALerror = errornumber;
 800ce4e:	4a09      	ldr	r2, [pc, #36]	@ (800ce74 <ESC_ALerror+0x30>)
 800ce50:	88fb      	ldrh	r3, [r7, #6]
 800ce52:	f8a2 3084 	strh.w	r3, [r2, #132]	@ 0x84
   dummy = htoes (errornumber);
 800ce56:	88fb      	ldrh	r3, [r7, #6]
 800ce58:	81fb      	strh	r3, [r7, #14]
   ESC_write (ESCREG_ALERROR, &dummy, sizeof (dummy));
 800ce5a:	f107 030e 	add.w	r3, r7, #14
 800ce5e:	2202      	movs	r2, #2
 800ce60:	4619      	mov	r1, r3
 800ce62:	f44f 709a 	mov.w	r0, #308	@ 0x134
 800ce66:	f004 f82d 	bl	8010ec4 <ESC_write>
}
 800ce6a:	bf00      	nop
 800ce6c:	3710      	adds	r7, #16
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bd80      	pop	{r7, pc}
 800ce72:	bf00      	nop
 800ce74:	24000be4 	.word	0x24000be4

0800ce78 <ESC_ALstatus>:
 *
 * @param[in] status   = Write current slave status to register 0x130 AL Status
 * reflecting actual state and error indication if present
 */
void ESC_ALstatus (uint8_t status)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b084      	sub	sp, #16
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	4603      	mov	r3, r0
 800ce80:	71fb      	strb	r3, [r7, #7]
   uint16_t dummy;
   ESCvar.ALstatus = status;
 800ce82:	79fb      	ldrb	r3, [r7, #7]
 800ce84:	b29a      	uxth	r2, r3
 800ce86:	4b09      	ldr	r3, [pc, #36]	@ (800ceac <ESC_ALstatus+0x34>)
 800ce88:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
   dummy = htoes ((uint16_t) status);
 800ce8c:	79fb      	ldrb	r3, [r7, #7]
 800ce8e:	b29b      	uxth	r3, r3
 800ce90:	81fb      	strh	r3, [r7, #14]
   ESC_write (ESCREG_ALSTATUS, &dummy, sizeof (dummy));
 800ce92:	f107 030e 	add.w	r3, r7, #14
 800ce96:	2202      	movs	r2, #2
 800ce98:	4619      	mov	r1, r3
 800ce9a:	f44f 7098 	mov.w	r0, #304	@ 0x130
 800ce9e:	f004 f811 	bl	8010ec4 <ESC_write>
}
 800cea2:	bf00      	nop
 800cea4:	3710      	adds	r7, #16
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd80      	pop	{r7, pc}
 800ceaa:	bf00      	nop
 800ceac:	24000be4 	.word	0x24000be4

0800ceb0 <ESC_ALstatusgotoerror>:
 * reflecting actual state and error indication if present
 * @param[in] errornumber   = Write an by EtherCAT specified Error number
 * register 0x134 AL Status Code
 */
void ESC_ALstatusgotoerror (uint8_t status, uint16_t errornumber)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b084      	sub	sp, #16
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	460a      	mov	r2, r1
 800ceba:	71fb      	strb	r3, [r7, #7]
 800cebc:	4613      	mov	r3, r2
 800cebe:	80bb      	strh	r3, [r7, #4]
   uint8_t an, as;

   if(status & ESCop)
 800cec0:	79fb      	ldrb	r3, [r7, #7]
 800cec2:	f003 0308 	and.w	r3, r3, #8
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d145      	bne.n	800cf56 <ESC_ALstatusgotoerror+0xa6>
   {
      /* Erroneous input, ignore */
      return;
   }
   /* Mask error ack of current state */
   as = ESCvar.ALstatus & ESCREG_AL_ERRACKMASK;
 800ceca:	4b25      	ldr	r3, [pc, #148]	@ (800cf60 <ESC_ALstatusgotoerror+0xb0>)
 800cecc:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	f003 030f 	and.w	r3, r3, #15
 800ced6:	b2db      	uxtb	r3, r3
 800ced8:	73bb      	strb	r3, [r7, #14]
   an = as;
 800ceda:	7bbb      	ldrb	r3, [r7, #14]
 800cedc:	73fb      	strb	r3, [r7, #15]
   /* Set the state transition, new state in high bits and old in bits  */
   as = (uint8_t)(((status & ESCREG_AL_ERRACKMASK) << 4) | (as & 0x0f));
 800cede:	79fb      	ldrb	r3, [r7, #7]
 800cee0:	011b      	lsls	r3, r3, #4
 800cee2:	b25a      	sxtb	r2, r3
 800cee4:	7bbb      	ldrb	r3, [r7, #14]
 800cee6:	b25b      	sxtb	r3, r3
 800cee8:	f003 030f 	and.w	r3, r3, #15
 800ceec:	b25b      	sxtb	r3, r3
 800ceee:	4313      	orrs	r3, r2
 800cef0:	b25b      	sxtb	r3, r3
 800cef2:	b2db      	uxtb	r3, r3
 800cef4:	73bb      	strb	r3, [r7, #14]
   /* Call post state change hook case it have been configured  */
   if (ESCvar.pre_state_change_hook != NULL)
 800cef6:	4b1a      	ldr	r3, [pc, #104]	@ (800cf60 <ESC_ALstatusgotoerror+0xb0>)
 800cef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d007      	beq.n	800cf0e <ESC_ALstatusgotoerror+0x5e>
   {
      ESCvar.pre_state_change_hook (&as, &an);
 800cefe:	4b18      	ldr	r3, [pc, #96]	@ (800cf60 <ESC_ALstatusgotoerror+0xb0>)
 800cf00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf02:	f107 010f 	add.w	r1, r7, #15
 800cf06:	f107 020e 	add.w	r2, r7, #14
 800cf0a:	4610      	mov	r0, r2
 800cf0c:	4798      	blx	r3
   }
   /* Stop outputs if active */
   if ((CC_ATOMIC_GET(ESCvar.App.state) & APPSTATE_OUTPUT) > 0)
 800cf0e:	4b15      	ldr	r3, [pc, #84]	@ (800cf64 <ESC_ALstatusgotoerror+0xb4>)
 800cf10:	f3bf 8f5b 	dmb	ish
 800cf14:	781b      	ldrb	r3, [r3, #0]
 800cf16:	f3bf 8f5b 	dmb	ish
 800cf1a:	b2db      	uxtb	r3, r3
 800cf1c:	f003 0302 	and.w	r3, r3, #2
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	dd01      	ble.n	800cf28 <ESC_ALstatusgotoerror+0x78>
   {
      ESC_stopoutput();
 800cf24:	f000 fe7a 	bl	800dc1c <ESC_stopoutput>
   }
   ESC_ALerror(errornumber);
 800cf28:	88bb      	ldrh	r3, [r7, #4]
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f7ff ff8a 	bl	800ce44 <ESC_ALerror>
   ESC_ALstatus(status);
 800cf30:	79fb      	ldrb	r3, [r7, #7]
 800cf32:	4618      	mov	r0, r3
 800cf34:	f7ff ffa0 	bl	800ce78 <ESC_ALstatus>
   an = status;
 800cf38:	79fb      	ldrb	r3, [r7, #7]
 800cf3a:	73fb      	strb	r3, [r7, #15]
   /* Call post state change hook case it have been configured  */
   if (ESCvar.post_state_change_hook != NULL)
 800cf3c:	4b08      	ldr	r3, [pc, #32]	@ (800cf60 <ESC_ALstatusgotoerror+0xb0>)
 800cf3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d009      	beq.n	800cf58 <ESC_ALstatusgotoerror+0xa8>
   {
      ESCvar.post_state_change_hook (&as, &an);
 800cf44:	4b06      	ldr	r3, [pc, #24]	@ (800cf60 <ESC_ALstatusgotoerror+0xb0>)
 800cf46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf48:	f107 010f 	add.w	r1, r7, #15
 800cf4c:	f107 020e 	add.w	r2, r7, #14
 800cf50:	4610      	mov	r0, r2
 800cf52:	4798      	blx	r3
 800cf54:	e000      	b.n	800cf58 <ESC_ALstatusgotoerror+0xa8>
      return;
 800cf56:	bf00      	nop
   }
}
 800cf58:	3710      	adds	r7, #16
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	24000be4 	.word	0x24000be4
 800cf64:	24000ccd 	.word	0x24000ccd

0800cf68 <ESC_SMack>:
 * Sync Manager event Bit 3 in ALevent. The result is not used.
 *
 * @param[in] n   = Read Sync Manager no. n
 */
void ESC_SMack (uint8_t n)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b084      	sub	sp, #16
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	4603      	mov	r3, r0
 800cf70:	71fb      	strb	r3, [r7, #7]
   uint8_t dummy;
   ESC_read ((uint16_t)(ESCREG_SM0ACTIVATE + (n << 3)), &dummy, 1);
 800cf72:	79fb      	ldrb	r3, [r7, #7]
 800cf74:	b29b      	uxth	r3, r3
 800cf76:	00db      	lsls	r3, r3, #3
 800cf78:	b29b      	uxth	r3, r3
 800cf7a:	f603 0306 	addw	r3, r3, #2054	@ 0x806
 800cf7e:	b29b      	uxth	r3, r3
 800cf80:	f107 010f 	add.w	r1, r7, #15
 800cf84:	2201      	movs	r2, #1
 800cf86:	4618      	mov	r0, r3
 800cf88:	f003 ff68 	bl	8010e5c <ESC_read>
}
 800cf8c:	bf00      	nop
 800cf8e:	3710      	adds	r7, #16
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <ESC_SMstatus>:
 * result in global variable ESCvar.SM[n].
 *
 * @param[in] n   = Read Sync Manager no. n
 */
void ESC_SMstatus (uint8_t n)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b084      	sub	sp, #16
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	71fb      	strb	r3, [r7, #7]
   _ESCsm2 *sm;
   sm = (_ESCsm2 *)&ESCvar.SM[n];
 800cf9e:	79fb      	ldrb	r3, [r7, #7]
 800cfa0:	3317      	adds	r3, #23
 800cfa2:	00db      	lsls	r3, r3, #3
 800cfa4:	4a0a      	ldr	r2, [pc, #40]	@ (800cfd0 <ESC_SMstatus+0x3c>)
 800cfa6:	4413      	add	r3, r2
 800cfa8:	3304      	adds	r3, #4
 800cfaa:	60fb      	str	r3, [r7, #12]
   ESC_read ((uint16_t)(ESCREG_SM0STATUS + (n << 3)), &(sm->Status), 1);
 800cfac:	79fb      	ldrb	r3, [r7, #7]
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	00db      	lsls	r3, r3, #3
 800cfb2:	b29b      	uxth	r3, r3
 800cfb4:	f603 0305 	addw	r3, r3, #2053	@ 0x805
 800cfb8:	b298      	uxth	r0, r3
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	3305      	adds	r3, #5
 800cfbe:	2201      	movs	r2, #1
 800cfc0:	4619      	mov	r1, r3
 800cfc2:	f003 ff4b 	bl	8010e5c <ESC_read>
}
 800cfc6:	bf00      	nop
 800cfc8:	3710      	adds	r7, #16
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}
 800cfce:	bf00      	nop
 800cfd0:	24000be4 	.word	0x24000be4

0800cfd4 <ESC_SMwritepdi>:
/** Write ESCvar.SM[n] data to ESC PDI control register 0x807(+ offset to SyncManager n).
 *
 * @param[in] n   = Write to Sync Manager no. n
 */
void ESC_SMwritepdi (uint8_t n)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b084      	sub	sp, #16
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	4603      	mov	r3, r0
 800cfdc:	71fb      	strb	r3, [r7, #7]
   _ESCsm2 *sm;
   sm = (_ESCsm2 *)&ESCvar.SM[n];
 800cfde:	79fb      	ldrb	r3, [r7, #7]
 800cfe0:	3317      	adds	r3, #23
 800cfe2:	00db      	lsls	r3, r3, #3
 800cfe4:	4a0a      	ldr	r2, [pc, #40]	@ (800d010 <ESC_SMwritepdi+0x3c>)
 800cfe6:	4413      	add	r3, r2
 800cfe8:	3304      	adds	r3, #4
 800cfea:	60fb      	str	r3, [r7, #12]
   ESC_write ((uint16_t)(ESCREG_SM0PDI + (n << 3)), &(sm->ActPDI), 1);
 800cfec:	79fb      	ldrb	r3, [r7, #7]
 800cfee:	b29b      	uxth	r3, r3
 800cff0:	00db      	lsls	r3, r3, #3
 800cff2:	b29b      	uxth	r3, r3
 800cff4:	f603 0307 	addw	r3, r3, #2055	@ 0x807
 800cff8:	b298      	uxth	r0, r3
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	3307      	adds	r3, #7
 800cffe:	2201      	movs	r2, #1
 800d000:	4619      	mov	r1, r3
 800d002:	f003 ff5f 	bl	8010ec4 <ESC_write>
}
 800d006:	bf00      	nop
 800d008:	3710      	adds	r7, #16
 800d00a:	46bd      	mov	sp, r7
 800d00c:	bd80      	pop	{r7, pc}
 800d00e:	bf00      	nop
 800d010:	24000be4 	.word	0x24000be4

0800d014 <ESC_SMenable>:
/** Write 0 to Bit0 in SM PDI control register 0x807(+ offset to SyncManager n) to Activate the Sync Manager n.
 *
 * @param[in] n   = Write to Sync Manager no. n
 */
void ESC_SMenable (uint8_t n)
{
 800d014:	b580      	push	{r7, lr}
 800d016:	b084      	sub	sp, #16
 800d018:	af00      	add	r7, sp, #0
 800d01a:	4603      	mov	r3, r0
 800d01c:	71fb      	strb	r3, [r7, #7]
   _ESCsm2 *sm;
   sm = (_ESCsm2 *)&ESCvar.SM[n];
 800d01e:	79fb      	ldrb	r3, [r7, #7]
 800d020:	3317      	adds	r3, #23
 800d022:	00db      	lsls	r3, r3, #3
 800d024:	4a09      	ldr	r2, [pc, #36]	@ (800d04c <ESC_SMenable+0x38>)
 800d026:	4413      	add	r3, r2
 800d028:	3304      	adds	r3, #4
 800d02a:	60fb      	str	r3, [r7, #12]
   sm->ActPDI &= (uint8_t)~ESCREG_SMENABLE_BIT;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	79db      	ldrb	r3, [r3, #7]
 800d030:	f023 0301 	bic.w	r3, r3, #1
 800d034:	b2da      	uxtb	r2, r3
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	71da      	strb	r2, [r3, #7]
   ESC_SMwritepdi (n);
 800d03a:	79fb      	ldrb	r3, [r7, #7]
 800d03c:	4618      	mov	r0, r3
 800d03e:	f7ff ffc9 	bl	800cfd4 <ESC_SMwritepdi>
}
 800d042:	bf00      	nop
 800d044:	3710      	adds	r7, #16
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}
 800d04a:	bf00      	nop
 800d04c:	24000be4 	.word	0x24000be4

0800d050 <ESC_SMdisable>:
/** Write 1 to Bit0 in SM PDI control register 0x807(+ offset to SyncManager n) to De-activte the Sync Manager n.
 *
 * @param[in] n   = Write to Sync Manager no. n
 */
void ESC_SMdisable (uint8_t n)
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b084      	sub	sp, #16
 800d054:	af00      	add	r7, sp, #0
 800d056:	4603      	mov	r3, r0
 800d058:	71fb      	strb	r3, [r7, #7]
   _ESCsm2 *sm;
   sm = (_ESCsm2 *)&ESCvar.SM[n];
 800d05a:	79fb      	ldrb	r3, [r7, #7]
 800d05c:	3317      	adds	r3, #23
 800d05e:	00db      	lsls	r3, r3, #3
 800d060:	4a09      	ldr	r2, [pc, #36]	@ (800d088 <ESC_SMdisable+0x38>)
 800d062:	4413      	add	r3, r2
 800d064:	3304      	adds	r3, #4
 800d066:	60fb      	str	r3, [r7, #12]
   sm->ActPDI |= ESCREG_SMENABLE_BIT;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	79db      	ldrb	r3, [r3, #7]
 800d06c:	f043 0301 	orr.w	r3, r3, #1
 800d070:	b2da      	uxtb	r2, r3
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	71da      	strb	r2, [r3, #7]
   ESC_SMwritepdi (n);
 800d076:	79fb      	ldrb	r3, [r7, #7]
 800d078:	4618      	mov	r0, r3
 800d07a:	f7ff ffab 	bl	800cfd4 <ESC_SMwritepdi>
}
 800d07e:	bf00      	nop
 800d080:	3710      	adds	r7, #16
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}
 800d086:	bf00      	nop
 800d088:	24000be4 	.word	0x24000be4

0800d08c <ESC_address>:
/** Read Configured Station Address register 0x010 assigned by the Master.
 *
 */
void ESC_address (void)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	af00      	add	r7, sp, #0
   ESC_read (ESCREG_ADDRESS, (void *) &ESCvar.address, sizeof (ESCvar.address));
 800d090:	2202      	movs	r2, #2
 800d092:	4906      	ldr	r1, [pc, #24]	@ (800d0ac <ESC_address+0x20>)
 800d094:	2010      	movs	r0, #16
 800d096:	f003 fee1 	bl	8010e5c <ESC_read>
   ESCvar.address = etohs (ESCvar.address);
 800d09a:	4b05      	ldr	r3, [pc, #20]	@ (800d0b0 <ESC_address+0x24>)
 800d09c:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 800d0a0:	4b03      	ldr	r3, [pc, #12]	@ (800d0b0 <ESC_address+0x24>)
 800d0a2:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
}
 800d0a6:	bf00      	nop
 800d0a8:	bd80      	pop	{r7, pc}
 800d0aa:	bf00      	nop
 800d0ac:	24000c6c 	.word	0x24000c6c
 800d0b0:	24000be4 	.word	0x24000be4

0800d0b4 <ESC_SYNCactivation>:
/** Read SYNC Out Unit activation registers 0x981
 *
 * @return value of register Activation.
 */
uint8_t ESC_SYNCactivation (void)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b082      	sub	sp, #8
 800d0b8:	af00      	add	r7, sp, #0
   uint8_t activation;
   ESC_read (ESCREG_SYNC_ACT, &activation, sizeof(activation));
 800d0ba:	1dfb      	adds	r3, r7, #7
 800d0bc:	2201      	movs	r2, #1
 800d0be:	4619      	mov	r1, r3
 800d0c0:	f640 1081 	movw	r0, #2433	@ 0x981
 800d0c4:	f003 feca 	bl	8010e5c <ESC_read>
   return activation;
 800d0c8:	79fb      	ldrb	r3, [r7, #7]
}
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	3708      	adds	r7, #8
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}
	...

0800d0d4 <ESC_checkDC>:
/** Validate the DC values if the SYNC unit is activated.
 *
 * @return = 0 if OK, else ERROR code to be set by caller.
 */
uint16_t ESC_checkDC (void)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b082      	sub	sp, #8
 800d0d8:	af00      	add	r7, sp, #0
   uint16_t ret = 0;
 800d0da:	2300      	movs	r3, #0
 800d0dc:	80fb      	strh	r3, [r7, #6]

   uint8_t sync_act = ESC_SYNCactivation();
 800d0de:	f7ff ffe9 	bl	800d0b4 <ESC_SYNCactivation>
 800d0e2:	4603      	mov	r3, r0
 800d0e4:	717b      	strb	r3, [r7, #5]
   /* Do we need to check sync settings? */
   if((sync_act & (ESCREG_SYNC_ACT_ACTIVATED | ESCREG_SYNC_AUTO_ACTIVATED)) > 0)
 800d0e6:	797b      	ldrb	r3, [r7, #5]
 800d0e8:	f003 0309 	and.w	r3, r3, #9
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	dd0b      	ble.n	800d108 <ESC_checkDC+0x34>
   {
      /* Trigger a by the application given DC check handler, return error if
       *  non is given
       */
      ret = ALERR_DCINVALIDSYNCCFG;
 800d0f0:	2330      	movs	r3, #48	@ 0x30
 800d0f2:	80fb      	strh	r3, [r7, #6]
      if(ESCvar.esc_check_dc_handler != NULL)
 800d0f4:	4b0b      	ldr	r3, [pc, #44]	@ (800d124 <ESC_checkDC+0x50>)
 800d0f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d00d      	beq.n	800d118 <ESC_checkDC+0x44>
      {
         ret = (ESCvar.esc_check_dc_handler)();
 800d0fc:	4b09      	ldr	r3, [pc, #36]	@ (800d124 <ESC_checkDC+0x50>)
 800d0fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d100:	4798      	blx	r3
 800d102:	4603      	mov	r3, r0
 800d104:	80fb      	strh	r3, [r7, #6]
 800d106:	e007      	b.n	800d118 <ESC_checkDC+0x44>
      }
   }
   else
   {
      ESCvar.dcsync = 0;
 800d108:	4b06      	ldr	r3, [pc, #24]	@ (800d124 <ESC_checkDC+0x50>)
 800d10a:	2200      	movs	r2, #0
 800d10c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      ESCvar.synccounter = 0;
 800d110:	4b04      	ldr	r3, [pc, #16]	@ (800d124 <ESC_checkDC+0x50>)
 800d112:	2200      	movs	r2, #0
 800d114:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
   }

   return ret;
 800d118:	88fb      	ldrh	r3, [r7, #6]
}
 800d11a:	4618      	mov	r0, r3
 800d11c:	3708      	adds	r7, #8
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
 800d122:	bf00      	nop
 800d124:	24000be4 	.word	0x24000be4

0800d128 <ESC_checkmbx>:
 * @param[in] state   = Current state request read from ALControl 0x0120
 * @return if all Mailbox values is correct we return incoming state request, otherwise
 * we return state Init with Error flag set.
 */
uint8_t ESC_checkmbx (uint8_t state)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b084      	sub	sp, #16
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	4603      	mov	r3, r0
 800d130:	71fb      	strb	r3, [r7, #7]
   _ESCsm2 *SM;
   ESC_read (ESCREG_SM0, (void *) &ESCvar.SM[0], sizeof (ESCvar.SM[0]));
 800d132:	2208      	movs	r2, #8
 800d134:	4934      	ldr	r1, [pc, #208]	@ (800d208 <ESC_checkmbx+0xe0>)
 800d136:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800d13a:	f003 fe8f 	bl	8010e5c <ESC_read>
   ESC_read (ESCREG_SM1, (void *) &ESCvar.SM[1], sizeof (ESCvar.SM[1]));
 800d13e:	2208      	movs	r2, #8
 800d140:	4932      	ldr	r1, [pc, #200]	@ (800d20c <ESC_checkmbx+0xe4>)
 800d142:	f640 0008 	movw	r0, #2056	@ 0x808
 800d146:	f003 fe89 	bl	8010e5c <ESC_read>
   SM = (_ESCsm2 *) & ESCvar.SM[0];
 800d14a:	4b2f      	ldr	r3, [pc, #188]	@ (800d208 <ESC_checkmbx+0xe0>)
 800d14c:	60fb      	str	r3, [r7, #12]
   if ((etohs (SM->PSA) != ESC_MBX0_sma) || (etohs (SM->Length) != ESC_MBX0_sml)
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	881b      	ldrh	r3, [r3, #0]
 800d152:	b29a      	uxth	r2, r3
 800d154:	4b2e      	ldr	r3, [pc, #184]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d158:	881b      	ldrh	r3, [r3, #0]
 800d15a:	429a      	cmp	r2, r3
 800d15c:	d116      	bne.n	800d18c <ESC_checkmbx+0x64>
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	885b      	ldrh	r3, [r3, #2]
 800d162:	b29a      	uxth	r2, r3
 800d164:	4b2a      	ldr	r3, [pc, #168]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d168:	885b      	ldrh	r3, [r3, #2]
 800d16a:	429a      	cmp	r2, r3
 800d16c:	d10e      	bne.n	800d18c <ESC_checkmbx+0x64>
       || (SM->Command != ESC_MBX0_smc) || (ESCvar.SM[0].ECsm == 0))
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	791a      	ldrb	r2, [r3, #4]
 800d172:	4b27      	ldr	r3, [pc, #156]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d176:	799b      	ldrb	r3, [r3, #6]
 800d178:	429a      	cmp	r2, r3
 800d17a:	d107      	bne.n	800d18c <ESC_checkmbx+0x64>
 800d17c:	4b24      	ldr	r3, [pc, #144]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d17e:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800d182:	f003 0301 	and.w	r3, r3, #1
 800d186:	b2db      	uxtb	r3, r3
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d10b      	bne.n	800d1a4 <ESC_checkmbx+0x7c>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM0;
 800d18c:	4b20      	ldr	r3, [pc, #128]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d18e:	2201      	movs	r2, #1
 800d190:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      ESC_SMdisable (0);
 800d194:	2000      	movs	r0, #0
 800d196:	f7ff ff5b 	bl	800d050 <ESC_SMdisable>
      ESC_SMdisable (1);
 800d19a:	2001      	movs	r0, #1
 800d19c:	f7ff ff58 	bl	800d050 <ESC_SMdisable>
      return (uint8_t) (ESCinit | ESCerror);      //fail state change
 800d1a0:	2311      	movs	r3, #17
 800d1a2:	e02d      	b.n	800d200 <ESC_checkmbx+0xd8>
   }
   SM = (_ESCsm2 *) & ESCvar.SM[1];
 800d1a4:	4b19      	ldr	r3, [pc, #100]	@ (800d20c <ESC_checkmbx+0xe4>)
 800d1a6:	60fb      	str	r3, [r7, #12]
   if ((etohs (SM->PSA) != ESC_MBX1_sma) || (etohs (SM->Length) != ESC_MBX1_sml)
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	881b      	ldrh	r3, [r3, #0]
 800d1ac:	b29a      	uxth	r2, r3
 800d1ae:	4b18      	ldr	r3, [pc, #96]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d1b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1b2:	881b      	ldrh	r3, [r3, #0]
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d116      	bne.n	800d1e6 <ESC_checkmbx+0xbe>
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	885b      	ldrh	r3, [r3, #2]
 800d1bc:	b29a      	uxth	r2, r3
 800d1be:	4b14      	ldr	r3, [pc, #80]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d1c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1c2:	885b      	ldrh	r3, [r3, #2]
 800d1c4:	429a      	cmp	r2, r3
 800d1c6:	d10e      	bne.n	800d1e6 <ESC_checkmbx+0xbe>
       || (SM->Command != ESC_MBX1_smc) || (ESCvar.SM[1].ECsm == 0))
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	791a      	ldrb	r2, [r3, #4]
 800d1cc:	4b10      	ldr	r3, [pc, #64]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d1ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1d0:	799b      	ldrb	r3, [r3, #6]
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d107      	bne.n	800d1e6 <ESC_checkmbx+0xbe>
 800d1d6:	4b0e      	ldr	r3, [pc, #56]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d1d8:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 800d1dc:	f003 0301 	and.w	r3, r3, #1
 800d1e0:	b2db      	uxtb	r3, r3
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d10b      	bne.n	800d1fe <ESC_checkmbx+0xd6>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM1;
 800d1e6:	4b0a      	ldr	r3, [pc, #40]	@ (800d210 <ESC_checkmbx+0xe8>)
 800d1e8:	2202      	movs	r2, #2
 800d1ea:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      ESC_SMdisable (0);
 800d1ee:	2000      	movs	r0, #0
 800d1f0:	f7ff ff2e 	bl	800d050 <ESC_SMdisable>
      ESC_SMdisable (1);
 800d1f4:	2001      	movs	r0, #1
 800d1f6:	f7ff ff2b 	bl	800d050 <ESC_SMdisable>
      return ESCinit | ESCerror;        //fail state change
 800d1fa:	2311      	movs	r3, #17
 800d1fc:	e000      	b.n	800d200 <ESC_checkmbx+0xd8>
   }
   return state;
 800d1fe:	79fb      	ldrb	r3, [r7, #7]
}
 800d200:	4618      	mov	r0, r3
 800d202:	3710      	adds	r7, #16
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}
 800d208:	24000ca0 	.word	0x24000ca0
 800d20c:	24000ca8 	.word	0x24000ca8
 800d210:	24000be4 	.word	0x24000be4

0800d214 <ESC_startmbx>:
 * @param[in] state   = Current state request read from ALControl 0x0120
 * @return if all Mailbox values is correct we return incoming state, otherwise
 * we return state Init with Error flag set.
 */
uint8_t ESC_startmbx (uint8_t state)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b082      	sub	sp, #8
 800d218:	af00      	add	r7, sp, #0
 800d21a:	4603      	mov	r3, r0
 800d21c:	71fb      	strb	r3, [r7, #7]
   /* Assign SM settings */
   ESCvar.activembxsize = MBXSIZE;
 800d21e:	4b1e      	ldr	r3, [pc, #120]	@ (800d298 <ESC_startmbx+0x84>)
 800d220:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d224:	66da      	str	r2, [r3, #108]	@ 0x6c
   ESCvar.activemb0 = &ESCvar.mb[0];
 800d226:	4b1c      	ldr	r3, [pc, #112]	@ (800d298 <ESC_startmbx+0x84>)
 800d228:	4a1c      	ldr	r2, [pc, #112]	@ (800d29c <ESC_startmbx+0x88>)
 800d22a:	671a      	str	r2, [r3, #112]	@ 0x70
   ESCvar.activemb1 = &ESCvar.mb[1];
 800d22c:	4b1a      	ldr	r3, [pc, #104]	@ (800d298 <ESC_startmbx+0x84>)
 800d22e:	4a1c      	ldr	r2, [pc, #112]	@ (800d2a0 <ESC_startmbx+0x8c>)
 800d230:	675a      	str	r2, [r3, #116]	@ 0x74


   ESC_SMenable (0);
 800d232:	2000      	movs	r0, #0
 800d234:	f7ff feee 	bl	800d014 <ESC_SMenable>
   ESC_SMenable (1);
 800d238:	2001      	movs	r0, #1
 800d23a:	f7ff feeb 	bl	800d014 <ESC_SMenable>
   ESC_SMstatus (0);
 800d23e:	2000      	movs	r0, #0
 800d240:	f7ff fea8 	bl	800cf94 <ESC_SMstatus>
   ESC_SMstatus (1);
 800d244:	2001      	movs	r0, #1
 800d246:	f7ff fea5 	bl	800cf94 <ESC_SMstatus>
   if ((state = ESC_checkmbx (state)) & ESCerror)
 800d24a:	79fb      	ldrb	r3, [r7, #7]
 800d24c:	4618      	mov	r0, r3
 800d24e:	f7ff ff6b 	bl	800d128 <ESC_checkmbx>
 800d252:	4603      	mov	r3, r0
 800d254:	71fb      	strb	r3, [r7, #7]
 800d256:	79fb      	ldrb	r3, [r7, #7]
 800d258:	f003 0310 	and.w	r3, r3, #16
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d007      	beq.n	800d270 <ESC_startmbx+0x5c>
   {
      ESC_ALerror (ALERR_INVALIDMBXCONFIG);
 800d260:	2016      	movs	r0, #22
 800d262:	f7ff fdef 	bl	800ce44 <ESC_ALerror>
      ESCvar.MBXrun = 0;
 800d266:	4b0c      	ldr	r3, [pc, #48]	@ (800d298 <ESC_startmbx+0x84>)
 800d268:	2200      	movs	r2, #0
 800d26a:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
 800d26e:	e00d      	b.n	800d28c <ESC_startmbx+0x78>
   }
   else
   {
      ESCvar.toggle = ESCvar.SM[1].ECrep;       //sync repeat request toggle state
 800d270:	4b09      	ldr	r3, [pc, #36]	@ (800d298 <ESC_startmbx+0x84>)
 800d272:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 800d276:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d27a:	b2db      	uxtb	r3, r3
 800d27c:	461a      	mov	r2, r3
 800d27e:	4b06      	ldr	r3, [pc, #24]	@ (800d298 <ESC_startmbx+0x84>)
 800d280:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
      ESCvar.MBXrun = 1;
 800d284:	4b04      	ldr	r3, [pc, #16]	@ (800d298 <ESC_startmbx+0x84>)
 800d286:	2201      	movs	r2, #1
 800d288:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
   }
   return state;
 800d28c:	79fb      	ldrb	r3, [r7, #7]
}
 800d28e:	4618      	mov	r0, r3
 800d290:	3708      	adds	r7, #8
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}
 800d296:	bf00      	nop
 800d298:	24000be4 	.word	0x24000be4
 800d29c:	24000be8 	.word	0x24000be8
 800d2a0:	24000bf0 	.word	0x24000bf0

0800d2a4 <ESC_startmbxboot>:
 * @param[in] state   = Current state request read from ALControl 0x0120
 * @return if all Mailbox values is correct we return incoming state, otherwise
 * we return state Init with Error flag set.
 */
uint8_t ESC_startmbxboot (uint8_t state)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b082      	sub	sp, #8
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	71fb      	strb	r3, [r7, #7]
   /* Assign SM settings */
   ESCvar.activembxsize = MBXSIZEBOOT;
 800d2ae:	4b1e      	ldr	r3, [pc, #120]	@ (800d328 <ESC_startmbxboot+0x84>)
 800d2b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d2b4:	66da      	str	r2, [r3, #108]	@ 0x6c
   ESCvar.activemb0 = &ESCvar.mbboot[0];
 800d2b6:	4b1c      	ldr	r3, [pc, #112]	@ (800d328 <ESC_startmbxboot+0x84>)
 800d2b8:	4a1c      	ldr	r2, [pc, #112]	@ (800d32c <ESC_startmbxboot+0x88>)
 800d2ba:	671a      	str	r2, [r3, #112]	@ 0x70
   ESCvar.activemb1 = &ESCvar.mbboot[1];
 800d2bc:	4b1a      	ldr	r3, [pc, #104]	@ (800d328 <ESC_startmbxboot+0x84>)
 800d2be:	4a1c      	ldr	r2, [pc, #112]	@ (800d330 <ESC_startmbxboot+0x8c>)
 800d2c0:	675a      	str	r2, [r3, #116]	@ 0x74

   ESC_SMenable (0);
 800d2c2:	2000      	movs	r0, #0
 800d2c4:	f7ff fea6 	bl	800d014 <ESC_SMenable>
   ESC_SMenable (1);
 800d2c8:	2001      	movs	r0, #1
 800d2ca:	f7ff fea3 	bl	800d014 <ESC_SMenable>
   ESC_SMstatus (0);
 800d2ce:	2000      	movs	r0, #0
 800d2d0:	f7ff fe60 	bl	800cf94 <ESC_SMstatus>
   ESC_SMstatus (1);
 800d2d4:	2001      	movs	r0, #1
 800d2d6:	f7ff fe5d 	bl	800cf94 <ESC_SMstatus>
   if ((state = ESC_checkmbx (state)) & ESCerror)
 800d2da:	79fb      	ldrb	r3, [r7, #7]
 800d2dc:	4618      	mov	r0, r3
 800d2de:	f7ff ff23 	bl	800d128 <ESC_checkmbx>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	71fb      	strb	r3, [r7, #7]
 800d2e6:	79fb      	ldrb	r3, [r7, #7]
 800d2e8:	f003 0310 	and.w	r3, r3, #16
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d007      	beq.n	800d300 <ESC_startmbxboot+0x5c>
   {
      ESC_ALerror (ALERR_INVALIDBOOTMBXCONFIG);
 800d2f0:	2015      	movs	r0, #21
 800d2f2:	f7ff fda7 	bl	800ce44 <ESC_ALerror>
      ESCvar.MBXrun = 0;
 800d2f6:	4b0c      	ldr	r3, [pc, #48]	@ (800d328 <ESC_startmbxboot+0x84>)
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
 800d2fe:	e00d      	b.n	800d31c <ESC_startmbxboot+0x78>
   }
   else
   {
      ESCvar.toggle = ESCvar.SM[1].ECrep;       //sync repeat request toggle state
 800d300:	4b09      	ldr	r3, [pc, #36]	@ (800d328 <ESC_startmbxboot+0x84>)
 800d302:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 800d306:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d30a:	b2db      	uxtb	r3, r3
 800d30c:	461a      	mov	r2, r3
 800d30e:	4b06      	ldr	r3, [pc, #24]	@ (800d328 <ESC_startmbxboot+0x84>)
 800d310:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
      ESCvar.MBXrun = 1;
 800d314:	4b04      	ldr	r3, [pc, #16]	@ (800d328 <ESC_startmbxboot+0x84>)
 800d316:	2201      	movs	r2, #1
 800d318:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
   }
   return state;
 800d31c:	79fb      	ldrb	r3, [r7, #7]
}
 800d31e:	4618      	mov	r0, r3
 800d320:	3708      	adds	r7, #8
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}
 800d326:	bf00      	nop
 800d328:	24000be4 	.word	0x24000be4
 800d32c:	24000bf8 	.word	0x24000bf8
 800d330:	24000c00 	.word	0x24000c00

0800d334 <ESC_stopmbx>:

/** Stop mailboxes by disabling SyncManager 0 and 1. Clear local mailbox variables
 * stored in ESCvar.
 */
void ESC_stopmbx (void)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b082      	sub	sp, #8
 800d338:	af00      	add	r7, sp, #0
   uint8_t n;
   ESCvar.MBXrun = 0;
 800d33a:	4b27      	ldr	r3, [pc, #156]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d33c:	2200      	movs	r2, #0
 800d33e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
   ESC_SMdisable (0);
 800d342:	2000      	movs	r0, #0
 800d344:	f7ff fe84 	bl	800d050 <ESC_SMdisable>
   ESC_SMdisable (1);
 800d348:	2001      	movs	r0, #1
 800d34a:	f7ff fe81 	bl	800d050 <ESC_SMdisable>
   for (n = 0; n < ESC_MBXBUFFERS; n++)
 800d34e:	2300      	movs	r3, #0
 800d350:	71fb      	strb	r3, [r7, #7]
 800d352:	e006      	b.n	800d362 <ESC_stopmbx+0x2e>
   {
      MBXcontrol[n].state = MBXstate_idle;
 800d354:	79fb      	ldrb	r3, [r7, #7]
 800d356:	4a21      	ldr	r2, [pc, #132]	@ (800d3dc <ESC_stopmbx+0xa8>)
 800d358:	2100      	movs	r1, #0
 800d35a:	54d1      	strb	r1, [r2, r3]
   for (n = 0; n < ESC_MBXBUFFERS; n++)
 800d35c:	79fb      	ldrb	r3, [r7, #7]
 800d35e:	3301      	adds	r3, #1
 800d360:	71fb      	strb	r3, [r7, #7]
 800d362:	79fb      	ldrb	r3, [r7, #7]
 800d364:	2b02      	cmp	r3, #2
 800d366:	d9f5      	bls.n	800d354 <ESC_stopmbx+0x20>
   }
   ESCvar.mbxoutpost = 0;
 800d368:	4b1b      	ldr	r3, [pc, #108]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d36a:	2200      	movs	r2, #0
 800d36c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
   ESCvar.mbxbackup = 0;
 800d370:	4b19      	ldr	r3, [pc, #100]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d372:	2200      	movs	r2, #0
 800d374:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
   ESCvar.xoe = 0;
 800d378:	4b17      	ldr	r3, [pc, #92]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d37a:	2200      	movs	r2, #0
 800d37c:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
   ESCvar.mbxfree = 1;
 800d380:	4b15      	ldr	r3, [pc, #84]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d382:	2201      	movs	r2, #1
 800d384:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
   ESCvar.toggle = 0;
 800d388:	4b13      	ldr	r3, [pc, #76]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d38a:	2200      	movs	r2, #0
 800d38c:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
   ESCvar.mbxincnt = 0;
 800d390:	4b11      	ldr	r3, [pc, #68]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d392:	2200      	movs	r2, #0
 800d394:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
   ESCvar.segmented = 0;
 800d398:	4b0f      	ldr	r3, [pc, #60]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d39a:	2200      	movs	r2, #0
 800d39c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
   ESCvar.frags = 0;
 800d3a0:	4b0d      	ldr	r3, [pc, #52]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
   ESCvar.fragsleft = 0;
 800d3a8:	4b0b      	ldr	r3, [pc, #44]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
   ESCvar.txcue = 0;
 800d3b0:	4b09      	ldr	r3, [pc, #36]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
   ESCvar.index = 0;
 800d3b8:	4b07      	ldr	r3, [pc, #28]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
   ESCvar.subindex = 0;
 800d3c0:	4b05      	ldr	r3, [pc, #20]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
   ESCvar.flags = 0;
 800d3c8:	4b03      	ldr	r3, [pc, #12]	@ (800d3d8 <ESC_stopmbx+0xa4>)
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
}
 800d3d0:	bf00      	nop
 800d3d2:	3708      	adds	r7, #8
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	bd80      	pop	{r7, pc}
 800d3d8:	24000be4 	.word	0x24000be4
 800d3dc:	24000b08 	.word	0x24000b08

0800d3e0 <ESC_readmbx>:
/** Read Receive mailbox and store data in local ESCvar.MBX variable.
 * Combined function for bootstrap and other states. State check decides
 * which one to read.
 */
void ESC_readmbx (void)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b082      	sub	sp, #8
 800d3e4:	af00      	add	r7, sp, #0
   _MBX *MB = (_MBX *)&MBX[0];
 800d3e6:	4b1e      	ldr	r3, [pc, #120]	@ (800d460 <ESC_readmbx+0x80>)
 800d3e8:	607b      	str	r3, [r7, #4]
   uint16_t length;

   ESC_read (ESC_MBX0_sma, MB, ESC_MBXHSIZE);
 800d3ea:	4b1e      	ldr	r3, [pc, #120]	@ (800d464 <ESC_readmbx+0x84>)
 800d3ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d3ee:	881b      	ldrh	r3, [r3, #0]
 800d3f0:	2206      	movs	r2, #6
 800d3f2:	6879      	ldr	r1, [r7, #4]
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	f003 fd31 	bl	8010e5c <ESC_read>
   length = etohs (MB->header.length);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	881b      	ldrh	r3, [r3, #0]
 800d3fe:	b29b      	uxth	r3, r3
 800d400:	807b      	strh	r3, [r7, #2]

   if (length > (ESC_MBX0_sml - ESC_MBXHSIZE))
 800d402:	887b      	ldrh	r3, [r7, #2]
 800d404:	461a      	mov	r2, r3
 800d406:	4b17      	ldr	r3, [pc, #92]	@ (800d464 <ESC_readmbx+0x84>)
 800d408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d40a:	885b      	ldrh	r3, [r3, #2]
 800d40c:	3b06      	subs	r3, #6
 800d40e:	429a      	cmp	r2, r3
 800d410:	d905      	bls.n	800d41e <ESC_readmbx+0x3e>
   {
      length = (uint16_t)(ESC_MBX0_sml - ESC_MBXHSIZE);
 800d412:	4b14      	ldr	r3, [pc, #80]	@ (800d464 <ESC_readmbx+0x84>)
 800d414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d416:	885b      	ldrh	r3, [r3, #2]
 800d418:	3b06      	subs	r3, #6
 800d41a:	b29b      	uxth	r3, r3
 800d41c:	807b      	strh	r3, [r7, #2]
   }
   ESC_read ((uint16_t)(ESC_MBX0_sma + ESC_MBXHSIZE), MB->b, length);
 800d41e:	4b11      	ldr	r3, [pc, #68]	@ (800d464 <ESC_readmbx+0x84>)
 800d420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d422:	881b      	ldrh	r3, [r3, #0]
 800d424:	3306      	adds	r3, #6
 800d426:	b298      	uxth	r0, r3
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	3306      	adds	r3, #6
 800d42c:	887a      	ldrh	r2, [r7, #2]
 800d42e:	4619      	mov	r1, r3
 800d430:	f003 fd14 	bl	8010e5c <ESC_read>
   if (length + ESC_MBXHSIZE < ESC_MBX0_sml)
 800d434:	887b      	ldrh	r3, [r7, #2]
 800d436:	3306      	adds	r3, #6
 800d438:	4a0a      	ldr	r2, [pc, #40]	@ (800d464 <ESC_readmbx+0x84>)
 800d43a:	6f12      	ldr	r2, [r2, #112]	@ 0x70
 800d43c:	8852      	ldrh	r2, [r2, #2]
 800d43e:	4293      	cmp	r3, r2
 800d440:	d207      	bcs.n	800d452 <ESC_readmbx+0x72>
   {
      ESC_read (ESC_MBX0_sme, &length, 1);
 800d442:	4b08      	ldr	r3, [pc, #32]	@ (800d464 <ESC_readmbx+0x84>)
 800d444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d446:	889b      	ldrh	r3, [r3, #4]
 800d448:	1cb9      	adds	r1, r7, #2
 800d44a:	2201      	movs	r2, #1
 800d44c:	4618      	mov	r0, r3
 800d44e:	f003 fd05 	bl	8010e5c <ESC_read>
   }

   MBXcontrol[0].state = MBXstate_inclaim;
 800d452:	4b05      	ldr	r3, [pc, #20]	@ (800d468 <ESC_readmbx+0x88>)
 800d454:	2201      	movs	r2, #1
 800d456:	701a      	strb	r2, [r3, #0]
}
 800d458:	bf00      	nop
 800d45a:	3708      	adds	r7, #8
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}
 800d460:	24000508 	.word	0x24000508
 800d464:	24000be4 	.word	0x24000be4
 800d468:	24000b08 	.word	0x24000b08

0800d46c <ESC_writembx>:
 * which one to write.
 *
 * @param[in] n   = Which local mailbox buffer n to send.
 */
void ESC_writembx (uint8_t n)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b086      	sub	sp, #24
 800d470:	af00      	add	r7, sp, #0
 800d472:	4603      	mov	r3, r0
 800d474:	71fb      	strb	r3, [r7, #7]
   _MBXh *MBh = (_MBXh *)&MBX[n * ESC_MBXSIZE];
 800d476:	79fb      	ldrb	r3, [r7, #7]
 800d478:	4a1e      	ldr	r2, [pc, #120]	@ (800d4f4 <ESC_writembx+0x88>)
 800d47a:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800d47c:	fb02 f303 	mul.w	r3, r2, r3
 800d480:	4a1d      	ldr	r2, [pc, #116]	@ (800d4f8 <ESC_writembx+0x8c>)
 800d482:	4413      	add	r3, r2
 800d484:	613b      	str	r3, [r7, #16]
   uint8_t dummy = 0;
 800d486:	2300      	movs	r3, #0
 800d488:	73fb      	strb	r3, [r7, #15]
   uint16_t length;
   length = etohs (MBh->length);
 800d48a:	693b      	ldr	r3, [r7, #16]
 800d48c:	781a      	ldrb	r2, [r3, #0]
 800d48e:	785b      	ldrb	r3, [r3, #1]
 800d490:	021b      	lsls	r3, r3, #8
 800d492:	4313      	orrs	r3, r2
 800d494:	82fb      	strh	r3, [r7, #22]

   if (length > (ESC_MBX1_sml - ESC_MBXHSIZE))
 800d496:	8afa      	ldrh	r2, [r7, #22]
 800d498:	4b16      	ldr	r3, [pc, #88]	@ (800d4f4 <ESC_writembx+0x88>)
 800d49a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d49c:	885b      	ldrh	r3, [r3, #2]
 800d49e:	3b06      	subs	r3, #6
 800d4a0:	429a      	cmp	r2, r3
 800d4a2:	d904      	bls.n	800d4ae <ESC_writembx+0x42>
   {
      length = (uint16_t)(ESC_MBX1_sml - ESC_MBXHSIZE);
 800d4a4:	4b13      	ldr	r3, [pc, #76]	@ (800d4f4 <ESC_writembx+0x88>)
 800d4a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4a8:	885b      	ldrh	r3, [r3, #2]
 800d4aa:	3b06      	subs	r3, #6
 800d4ac:	82fb      	strh	r3, [r7, #22]
   }
   ESC_write (ESC_MBX1_sma, MBh, (uint16_t)(ESC_MBXHSIZE + length));
 800d4ae:	4b11      	ldr	r3, [pc, #68]	@ (800d4f4 <ESC_writembx+0x88>)
 800d4b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4b2:	8818      	ldrh	r0, [r3, #0]
 800d4b4:	8afb      	ldrh	r3, [r7, #22]
 800d4b6:	3306      	adds	r3, #6
 800d4b8:	b29b      	uxth	r3, r3
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	6939      	ldr	r1, [r7, #16]
 800d4be:	f003 fd01 	bl	8010ec4 <ESC_write>
   if (length + ESC_MBXHSIZE < ESC_MBX1_sml)
 800d4c2:	8afb      	ldrh	r3, [r7, #22]
 800d4c4:	3306      	adds	r3, #6
 800d4c6:	4a0b      	ldr	r2, [pc, #44]	@ (800d4f4 <ESC_writembx+0x88>)
 800d4c8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800d4ca:	8852      	ldrh	r2, [r2, #2]
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d208      	bcs.n	800d4e2 <ESC_writembx+0x76>
   {
      ESC_write (ESC_MBX1_sme, &dummy, 1);
 800d4d0:	4b08      	ldr	r3, [pc, #32]	@ (800d4f4 <ESC_writembx+0x88>)
 800d4d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4d4:	889b      	ldrh	r3, [r3, #4]
 800d4d6:	f107 010f 	add.w	r1, r7, #15
 800d4da:	2201      	movs	r2, #1
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f003 fcf1 	bl	8010ec4 <ESC_write>
   }

   ESCvar.mbxfree = 0;
 800d4e2:	4b04      	ldr	r3, [pc, #16]	@ (800d4f4 <ESC_writembx+0x88>)
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
}
 800d4ea:	bf00      	nop
 800d4ec:	3718      	adds	r7, #24
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bd80      	pop	{r7, pc}
 800d4f2:	bf00      	nop
 800d4f4:	24000be4 	.word	0x24000be4
 800d4f8:	24000508 	.word	0x24000508

0800d4fc <ESC_ackmbxread>:

/** TBD
 */
void ESC_ackmbxread (void)
{
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	b082      	sub	sp, #8
 800d500:	af00      	add	r7, sp, #0
   uint8_t dummy = 0;
 800d502:	2300      	movs	r3, #0
 800d504:	71fb      	strb	r3, [r7, #7]

   ESC_write (ESC_MBX1_sma, &dummy, 1);
 800d506:	4b08      	ldr	r3, [pc, #32]	@ (800d528 <ESC_ackmbxread+0x2c>)
 800d508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d50a:	881b      	ldrh	r3, [r3, #0]
 800d50c:	1df9      	adds	r1, r7, #7
 800d50e:	2201      	movs	r2, #1
 800d510:	4618      	mov	r0, r3
 800d512:	f003 fcd7 	bl	8010ec4 <ESC_write>
   ESCvar.mbxfree = 1;
 800d516:	4b04      	ldr	r3, [pc, #16]	@ (800d528 <ESC_ackmbxread+0x2c>)
 800d518:	2201      	movs	r2, #1
 800d51a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
}
 800d51e:	bf00      	nop
 800d520:	3708      	adds	r7, #8
 800d522:	46bd      	mov	sp, r7
 800d524:	bd80      	pop	{r7, pc}
 800d526:	bf00      	nop
 800d528:	24000be4 	.word	0x24000be4

0800d52c <ESC_claimbuffer>:
 * address master and mailbox next CNT value between 1-7.
 *
 * @return The index of Mailbox buffer prepared for outbox. IF no buffer is available return 0.
 */
uint8_t ESC_claimbuffer (void)
{
 800d52c:	b480      	push	{r7}
 800d52e:	b083      	sub	sp, #12
 800d530:	af00      	add	r7, sp, #0
   _MBXh *MBh;
   uint8_t n = ESC_MBXBUFFERS - 1;
 800d532:	2302      	movs	r3, #2
 800d534:	71fb      	strb	r3, [r7, #7]
   while ((n > 0) && (MBXcontrol[n].state))
 800d536:	e002      	b.n	800d53e <ESC_claimbuffer+0x12>
   {
      n--;
 800d538:	79fb      	ldrb	r3, [r7, #7]
 800d53a:	3b01      	subs	r3, #1
 800d53c:	71fb      	strb	r3, [r7, #7]
   while ((n > 0) && (MBXcontrol[n].state))
 800d53e:	79fb      	ldrb	r3, [r7, #7]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d004      	beq.n	800d54e <ESC_claimbuffer+0x22>
 800d544:	79fb      	ldrb	r3, [r7, #7]
 800d546:	4a2b      	ldr	r2, [pc, #172]	@ (800d5f4 <ESC_claimbuffer+0xc8>)
 800d548:	5cd3      	ldrb	r3, [r2, r3]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d1f4      	bne.n	800d538 <ESC_claimbuffer+0xc>
   }
   if (n)
 800d54e:	79fb      	ldrb	r3, [r7, #7]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d047      	beq.n	800d5e4 <ESC_claimbuffer+0xb8>
   {
      MBXcontrol[n].state = MBXstate_outclaim;
 800d554:	79fb      	ldrb	r3, [r7, #7]
 800d556:	4a27      	ldr	r2, [pc, #156]	@ (800d5f4 <ESC_claimbuffer+0xc8>)
 800d558:	2102      	movs	r1, #2
 800d55a:	54d1      	strb	r1, [r2, r3]
      MBh = (_MBXh *)&MBX[n * ESC_MBXSIZE];
 800d55c:	79fb      	ldrb	r3, [r7, #7]
 800d55e:	4a26      	ldr	r2, [pc, #152]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d560:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800d562:	fb02 f303 	mul.w	r3, r2, r3
 800d566:	4a25      	ldr	r2, [pc, #148]	@ (800d5fc <ESC_claimbuffer+0xd0>)
 800d568:	4413      	add	r3, r2
 800d56a:	603b      	str	r3, [r7, #0]
      ESCvar.mbxcnt++;
 800d56c:	4b22      	ldr	r3, [pc, #136]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d56e:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 800d572:	3301      	adds	r3, #1
 800d574:	b2da      	uxtb	r2, r3
 800d576:	4b20      	ldr	r3, [pc, #128]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d578:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
      ESCvar.mbxcnt = (ESCvar.mbxcnt & 0x07);
 800d57c:	4b1e      	ldr	r3, [pc, #120]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d57e:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 800d582:	f003 0307 	and.w	r3, r3, #7
 800d586:	b2da      	uxtb	r2, r3
 800d588:	4b1b      	ldr	r3, [pc, #108]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d58a:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
      if (ESCvar.mbxcnt == 0)
 800d58e:	4b1a      	ldr	r3, [pc, #104]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d590:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 800d594:	2b00      	cmp	r3, #0
 800d596:	d103      	bne.n	800d5a0 <ESC_claimbuffer+0x74>
      {
         ESCvar.mbxcnt = 1;
 800d598:	4b17      	ldr	r3, [pc, #92]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d59a:	2201      	movs	r2, #1
 800d59c:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
      }
      MBh->address = htoes (0x0000);      // destination is master
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	709a      	strb	r2, [r3, #2]
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	70da      	strb	r2, [r3, #3]
      MBh->channel = 0;
 800d5aa:	683a      	ldr	r2, [r7, #0]
 800d5ac:	7913      	ldrb	r3, [r2, #4]
 800d5ae:	f36f 0305 	bfc	r3, #0, #6
 800d5b2:	7113      	strb	r3, [r2, #4]
      MBh->priority = 0;
 800d5b4:	683a      	ldr	r2, [r7, #0]
 800d5b6:	7913      	ldrb	r3, [r2, #4]
 800d5b8:	f36f 1387 	bfc	r3, #6, #2
 800d5bc:	7113      	strb	r3, [r2, #4]
      MBh->mbxcnt = ESCvar.mbxcnt & 0xFU;
 800d5be:	4b0e      	ldr	r3, [pc, #56]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d5c0:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 800d5c4:	f003 030f 	and.w	r3, r3, #15
 800d5c8:	b2d9      	uxtb	r1, r3
 800d5ca:	683a      	ldr	r2, [r7, #0]
 800d5cc:	7953      	ldrb	r3, [r2, #5]
 800d5ce:	f361 1307 	bfi	r3, r1, #4, #4
 800d5d2:	7153      	strb	r3, [r2, #5]
      ESCvar.txcue++;
 800d5d4:	4b08      	ldr	r3, [pc, #32]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d5d6:	f893 308f 	ldrb.w	r3, [r3, #143]	@ 0x8f
 800d5da:	3301      	adds	r3, #1
 800d5dc:	b2da      	uxtb	r2, r3
 800d5de:	4b06      	ldr	r3, [pc, #24]	@ (800d5f8 <ESC_claimbuffer+0xcc>)
 800d5e0:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
   }
   return n;
 800d5e4:	79fb      	ldrb	r3, [r7, #7]
}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	370c      	adds	r7, #12
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f0:	4770      	bx	lr
 800d5f2:	bf00      	nop
 800d5f4:	24000b08 	.word	0x24000b08
 800d5f8:	24000be4 	.word	0x24000be4
 800d5fc:	24000508 	.word	0x24000508

0800d600 <ESC_outreqbuffer>:
/** Look for any present requests for posting to the outbox.
 *
 * @return the index of Mailbox buffer ready to be posted.
 */
uint8_t ESC_outreqbuffer (void)
{
 800d600:	b480      	push	{r7}
 800d602:	b083      	sub	sp, #12
 800d604:	af00      	add	r7, sp, #0
   uint8_t n = ESC_MBXBUFFERS - 1;
 800d606:	2302      	movs	r3, #2
 800d608:	71fb      	strb	r3, [r7, #7]
   while ((n > 0) && (MBXcontrol[n].state != MBXstate_outreq))
 800d60a:	e002      	b.n	800d612 <ESC_outreqbuffer+0x12>
   {
      n--;
 800d60c:	79fb      	ldrb	r3, [r7, #7]
 800d60e:	3b01      	subs	r3, #1
 800d610:	71fb      	strb	r3, [r7, #7]
   while ((n > 0) && (MBXcontrol[n].state != MBXstate_outreq))
 800d612:	79fb      	ldrb	r3, [r7, #7]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d004      	beq.n	800d622 <ESC_outreqbuffer+0x22>
 800d618:	79fb      	ldrb	r3, [r7, #7]
 800d61a:	4a05      	ldr	r2, [pc, #20]	@ (800d630 <ESC_outreqbuffer+0x30>)
 800d61c:	5cd3      	ldrb	r3, [r2, r3]
 800d61e:	2b03      	cmp	r3, #3
 800d620:	d1f4      	bne.n	800d60c <ESC_outreqbuffer+0xc>
   }
   return n;
 800d622:	79fb      	ldrb	r3, [r7, #7]
}
 800d624:	4618      	mov	r0, r3
 800d626:	370c      	adds	r7, #12
 800d628:	46bd      	mov	sp, r7
 800d62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62e:	4770      	bx	lr
 800d630:	24000b08 	.word	0x24000b08

0800d634 <MBX_error>:
 * buffer with error information.
 *
 * @param[in] n   = Error number to be sent in mailbox error message.
 */
void MBX_error (uint16_t error)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b084      	sub	sp, #16
 800d638:	af00      	add	r7, sp, #0
 800d63a:	4603      	mov	r3, r0
 800d63c:	80fb      	strh	r3, [r7, #6]
   uint8_t MBXout;
   _MBXerr *mbxerr;
   MBXout = ESC_claimbuffer ();
 800d63e:	f7ff ff75 	bl	800d52c <ESC_claimbuffer>
 800d642:	4603      	mov	r3, r0
 800d644:	73fb      	strb	r3, [r7, #15]
   if (MBXout)
 800d646:	7bfb      	ldrb	r3, [r7, #15]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d021      	beq.n	800d690 <MBX_error+0x5c>
   {
      mbxerr = (_MBXerr *) &MBX[MBXout * ESC_MBXSIZE];
 800d64c:	7bfb      	ldrb	r3, [r7, #15]
 800d64e:	4a12      	ldr	r2, [pc, #72]	@ (800d698 <MBX_error+0x64>)
 800d650:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800d652:	fb02 f303 	mul.w	r3, r2, r3
 800d656:	4a11      	ldr	r2, [pc, #68]	@ (800d69c <MBX_error+0x68>)
 800d658:	4413      	add	r3, r2
 800d65a:	60bb      	str	r3, [r7, #8]
      mbxerr->mbxheader.length = htoes ((uint16_t) 0x04);
 800d65c:	68bb      	ldr	r3, [r7, #8]
 800d65e:	2200      	movs	r2, #0
 800d660:	f042 0204 	orr.w	r2, r2, #4
 800d664:	701a      	strb	r2, [r3, #0]
 800d666:	2200      	movs	r2, #0
 800d668:	705a      	strb	r2, [r3, #1]
      mbxerr->mbxheader.mbxtype = MBXERR;
 800d66a:	68ba      	ldr	r2, [r7, #8]
 800d66c:	7953      	ldrb	r3, [r2, #5]
 800d66e:	f36f 0303 	bfc	r3, #0, #4
 800d672:	7153      	strb	r3, [r2, #5]
      mbxerr->type = htoes ((uint16_t) 0x01);
 800d674:	68bb      	ldr	r3, [r7, #8]
 800d676:	2200      	movs	r2, #0
 800d678:	f042 0201 	orr.w	r2, r2, #1
 800d67c:	719a      	strb	r2, [r3, #6]
 800d67e:	2200      	movs	r2, #0
 800d680:	71da      	strb	r2, [r3, #7]
      mbxerr->detail = htoes (error);
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	88fa      	ldrh	r2, [r7, #6]
 800d686:	811a      	strh	r2, [r3, #8]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800d688:	7bfb      	ldrb	r3, [r7, #15]
 800d68a:	4a05      	ldr	r2, [pc, #20]	@ (800d6a0 <MBX_error+0x6c>)
 800d68c:	2103      	movs	r1, #3
 800d68e:	54d1      	strb	r1, [r2, r3]
   }
}
 800d690:	bf00      	nop
 800d692:	3710      	adds	r7, #16
 800d694:	46bd      	mov	sp, r7
 800d696:	bd80      	pop	{r7, pc}
 800d698:	24000be4 	.word	0x24000be4
 800d69c:	24000508 	.word	0x24000508
 800d6a0:	24000b08 	.word	0x24000b08

0800d6a4 <ESC_mbxprocess>:
 * a mailbox, re-sending a mailbox, reading a mailbox and handles a mailbox full event.
 *
 * @return =0 if nothing to do. =1 if something to be handled by mailbox protocols.
 */
uint8_t ESC_mbxprocess (void)
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b082      	sub	sp, #8
 800d6a8:	af00      	add	r7, sp, #0
   uint8_t mbxhandle = 0;
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	71fb      	strb	r3, [r7, #7]
   _MBXh *MBh = (_MBXh *)&MBX[0];
 800d6ae:	4b96      	ldr	r3, [pc, #600]	@ (800d908 <ESC_mbxprocess+0x264>)
 800d6b0:	603b      	str	r3, [r7, #0]

   if (ESCvar.MBXrun == 0)
 800d6b2:	4b96      	ldr	r3, [pc, #600]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d6b4:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d101      	bne.n	800d6c0 <ESC_mbxprocess+0x1c>
   {
      /* nothing to do */
      return 0;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	e11f      	b.n	800d900 <ESC_mbxprocess+0x25c>
   }

   /* SM0/1 access */
   if (ESCvar.ALevent & (ESCREG_ALEVENT_SM0 | ESCREG_ALEVENT_SM1))
 800d6c0:	4b92      	ldr	r3, [pc, #584]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d6c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d6c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d005      	beq.n	800d6da <ESC_mbxprocess+0x36>
   {
      ESC_SMstatus (0);
 800d6ce:	2000      	movs	r0, #0
 800d6d0:	f7ff fc60 	bl	800cf94 <ESC_SMstatus>
      ESC_SMstatus (1);
 800d6d4:	2001      	movs	r0, #1
 800d6d6:	f7ff fc5d 	bl	800cf94 <ESC_SMstatus>
   }

   /* outmbx read by master */
   if (ESCvar.mbxoutpost && (ESCvar.ALevent & ESCREG_ALEVENT_SM1))
 800d6da:	4b8c      	ldr	r3, [pc, #560]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d6dc:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d03c      	beq.n	800d75e <ESC_mbxprocess+0xba>
 800d6e4:	4b89      	ldr	r3, [pc, #548]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d6e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d6ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d035      	beq.n	800d75e <ESC_mbxprocess+0xba>
   {
      ESC_ackmbxread ();
 800d6f2:	f7ff ff03 	bl	800d4fc <ESC_ackmbxread>
      /* dispose old backup */
      if (ESCvar.mbxbackup)
 800d6f6:	4b85      	ldr	r3, [pc, #532]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d6f8:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d006      	beq.n	800d70e <ESC_mbxprocess+0x6a>
      {
         MBXcontrol[ESCvar.mbxbackup].state = MBXstate_idle;
 800d700:	4b82      	ldr	r3, [pc, #520]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d702:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800d706:	461a      	mov	r2, r3
 800d708:	4b81      	ldr	r3, [pc, #516]	@ (800d910 <ESC_mbxprocess+0x26c>)
 800d70a:	2100      	movs	r1, #0
 800d70c:	5499      	strb	r1, [r3, r2]
      }
      /* if still to do */
      if (MBXcontrol[ESCvar.mbxoutpost].state == MBXstate_again)
 800d70e:	4b7f      	ldr	r3, [pc, #508]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d710:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d714:	461a      	mov	r2, r3
 800d716:	4b7e      	ldr	r3, [pc, #504]	@ (800d910 <ESC_mbxprocess+0x26c>)
 800d718:	5c9b      	ldrb	r3, [r3, r2]
 800d71a:	2b06      	cmp	r3, #6
 800d71c:	d105      	bne.n	800d72a <ESC_mbxprocess+0x86>
      {
         ESC_writembx (ESCvar.mbxoutpost);
 800d71e:	4b7b      	ldr	r3, [pc, #492]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d720:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d724:	4618      	mov	r0, r3
 800d726:	f7ff fea1 	bl	800d46c <ESC_writembx>
      }
      /* create new backup */
      MBXcontrol[ESCvar.mbxoutpost].state = MBXstate_backup;
 800d72a:	4b78      	ldr	r3, [pc, #480]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d72c:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d730:	461a      	mov	r2, r3
 800d732:	4b77      	ldr	r3, [pc, #476]	@ (800d910 <ESC_mbxprocess+0x26c>)
 800d734:	2105      	movs	r1, #5
 800d736:	5499      	strb	r1, [r3, r2]
      ESCvar.mbxbackup = ESCvar.mbxoutpost;
 800d738:	4b74      	ldr	r3, [pc, #464]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d73a:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800d73e:	4b73      	ldr	r3, [pc, #460]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d740:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
      ESCvar.mbxoutpost = 0;
 800d744:	4b71      	ldr	r3, [pc, #452]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d746:	2200      	movs	r2, #0
 800d748:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      /* Do we have any ongoing protocol transfers, return 1 */
      if(ESCvar.xoe > 0)
 800d74c:	4b6f      	ldr	r3, [pc, #444]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d74e:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 800d752:	2b00      	cmp	r3, #0
 800d754:	d001      	beq.n	800d75a <ESC_mbxprocess+0xb6>
      {
         return 1;
 800d756:	2301      	movs	r3, #1
 800d758:	e0d2      	b.n	800d900 <ESC_mbxprocess+0x25c>
      }
      return 0;
 800d75a:	2300      	movs	r3, #0
 800d75c:	e0d0      	b.n	800d900 <ESC_mbxprocess+0x25c>
   }

   /* repeat request */
   if (ESCvar.SM[1].ECrep != ESCvar.toggle)
 800d75e:	4b6b      	ldr	r3, [pc, #428]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d760:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 800d764:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d768:	b2db      	uxtb	r3, r3
 800d76a:	461a      	mov	r2, r3
 800d76c:	4b67      	ldr	r3, [pc, #412]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d76e:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 800d772:	429a      	cmp	r2, r3
 800d774:	d044      	beq.n	800d800 <ESC_mbxprocess+0x15c>
   {
      if (ESCvar.mbxoutpost || ESCvar.mbxbackup)
 800d776:	4b65      	ldr	r3, [pc, #404]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d778:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d104      	bne.n	800d78a <ESC_mbxprocess+0xe6>
 800d780:	4b62      	ldr	r3, [pc, #392]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d782:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800d786:	2b00      	cmp	r3, #0
 800d788:	d038      	beq.n	800d7fc <ESC_mbxprocess+0x158>
      {
         /* if outmbx empty */
         if (ESCvar.mbxoutpost == 0)
 800d78a:	4b60      	ldr	r3, [pc, #384]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d78c:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d790:	2b00      	cmp	r3, #0
 800d792:	d106      	bne.n	800d7a2 <ESC_mbxprocess+0xfe>
         {
            /* use backup mbx */
            ESC_writembx (ESCvar.mbxbackup);
 800d794:	4b5d      	ldr	r3, [pc, #372]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d796:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800d79a:	4618      	mov	r0, r3
 800d79c:	f7ff fe66 	bl	800d46c <ESC_writembx>
 800d7a0:	e012      	b.n	800d7c8 <ESC_mbxprocess+0x124>
         }
         else
         {
            /* reset mailbox */
            ESC_SMdisable (1);
 800d7a2:	2001      	movs	r0, #1
 800d7a4:	f7ff fc54 	bl	800d050 <ESC_SMdisable>
            /* have to resend later */
            MBXcontrol[ESCvar.mbxoutpost].state = MBXstate_again;
 800d7a8:	4b58      	ldr	r3, [pc, #352]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d7aa:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d7ae:	461a      	mov	r2, r3
 800d7b0:	4b57      	ldr	r3, [pc, #348]	@ (800d910 <ESC_mbxprocess+0x26c>)
 800d7b2:	2106      	movs	r1, #6
 800d7b4:	5499      	strb	r1, [r3, r2]
            /* activate mailbox */
            ESC_SMenable (1);
 800d7b6:	2001      	movs	r0, #1
 800d7b8:	f7ff fc2c 	bl	800d014 <ESC_SMenable>
            /* use backup mbx */
            ESC_writembx (ESCvar.mbxbackup);
 800d7bc:	4b53      	ldr	r3, [pc, #332]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d7be:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	f7ff fe52 	bl	800d46c <ESC_writembx>
         }
         ESCvar.toggle = ESCvar.SM[1].ECrep;
 800d7c8:	4b50      	ldr	r3, [pc, #320]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d7ca:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 800d7ce:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800d7d2:	b2db      	uxtb	r3, r3
 800d7d4:	461a      	mov	r2, r3
 800d7d6:	4b4d      	ldr	r3, [pc, #308]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d7d8:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
         ESCvar.SM[1].PDIrep = ESCvar.toggle & 0x1U;
 800d7dc:	4b4b      	ldr	r3, [pc, #300]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d7de:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 800d7e2:	f003 0301 	and.w	r3, r3, #1
 800d7e6:	b2d9      	uxtb	r1, r3
 800d7e8:	4a48      	ldr	r2, [pc, #288]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d7ea:	f892 30cb 	ldrb.w	r3, [r2, #203]	@ 0xcb
 800d7ee:	f361 0341 	bfi	r3, r1, #1, #1
 800d7f2:	f882 30cb 	strb.w	r3, [r2, #203]	@ 0xcb
         ESC_SMwritepdi (1);
 800d7f6:	2001      	movs	r0, #1
 800d7f8:	f7ff fbec 	bl	800cfd4 <ESC_SMwritepdi>
      }
      return 0;
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	e07f      	b.n	800d900 <ESC_mbxprocess+0x25c>
   }

   /* if the outmailbox is free check if we have something to send */
   if (ESCvar.txcue && (ESCvar.mbxfree || !ESCvar.SM[1].MBXstat))
 800d800:	4b42      	ldr	r3, [pc, #264]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d802:	f893 308f 	ldrb.w	r3, [r3, #143]	@ 0x8f
 800d806:	2b00      	cmp	r3, #0
 800d808:	d02f      	beq.n	800d86a <ESC_mbxprocess+0x1c6>
 800d80a:	4b40      	ldr	r3, [pc, #256]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d80c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d810:	2b00      	cmp	r3, #0
 800d812:	d107      	bne.n	800d824 <ESC_mbxprocess+0x180>
 800d814:	4b3d      	ldr	r3, [pc, #244]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d816:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800d81a:	f003 0308 	and.w	r3, r3, #8
 800d81e:	b2db      	uxtb	r3, r3
 800d820:	2b00      	cmp	r3, #0
 800d822:	d122      	bne.n	800d86a <ESC_mbxprocess+0x1c6>
   {
      /* check out request mbx */
      mbxhandle = ESC_outreqbuffer ();
 800d824:	f7ff feec 	bl	800d600 <ESC_outreqbuffer>
 800d828:	4603      	mov	r3, r0
 800d82a:	71fb      	strb	r3, [r7, #7]
      /* outmbx empty and outreq mbx available */
      if (mbxhandle)
 800d82c:	79fb      	ldrb	r3, [r7, #7]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d01b      	beq.n	800d86a <ESC_mbxprocess+0x1c6>
      {
         ESC_writembx (mbxhandle);
 800d832:	79fb      	ldrb	r3, [r7, #7]
 800d834:	4618      	mov	r0, r3
 800d836:	f7ff fe19 	bl	800d46c <ESC_writembx>
         /* Refresh SM status */
         ESC_SMstatus (1);
 800d83a:	2001      	movs	r0, #1
 800d83c:	f7ff fbaa 	bl	800cf94 <ESC_SMstatus>
         /* change state */
         MBXcontrol[mbxhandle].state = MBXstate_outpost;
 800d840:	79fb      	ldrb	r3, [r7, #7]
 800d842:	4a33      	ldr	r2, [pc, #204]	@ (800d910 <ESC_mbxprocess+0x26c>)
 800d844:	2104      	movs	r1, #4
 800d846:	54d1      	strb	r1, [r2, r3]
         ESCvar.mbxoutpost = mbxhandle;
 800d848:	4a30      	ldr	r2, [pc, #192]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d84a:	79fb      	ldrb	r3, [r7, #7]
 800d84c:	f882 308c 	strb.w	r3, [r2, #140]	@ 0x8c
         if (ESCvar.txcue)
 800d850:	4b2e      	ldr	r3, [pc, #184]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d852:	f893 308f 	ldrb.w	r3, [r3, #143]	@ 0x8f
 800d856:	2b00      	cmp	r3, #0
 800d858:	d007      	beq.n	800d86a <ESC_mbxprocess+0x1c6>
         {
            ESCvar.txcue--;
 800d85a:	4b2c      	ldr	r3, [pc, #176]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d85c:	f893 308f 	ldrb.w	r3, [r3, #143]	@ 0x8f
 800d860:	3b01      	subs	r3, #1
 800d862:	b2da      	uxtb	r2, r3
 800d864:	4b29      	ldr	r3, [pc, #164]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d866:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
         }
      }
   }

   /* read mailbox if full and no xoe in progress */
   if ((ESCvar.SM[0].MBXstat != 0) && (MBXcontrol[0].state == 0)
 800d86a:	4b28      	ldr	r3, [pc, #160]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d86c:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800d870:	f003 0308 	and.w	r3, r3, #8
 800d874:	b2db      	uxtb	r3, r3
 800d876:	2b00      	cmp	r3, #0
 800d878:	d041      	beq.n	800d8fe <ESC_mbxprocess+0x25a>
 800d87a:	4b25      	ldr	r3, [pc, #148]	@ (800d910 <ESC_mbxprocess+0x26c>)
 800d87c:	781b      	ldrb	r3, [r3, #0]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d13d      	bne.n	800d8fe <ESC_mbxprocess+0x25a>
         && (ESCvar.mbxoutpost == 0) && (ESCvar.xoe == 0))
 800d882:	4b22      	ldr	r3, [pc, #136]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d884:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d138      	bne.n	800d8fe <ESC_mbxprocess+0x25a>
 800d88c:	4b1f      	ldr	r3, [pc, #124]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d88e:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 800d892:	2b00      	cmp	r3, #0
 800d894:	d133      	bne.n	800d8fe <ESC_mbxprocess+0x25a>
   {
      ESC_readmbx ();
 800d896:	f7ff fda3 	bl	800d3e0 <ESC_readmbx>
      ESCvar.SM[0].MBXstat = 0;
 800d89a:	4a1c      	ldr	r2, [pc, #112]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d89c:	f892 30c1 	ldrb.w	r3, [r2, #193]	@ 0xc1
 800d8a0:	f36f 03c3 	bfc	r3, #3, #1
 800d8a4:	f882 30c1 	strb.w	r3, [r2, #193]	@ 0xc1
      if (etohs (MBh->length) == 0)
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	881b      	ldrh	r3, [r3, #0]
 800d8ac:	b29b      	uxth	r3, r3
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d105      	bne.n	800d8be <ESC_mbxprocess+0x21a>
      {
         MBX_error (MBXERR_INVALIDHEADER);
 800d8b2:	2005      	movs	r0, #5
 800d8b4:	f7ff febe 	bl	800d634 <MBX_error>
         /* drop mailbox */
         MBXcontrol[0].state = MBXstate_idle;
 800d8b8:	4b15      	ldr	r3, [pc, #84]	@ (800d910 <ESC_mbxprocess+0x26c>)
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	701a      	strb	r2, [r3, #0]
      }
      if ((MBh->mbxcnt != 0) && (MBh->mbxcnt == ESCvar.mbxincnt))
 800d8be:	683b      	ldr	r3, [r7, #0]
 800d8c0:	795b      	ldrb	r3, [r3, #5]
 800d8c2:	f023 030f 	bic.w	r3, r3, #15
 800d8c6:	b2db      	uxtb	r3, r3
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d00d      	beq.n	800d8e8 <ESC_mbxprocess+0x244>
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	795b      	ldrb	r3, [r3, #5]
 800d8d0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800d8d4:	b2db      	uxtb	r3, r3
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	4b0c      	ldr	r3, [pc, #48]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d8da:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 800d8de:	429a      	cmp	r2, r3
 800d8e0:	d102      	bne.n	800d8e8 <ESC_mbxprocess+0x244>
      {
         /* drop mailbox */
         MBXcontrol[0].state = MBXstate_idle;
 800d8e2:	4b0b      	ldr	r3, [pc, #44]	@ (800d910 <ESC_mbxprocess+0x26c>)
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	701a      	strb	r2, [r3, #0]
      }
      ESCvar.mbxincnt = MBh->mbxcnt;
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	795b      	ldrb	r3, [r3, #5]
 800d8ec:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800d8f0:	b2db      	uxtb	r3, r3
 800d8f2:	461a      	mov	r2, r3
 800d8f4:	4b05      	ldr	r3, [pc, #20]	@ (800d90c <ESC_mbxprocess+0x268>)
 800d8f6:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
      return 1;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	e000      	b.n	800d900 <ESC_mbxprocess+0x25c>
   }

   return 0;
 800d8fe:	2300      	movs	r3, #0
}
 800d900:	4618      	mov	r0, r3
 800d902:	3708      	adds	r7, #8
 800d904:	46bd      	mov	sp, r7
 800d906:	bd80      	pop	{r7, pc}
 800d908:	24000508 	.word	0x24000508
 800d90c:	24000be4 	.word	0x24000be4
 800d910:	24000b08 	.word	0x24000b08

0800d914 <ESC_xoeprocess>:
/** Handler for incorrect or unsupported mailbox data. Write error response
 * in Mailbox.
 */
void ESC_xoeprocess (void)
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b082      	sub	sp, #8
 800d918:	af00      	add	r7, sp, #0
   _MBXh *mbh;
   if (ESCvar.MBXrun == 0)
 800d91a:	4b15      	ldr	r3, [pc, #84]	@ (800d970 <ESC_xoeprocess+0x5c>)
 800d91c:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800d920:	2b00      	cmp	r3, #0
 800d922:	d021      	beq.n	800d968 <ESC_xoeprocess+0x54>
   {
      return;
   }
   if ((ESCvar.xoe == 0) && (MBXcontrol[0].state == MBXstate_inclaim))
 800d924:	4b12      	ldr	r3, [pc, #72]	@ (800d970 <ESC_xoeprocess+0x5c>)
 800d926:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d11d      	bne.n	800d96a <ESC_xoeprocess+0x56>
 800d92e:	4b11      	ldr	r3, [pc, #68]	@ (800d974 <ESC_xoeprocess+0x60>)
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	2b01      	cmp	r3, #1
 800d934:	d119      	bne.n	800d96a <ESC_xoeprocess+0x56>
   {
      mbh = (_MBXh *) &MBX[0];
 800d936:	4b10      	ldr	r3, [pc, #64]	@ (800d978 <ESC_xoeprocess+0x64>)
 800d938:	607b      	str	r3, [r7, #4]
      if ((mbh->mbxtype == 0) || (etohs (mbh->length) == 0))
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	795b      	ldrb	r3, [r3, #5]
 800d93e:	f003 030f 	and.w	r3, r3, #15
 800d942:	b2db      	uxtb	r3, r3
 800d944:	2b00      	cmp	r3, #0
 800d946:	d004      	beq.n	800d952 <ESC_xoeprocess+0x3e>
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	881b      	ldrh	r3, [r3, #0]
 800d94c:	b29b      	uxth	r3, r3
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d103      	bne.n	800d95a <ESC_xoeprocess+0x46>
      {
         MBX_error (MBXERR_INVALIDHEADER);
 800d952:	2005      	movs	r0, #5
 800d954:	f7ff fe6e 	bl	800d634 <MBX_error>
 800d958:	e002      	b.n	800d960 <ESC_xoeprocess+0x4c>
      }
      else
      {
         MBX_error (MBXERR_UNSUPPORTEDPROTOCOL);
 800d95a:	2002      	movs	r0, #2
 800d95c:	f7ff fe6a 	bl	800d634 <MBX_error>
      }
      /* mailbox type not supported, drop mailbox */
      MBXcontrol[0].state = MBXstate_idle;
 800d960:	4b04      	ldr	r3, [pc, #16]	@ (800d974 <ESC_xoeprocess+0x60>)
 800d962:	2200      	movs	r2, #0
 800d964:	701a      	strb	r2, [r3, #0]
 800d966:	e000      	b.n	800d96a <ESC_xoeprocess+0x56>
      return;
 800d968:	bf00      	nop
   }
}
 800d96a:	3708      	adds	r7, #8
 800d96c:	46bd      	mov	sp, r7
 800d96e:	bd80      	pop	{r7, pc}
 800d970:	24000be4 	.word	0x24000be4
 800d974:	24000b08 	.word	0x24000b08
 800d978:	24000508 	.word	0x24000508

0800d97c <ESC_checkSM23>:
 *
 * @param[in] state   = Requested state.
 * @return = incoming state request if every thing checks out OK. = state (PREOP | ERROR)  if something isn't correct.
 */
uint8_t ESC_checkSM23 (uint8_t state)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b084      	sub	sp, #16
 800d980:	af00      	add	r7, sp, #0
 800d982:	4603      	mov	r3, r0
 800d984:	71fb      	strb	r3, [r7, #7]
   _ESCsm2 *SM;
   ESC_read (ESCREG_SM2, (void *) &ESCvar.SM[2], sizeof (ESCvar.SM[2]));
 800d986:	2208      	movs	r2, #8
 800d988:	4940      	ldr	r1, [pc, #256]	@ (800da8c <ESC_checkSM23+0x110>)
 800d98a:	f44f 6001 	mov.w	r0, #2064	@ 0x810
 800d98e:	f003 fa65 	bl	8010e5c <ESC_read>
   SM = (_ESCsm2 *) & ESCvar.SM[2];
 800d992:	4b3e      	ldr	r3, [pc, #248]	@ (800da8c <ESC_checkSM23+0x110>)
 800d994:	60fb      	str	r3, [r7, #12]
   
   /* Check SM settings */
   if ((etohs (SM->PSA) != ESC_SM2_sma) ||
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	881b      	ldrh	r3, [r3, #0]
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	f5b3 5fb0 	cmp.w	r3, #5632	@ 0x1600
 800d9a0:	d103      	bne.n	800d9aa <ESC_checkSM23+0x2e>
       (SM->Command != ESC_SM2_smc))
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	791b      	ldrb	r3, [r3, #4]
   if ((etohs (SM->PSA) != ESC_SM2_sma) ||
 800d9a6:	2b24      	cmp	r3, #36	@ 0x24
 800d9a8:	d005      	beq.n	800d9b6 <ESC_checkSM23+0x3a>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM2;
 800d9aa:	4b39      	ldr	r3, [pc, #228]	@ (800da90 <ESC_checkSM23+0x114>)
 800d9ac:	2204      	movs	r2, #4
 800d9ae:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      /* fail state change */
      return (ESCpreop | ESCerror);
 800d9b2:	2312      	movs	r3, #18
 800d9b4:	e066      	b.n	800da84 <ESC_checkSM23+0x108>
   }
   /* Check run-time settings */
   /* Check length */
   else if (etohs (SM->Length) != ESCvar.ESC_SM2_sml)
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	885b      	ldrh	r3, [r3, #2]
 800d9ba:	b29a      	uxth	r2, r3
 800d9bc:	4b34      	ldr	r3, [pc, #208]	@ (800da90 <ESC_checkSM23+0x114>)
 800d9be:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800d9c2:	429a      	cmp	r2, r3
 800d9c4:	d005      	beq.n	800d9d2 <ESC_checkSM23+0x56>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM2;
 800d9c6:	4b32      	ldr	r3, [pc, #200]	@ (800da90 <ESC_checkSM23+0x114>)
 800d9c8:	2204      	movs	r2, #4
 800d9ca:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      /* fail state change */
      return (ESCpreop | ESCerror);
 800d9ce:	2312      	movs	r3, #18
 800d9d0:	e058      	b.n	800da84 <ESC_checkSM23+0x108>
      /* fail state change */
      return (ESCpreop | ESCerror);
   }
   /* SM enabled and (length > 0 but SM disabled) set by master */
   else if (((ESC_SM2_act & ESCREG_SYNC_ACT_ACTIVATED) > 0) &&
            ((SM->ActESC & ESCREG_SYNC_ACT_ACTIVATED) == 0) &&
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	799b      	ldrb	r3, [r3, #6]
 800d9d6:	f003 0301 	and.w	r3, r3, #1
   else if (((ESC_SM2_act & ESCREG_SYNC_ACT_ACTIVATED) > 0) &&
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d10a      	bne.n	800d9f4 <ESC_checkSM23+0x78>
            (ESCvar.ESC_SM2_sml > 0))
 800d9de:	4b2c      	ldr	r3, [pc, #176]	@ (800da90 <ESC_checkSM23+0x114>)
 800d9e0:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
            ((SM->ActESC & ESCREG_SYNC_ACT_ACTIVATED) == 0) &&
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d005      	beq.n	800d9f4 <ESC_checkSM23+0x78>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM2;
 800d9e8:	4b29      	ldr	r3, [pc, #164]	@ (800da90 <ESC_checkSM23+0x114>)
 800d9ea:	2204      	movs	r2, #4
 800d9ec:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      /* fail state change */
      return (ESCpreop | ESCerror);
 800d9f0:	2312      	movs	r3, #18
 800d9f2:	e047      	b.n	800da84 <ESC_checkSM23+0x108>
   }

   if ((ESC_SM2_sma + (etohs (SM->Length) * 3)) > ESC_SM3_sma)
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	885b      	ldrh	r3, [r3, #2]
 800d9f8:	b29b      	uxth	r3, r3
 800d9fa:	461a      	mov	r2, r3
 800d9fc:	4613      	mov	r3, r2
 800d9fe:	005b      	lsls	r3, r3, #1
 800da00:	4413      	add	r3, r2
 800da02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da06:	dd05      	ble.n	800da14 <ESC_checkSM23+0x98>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM2;
 800da08:	4b21      	ldr	r3, [pc, #132]	@ (800da90 <ESC_checkSM23+0x114>)
 800da0a:	2204      	movs	r2, #4
 800da0c:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      /* SM2 overlaps SM3, fail state change */
      return (ESCpreop | ESCerror);
 800da10:	2312      	movs	r3, #18
 800da12:	e037      	b.n	800da84 <ESC_checkSM23+0x108>
   }

   ESC_read (ESCREG_SM3, (void *) &ESCvar.SM[3], sizeof (ESCvar.SM[3]));
 800da14:	2208      	movs	r2, #8
 800da16:	491f      	ldr	r1, [pc, #124]	@ (800da94 <ESC_checkSM23+0x118>)
 800da18:	f640 0018 	movw	r0, #2072	@ 0x818
 800da1c:	f003 fa1e 	bl	8010e5c <ESC_read>
   SM = (_ESCsm2 *) & ESCvar.SM[3];
 800da20:	4b1c      	ldr	r3, [pc, #112]	@ (800da94 <ESC_checkSM23+0x118>)
 800da22:	60fb      	str	r3, [r7, #12]
   /* Check SM settings */
   if ((etohs (SM->PSA) != ESC_SM3_sma) ||
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	881b      	ldrh	r3, [r3, #0]
 800da28:	b29b      	uxth	r3, r3
 800da2a:	f5b3 5fd0 	cmp.w	r3, #6656	@ 0x1a00
 800da2e:	d103      	bne.n	800da38 <ESC_checkSM23+0xbc>
       (SM->Command != ESC_SM3_smc))
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	791b      	ldrb	r3, [r3, #4]
   if ((etohs (SM->PSA) != ESC_SM3_sma) ||
 800da34:	2b20      	cmp	r3, #32
 800da36:	d005      	beq.n	800da44 <ESC_checkSM23+0xc8>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM3;
 800da38:	4b15      	ldr	r3, [pc, #84]	@ (800da90 <ESC_checkSM23+0x114>)
 800da3a:	2208      	movs	r2, #8
 800da3c:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      /* fail state change */
      return (ESCpreop | ESCerror);
 800da40:	2312      	movs	r3, #18
 800da42:	e01f      	b.n	800da84 <ESC_checkSM23+0x108>
   }
   /* Check run-time settings */
   /* Check length */
   else if (etohs (SM->Length) != ESCvar.ESC_SM3_sml)
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	885b      	ldrh	r3, [r3, #2]
 800da48:	b29a      	uxth	r2, r3
 800da4a:	4b11      	ldr	r3, [pc, #68]	@ (800da90 <ESC_checkSM23+0x114>)
 800da4c:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800da50:	429a      	cmp	r2, r3
 800da52:	d005      	beq.n	800da60 <ESC_checkSM23+0xe4>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM3;
 800da54:	4b0e      	ldr	r3, [pc, #56]	@ (800da90 <ESC_checkSM23+0x114>)
 800da56:	2208      	movs	r2, #8
 800da58:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      /* fail state change */
      return (ESCpreop | ESCerror);
 800da5c:	2312      	movs	r3, #18
 800da5e:	e011      	b.n	800da84 <ESC_checkSM23+0x108>
      /* fail state change */
      return (ESCpreop | ESCerror);
   }
   /* SM enabled and (length > 0 but SM disabled) set by master */
   else if (((ESC_SM3_act & ESCREG_SYNC_ACT_ACTIVATED) > 0) &&
            ((SM->ActESC & ESCREG_SYNC_ACT_ACTIVATED) == 0) &&
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	799b      	ldrb	r3, [r3, #6]
 800da64:	f003 0301 	and.w	r3, r3, #1
   else if (((ESC_SM3_act & ESCREG_SYNC_ACT_ACTIVATED) > 0) &&
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d10a      	bne.n	800da82 <ESC_checkSM23+0x106>
            (ESCvar.ESC_SM3_sml > 0))
 800da6c:	4b08      	ldr	r3, [pc, #32]	@ (800da90 <ESC_checkSM23+0x114>)
 800da6e:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
            ((SM->ActESC & ESCREG_SYNC_ACT_ACTIVATED) == 0) &&
 800da72:	2b00      	cmp	r3, #0
 800da74:	d005      	beq.n	800da82 <ESC_checkSM23+0x106>
   {
      ESCvar.SMtestresult = SMRESULT_ERRSM3;
 800da76:	4b06      	ldr	r3, [pc, #24]	@ (800da90 <ESC_checkSM23+0x114>)
 800da78:	2208      	movs	r2, #8
 800da7a:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
      /* fail state change */
      return (ESCpreop | ESCerror);
 800da7e:	2312      	movs	r3, #18
 800da80:	e000      	b.n	800da84 <ESC_checkSM23+0x108>
   }
   return state;
 800da82:	79fb      	ldrb	r3, [r7, #7]
}
 800da84:	4618      	mov	r0, r3
 800da86:	3710      	adds	r7, #16
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}
 800da8c:	24000cb0 	.word	0x24000cb0
 800da90:	24000be4 	.word	0x24000be4
 800da94:	24000cb8 	.word	0x24000cb8

0800da98 <ESC_startinput>:
 *
 * @param[in] state   = Requested state.
 * @return = state, incoming state request if every thing checks out OK. =state (PREOP | ERROR) if something isn't correct.
 */
uint8_t ESC_startinput (uint8_t state)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b084      	sub	sp, #16
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	4603      	mov	r3, r0
 800daa0:	71fb      	strb	r3, [r7, #7]

   state = ESC_checkSM23 (state);
 800daa2:	79fb      	ldrb	r3, [r7, #7]
 800daa4:	4618      	mov	r0, r3
 800daa6:	f7ff ff69 	bl	800d97c <ESC_checkSM23>
 800daaa:	4603      	mov	r3, r0
 800daac:	71fb      	strb	r3, [r7, #7]

   if (state != (ESCpreop | ESCerror))
 800daae:	79fb      	ldrb	r3, [r7, #7]
 800dab0:	2b12      	cmp	r3, #18
 800dab2:	d00f      	beq.n	800dad4 <ESC_startinput+0x3c>
   {
   	  /* If inputs > 0 , enable SM3 */
      if (ESCvar.ESC_SM3_sml > 0)
 800dab4:	4b34      	ldr	r3, [pc, #208]	@ (800db88 <ESC_startinput+0xf0>)
 800dab6:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d002      	beq.n	800dac4 <ESC_startinput+0x2c>
      {
         ESC_SMenable (3);
 800dabe:	2003      	movs	r0, #3
 800dac0:	f7ff faa8 	bl	800d014 <ESC_SMenable>
      }
      /* Go to state input regardless of any inputs present */
      CC_ATOMIC_SET(ESCvar.App.state, APPSTATE_INPUT);
 800dac4:	4b31      	ldr	r3, [pc, #196]	@ (800db8c <ESC_startinput+0xf4>)
 800dac6:	f3bf 8f5b 	dmb	ish
 800daca:	2201      	movs	r2, #1
 800dacc:	701a      	strb	r2, [r3, #0]
 800dace:	f3bf 8f5b 	dmb	ish
 800dad2:	e013      	b.n	800dafc <ESC_startinput+0x64>
   }
   else
   {
      ESC_SMdisable (2);
 800dad4:	2002      	movs	r0, #2
 800dad6:	f7ff fabb 	bl	800d050 <ESC_SMdisable>
      ESC_SMdisable (3);
 800dada:	2003      	movs	r0, #3
 800dadc:	f7ff fab8 	bl	800d050 <ESC_SMdisable>
      if (ESCvar.SMtestresult & SMRESULT_ERRSM3)
 800dae0:	4b29      	ldr	r3, [pc, #164]	@ (800db88 <ESC_startinput+0xf0>)
 800dae2:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 800dae6:	f003 0308 	and.w	r3, r3, #8
 800daea:	2b00      	cmp	r3, #0
 800daec:	d003      	beq.n	800daf6 <ESC_startinput+0x5e>
      {
         ESC_ALerror (ALERR_INVALIDINPUTSM);
 800daee:	201e      	movs	r0, #30
 800daf0:	f7ff f9a8 	bl	800ce44 <ESC_ALerror>
 800daf4:	e002      	b.n	800dafc <ESC_startinput+0x64>
      }
      else
      {
         ESC_ALerror (ALERR_INVALIDOUTPUTSM);
 800daf6:	201d      	movs	r0, #29
 800daf8:	f7ff f9a4 	bl	800ce44 <ESC_ALerror>
      }
   }

   /* Exit here if polling */
   if (ESCvar.use_interrupt == 0)
 800dafc:	4b22      	ldr	r3, [pc, #136]	@ (800db88 <ESC_startinput+0xf0>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d101      	bne.n	800db08 <ESC_startinput+0x70>
   {
      return state;
 800db04:	79fb      	ldrb	r3, [r7, #7]
 800db06:	e03b      	b.n	800db80 <ESC_startinput+0xe8>
   }

   if (state != (ESCpreop | ESCerror))
 800db08:	79fb      	ldrb	r3, [r7, #7]
 800db0a:	2b12      	cmp	r3, #18
 800db0c:	d037      	beq.n	800db7e <ESC_startinput+0xe6>
   {
      uint16_t dc_check_result;
      dc_check_result = ESC_checkDC();
 800db0e:	f7ff fae1 	bl	800d0d4 <ESC_checkDC>
 800db12:	4603      	mov	r3, r0
 800db14:	817b      	strh	r3, [r7, #10]
      if(dc_check_result > 0)
 800db16:	897b      	ldrh	r3, [r7, #10]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d013      	beq.n	800db44 <ESC_startinput+0xac>
      {
         ESC_ALerror (dc_check_result);
 800db1c:	897b      	ldrh	r3, [r7, #10]
 800db1e:	4618      	mov	r0, r3
 800db20:	f7ff f990 	bl	800ce44 <ESC_ALerror>
         state = (ESCpreop | ESCerror);
 800db24:	2312      	movs	r3, #18
 800db26:	71fb      	strb	r3, [r7, #7]

         ESC_SMdisable (2);
 800db28:	2002      	movs	r0, #2
 800db2a:	f7ff fa91 	bl	800d050 <ESC_SMdisable>
         ESC_SMdisable (3);
 800db2e:	2003      	movs	r0, #3
 800db30:	f7ff fa8e 	bl	800d050 <ESC_SMdisable>
         CC_ATOMIC_SET(ESCvar.App.state, APPSTATE_IDLE);
 800db34:	4b15      	ldr	r3, [pc, #84]	@ (800db8c <ESC_startinput+0xf4>)
 800db36:	f3bf 8f5b 	dmb	ish
 800db3a:	2200      	movs	r2, #0
 800db3c:	701a      	strb	r2, [r3, #0]
 800db3e:	f3bf 8f5b 	dmb	ish
 800db42:	e01c      	b.n	800db7e <ESC_startinput+0xe6>
      }
      else
      {
         if (ESCvar.esc_hw_interrupt_enable != NULL)
 800db44:	4b10      	ldr	r3, [pc, #64]	@ (800db88 <ESC_startinput+0xf0>)
 800db46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d018      	beq.n	800db7e <ESC_startinput+0xe6>
         {
            uint32_t int_mask;

            if (ESCvar.ESC_SM2_sml == 0)
 800db4c:	4b0e      	ldr	r3, [pc, #56]	@ (800db88 <ESC_startinput+0xf0>)
 800db4e:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800db52:	2b00      	cmp	r3, #0
 800db54:	d103      	bne.n	800db5e <ESC_startinput+0xc6>
            {
               int_mask = ESCREG_ALEVENT_SM3;
 800db56:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800db5a:	60fb      	str	r3, [r7, #12]
 800db5c:	e002      	b.n	800db64 <ESC_startinput+0xcc>
            }
            else
            {
               int_mask = ESCREG_ALEVENT_SM2;
 800db5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db62:	60fb      	str	r3, [r7, #12]
            }

            if (ESCvar.dcsync > 0)
 800db64:	4b08      	ldr	r3, [pc, #32]	@ (800db88 <ESC_startinput+0xf0>)
 800db66:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d003      	beq.n	800db76 <ESC_startinput+0xde>
            {
               int_mask |= ESCREG_ALEVENT_DC_SYNC0;
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	f043 0304 	orr.w	r3, r3, #4
 800db74:	60fb      	str	r3, [r7, #12]
            }
            ESCvar.esc_hw_interrupt_enable (int_mask);
 800db76:	4b04      	ldr	r3, [pc, #16]	@ (800db88 <ESC_startinput+0xf0>)
 800db78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db7a:	68f8      	ldr	r0, [r7, #12]
 800db7c:	4798      	blx	r3
         }
      }
   }

   return state;
 800db7e:	79fb      	ldrb	r3, [r7, #7]
}
 800db80:	4618      	mov	r0, r3
 800db82:	3710      	adds	r7, #16
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}
 800db88:	24000be4 	.word	0x24000be4
 800db8c:	24000ccd 	.word	0x24000ccd

0800db90 <ESC_stopinput>:
/** Unconditional stop of updating inputs by disabling Sync Manager 2 & 3.
 * Set the App.state to APPSTATE_IDLE.
 *
 */
void ESC_stopinput (void)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	af00      	add	r7, sp, #0
   CC_ATOMIC_SET(ESCvar.App.state, APPSTATE_IDLE);
 800db94:	4b0d      	ldr	r3, [pc, #52]	@ (800dbcc <ESC_stopinput+0x3c>)
 800db96:	f3bf 8f5b 	dmb	ish
 800db9a:	2200      	movs	r2, #0
 800db9c:	701a      	strb	r2, [r3, #0]
 800db9e:	f3bf 8f5b 	dmb	ish
   ESC_SMdisable (3);
 800dba2:	2003      	movs	r0, #3
 800dba4:	f7ff fa54 	bl	800d050 <ESC_SMdisable>
   ESC_SMdisable (2);
 800dba8:	2002      	movs	r0, #2
 800dbaa:	f7ff fa51 	bl	800d050 <ESC_SMdisable>

   /* Call interrupt disable hook case it have been configured  */
   if ((ESCvar.use_interrupt != 0) &&
 800dbae:	4b08      	ldr	r3, [pc, #32]	@ (800dbd0 <ESC_stopinput+0x40>)
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d008      	beq.n	800dbc8 <ESC_stopinput+0x38>
         (ESCvar.esc_hw_interrupt_disable != NULL))
 800dbb6:	4b06      	ldr	r3, [pc, #24]	@ (800dbd0 <ESC_stopinput+0x40>)
 800dbb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
   if ((ESCvar.use_interrupt != 0) &&
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d004      	beq.n	800dbc8 <ESC_stopinput+0x38>
   {
      ESCvar.esc_hw_interrupt_disable (ESCREG_ALEVENT_DC_SYNC0 |
 800dbbe:	4b04      	ldr	r3, [pc, #16]	@ (800dbd0 <ESC_stopinput+0x40>)
 800dbc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbc2:	f640 4004 	movw	r0, #3076	@ 0xc04
 800dbc6:	4798      	blx	r3
            ESCREG_ALEVENT_SM2 |
            ESCREG_ALEVENT_SM3);
   }
}
 800dbc8:	bf00      	nop
 800dbca:	bd80      	pop	{r7, pc}
 800dbcc:	24000ccd 	.word	0x24000ccd
 800dbd0:	24000be4 	.word	0x24000be4

0800dbd4 <ESC_startoutput>:
 * @param[in] state   = Not used.
 * @return = state unchanged.
 *
 */
uint8_t ESC_startoutput (uint8_t state)
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b082      	sub	sp, #8
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	4603      	mov	r3, r0
 800dbdc:	71fb      	strb	r3, [r7, #7]
	
   /* If outputs > 0 , enable SM2 */
   if (ESCvar.ESC_SM2_sml > 0)
 800dbde:	4b0d      	ldr	r3, [pc, #52]	@ (800dc14 <ESC_startoutput+0x40>)
 800dbe0:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d002      	beq.n	800dbee <ESC_startoutput+0x1a>
   {
      ESC_SMenable (2);
 800dbe8:	2002      	movs	r0, #2
 800dbea:	f7ff fa13 	bl	800d014 <ESC_SMenable>
   }
   /* Go to state output regardless of any outputs present */
   CC_ATOMIC_OR(ESCvar.App.state, APPSTATE_OUTPUT);
 800dbee:	4b0a      	ldr	r3, [pc, #40]	@ (800dc18 <ESC_startoutput+0x44>)
 800dbf0:	f3bf 8f5b 	dmb	ish
 800dbf4:	e8d3 1f4f 	ldrexb	r1, [r3]
 800dbf8:	f041 0102 	orr.w	r1, r1, #2
 800dbfc:	e8c3 1f42 	strexb	r2, r1, [r3]
 800dc00:	2a00      	cmp	r2, #0
 800dc02:	d1f7      	bne.n	800dbf4 <ESC_startoutput+0x20>
 800dc04:	f3bf 8f5b 	dmb	ish
   return state;
 800dc08:	79fb      	ldrb	r3, [r7, #7]

}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	3708      	adds	r7, #8
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	bd80      	pop	{r7, pc}
 800dc12:	bf00      	nop
 800dc14:	24000be4 	.word	0x24000be4
 800dc18:	24000ccd 	.word	0x24000ccd

0800dc1c <ESC_stopoutput>:
 * Set the App.state to APPSTATE_INPUT. Call application hook APP_safeoutput
 * letting the user to set safe state values on outputs.
 *
 */
void ESC_stopoutput (void)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	af00      	add	r7, sp, #0
   CC_ATOMIC_AND(ESCvar.App.state, APPSTATE_INPUT);
 800dc20:	4b09      	ldr	r3, [pc, #36]	@ (800dc48 <ESC_stopoutput+0x2c>)
 800dc22:	f3bf 8f5b 	dmb	ish
 800dc26:	e8d3 1f4f 	ldrexb	r1, [r3]
 800dc2a:	f001 0101 	and.w	r1, r1, #1
 800dc2e:	e8c3 1f42 	strexb	r2, r1, [r3]
 800dc32:	2a00      	cmp	r2, #0
 800dc34:	d1f7      	bne.n	800dc26 <ESC_stopoutput+0xa>
 800dc36:	f3bf 8f5b 	dmb	ish
   ESC_SMdisable (2);
 800dc3a:	2002      	movs	r0, #2
 800dc3c:	f7ff fa08 	bl	800d050 <ESC_SMdisable>
   APP_safeoutput ();
 800dc40:	f7fe ff8c 	bl	800cb5c <APP_safeoutput>
}
 800dc44:	bf00      	nop
 800dc46:	bd80      	pop	{r7, pc}
 800dc48:	24000ccd 	.word	0x24000ccd

0800dc4c <ESC_sm_act_event>:
/** The state handler acting on SyncManager Activation BIT(4)
 * events in the Al Event Request register 0x220.
 *
 */
void ESC_sm_act_event (void)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b082      	sub	sp, #8
 800dc50:	af00      	add	r7, sp, #0
   uint8_t ac, an, as, ax, ax23;

   /* Have at least on Sync Manager  changed */
   if ((ESCvar.ALevent & ESCREG_ALEVENT_SMCHANGE) == 0)
 800dc52:	4b56      	ldr	r3, [pc, #344]	@ (800ddac <ESC_sm_act_event+0x160>)
 800dc54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800dc58:	f003 0310 	and.w	r3, r3, #16
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	f000 809e 	beq.w	800dd9e <ESC_sm_act_event+0x152>
      /* nothing to do */
      return;
   }

   /* Mask state request bits + Error ACK */
   ac = ESCvar.ALcontrol & ESCREG_AL_STATEMASK;
 800dc62:	4b52      	ldr	r3, [pc, #328]	@ (800ddac <ESC_sm_act_event+0x160>)
 800dc64:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800dc68:	b2db      	uxtb	r3, r3
 800dc6a:	f003 031f 	and.w	r3, r3, #31
 800dc6e:	71fb      	strb	r3, [r7, #7]
   as = ESCvar.ALstatus & ESCREG_AL_STATEMASK;
 800dc70:	4b4e      	ldr	r3, [pc, #312]	@ (800ddac <ESC_sm_act_event+0x160>)
 800dc72:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800dc76:	b2db      	uxtb	r3, r3
 800dc78:	f003 031f 	and.w	r3, r3, #31
 800dc7c:	717b      	strb	r3, [r7, #5]
   an = as;
 800dc7e:	797b      	ldrb	r3, [r7, #5]
 800dc80:	71bb      	strb	r3, [r7, #6]
   if (((ac & ESCerror) || (ac == ESCinit)))
 800dc82:	79fb      	ldrb	r3, [r7, #7]
 800dc84:	f003 0310 	and.w	r3, r3, #16
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d102      	bne.n	800dc92 <ESC_sm_act_event+0x46>
 800dc8c:	79fb      	ldrb	r3, [r7, #7]
 800dc8e:	2b01      	cmp	r3, #1
 800dc90:	d107      	bne.n	800dca2 <ESC_sm_act_event+0x56>
   {
      /* if error bit confirmed reset */
      ac &= ESCREG_AL_ERRACKMASK;
 800dc92:	79fb      	ldrb	r3, [r7, #7]
 800dc94:	f003 030f 	and.w	r3, r3, #15
 800dc98:	71fb      	strb	r3, [r7, #7]
      an &= ESCREG_AL_ERRACKMASK;
 800dc9a:	79bb      	ldrb	r3, [r7, #6]
 800dc9c:	f003 030f 	and.w	r3, r3, #15
 800dca0:	71bb      	strb	r3, [r7, #6]
   }
   /* Enter SM changed handling for all steps but Init and Boot when Mailboxes
    * is up and running
    */
   if ((as & ESCREG_AL_ALLBUTINITMASK) &&
 800dca2:	797b      	ldrb	r3, [r7, #5]
 800dca4:	f003 030e 	and.w	r3, r3, #14
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d05f      	beq.n	800dd6c <ESC_sm_act_event+0x120>
 800dcac:	797b      	ldrb	r3, [r7, #5]
 800dcae:	2b03      	cmp	r3, #3
 800dcb0:	d05c      	beq.n	800dd6c <ESC_sm_act_event+0x120>
       ((as == ESCboot) == 0) && ESCvar.MBXrun)
 800dcb2:	4b3e      	ldr	r3, [pc, #248]	@ (800ddac <ESC_sm_act_event+0x160>)
 800dcb4:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d057      	beq.n	800dd6c <ESC_sm_act_event+0x120>
   {
      /* Validate Sync Managers, reading the Activation register will
       * acknowledge the SyncManager Activation event making us enter
       * this execution path.
       */
      ax = ESC_checkmbx (as);
 800dcbc:	797b      	ldrb	r3, [r7, #5]
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	f7ff fa32 	bl	800d128 <ESC_checkmbx>
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	713b      	strb	r3, [r7, #4]
      ax23 = ESC_checkSM23 (as);
 800dcc8:	797b      	ldrb	r3, [r7, #5]
 800dcca:	4618      	mov	r0, r3
 800dccc:	f7ff fe56 	bl	800d97c <ESC_checkSM23>
 800dcd0:	4603      	mov	r3, r0
 800dcd2:	70fb      	strb	r3, [r7, #3]
      if ((an & ESCerror) && ((ac & ESCerror) == 0))
 800dcd4:	79bb      	ldrb	r3, [r7, #6]
 800dcd6:	f003 0310 	and.w	r3, r3, #16
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d004      	beq.n	800dce8 <ESC_sm_act_event+0x9c>
 800dcde:	79fb      	ldrb	r3, [r7, #7]
 800dce0:	f003 0310 	and.w	r3, r3, #16
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d040      	beq.n	800dd6a <ESC_sm_act_event+0x11e>
         /* if in error then stay there */
      }
      /* Have we been forced to step down to INIT we will stop mailboxes,
       * update AL Status Code and exit ESC_state
       */
      else if (ax == (ESCinit | ESCerror))
 800dce8:	793b      	ldrb	r3, [r7, #4]
 800dcea:	2b11      	cmp	r3, #17
 800dcec:	d11a      	bne.n	800dd24 <ESC_sm_act_event+0xd8>
      {
         /* If we have activated Inputs and Outputs we need to disable them */
         if (CC_ATOMIC_GET(ESCvar.App.state))
 800dcee:	4b30      	ldr	r3, [pc, #192]	@ (800ddb0 <ESC_sm_act_event+0x164>)
 800dcf0:	f3bf 8f5b 	dmb	ish
 800dcf4:	781b      	ldrb	r3, [r3, #0]
 800dcf6:	f3bf 8f5b 	dmb	ish
 800dcfa:	b2db      	uxtb	r3, r3
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d003      	beq.n	800dd08 <ESC_sm_act_event+0xbc>
         {
            ESC_stopoutput ();
 800dd00:	f7ff ff8c 	bl	800dc1c <ESC_stopoutput>
            ESC_stopinput ();
 800dd04:	f7ff ff44 	bl	800db90 <ESC_stopinput>
         }
         /* Stop mailboxes and update ALStatus code */
         ESC_stopmbx ();
 800dd08:	f7ff fb14 	bl	800d334 <ESC_stopmbx>
         ESC_ALerror (ALERR_INVALIDMBXCONFIG);
 800dd0c:	2016      	movs	r0, #22
 800dd0e:	f7ff f899 	bl	800ce44 <ESC_ALerror>
         ESCvar.MBXrun = 0;
 800dd12:	4b26      	ldr	r3, [pc, #152]	@ (800ddac <ESC_sm_act_event+0x160>)
 800dd14:	2200      	movs	r2, #0
 800dd16:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
         ESC_ALstatus (ax);
 800dd1a:	793b      	ldrb	r3, [r7, #4]
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f7ff f8ab 	bl	800ce78 <ESC_ALstatus>
         return;
 800dd22:	e03f      	b.n	800dda4 <ESC_sm_act_event+0x158>
      }
      /* Have we been forced to step down to PREOP we will stop inputs
       * and outputs, update AL Status Code and exit ESC_state
       */
      else if (CC_ATOMIC_GET(ESCvar.App.state) && (ax23 == (ESCpreop | ESCerror)))
 800dd24:	4b22      	ldr	r3, [pc, #136]	@ (800ddb0 <ESC_sm_act_event+0x164>)
 800dd26:	f3bf 8f5b 	dmb	ish
 800dd2a:	781b      	ldrb	r3, [r3, #0]
 800dd2c:	f3bf 8f5b 	dmb	ish
 800dd30:	b2db      	uxtb	r3, r3
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d035      	beq.n	800dda2 <ESC_sm_act_event+0x156>
 800dd36:	78fb      	ldrb	r3, [r7, #3]
 800dd38:	2b12      	cmp	r3, #18
 800dd3a:	d132      	bne.n	800dda2 <ESC_sm_act_event+0x156>
      {
         ESC_stopoutput ();
 800dd3c:	f7ff ff6e 	bl	800dc1c <ESC_stopoutput>
         ESC_stopinput ();
 800dd40:	f7ff ff26 	bl	800db90 <ESC_stopinput>
         if (ESCvar.SMtestresult & SMRESULT_ERRSM3)
 800dd44:	4b19      	ldr	r3, [pc, #100]	@ (800ddac <ESC_sm_act_event+0x160>)
 800dd46:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 800dd4a:	f003 0308 	and.w	r3, r3, #8
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d003      	beq.n	800dd5a <ESC_sm_act_event+0x10e>
         {
            ESC_ALerror (ALERR_INVALIDINPUTSM);
 800dd52:	201e      	movs	r0, #30
 800dd54:	f7ff f876 	bl	800ce44 <ESC_ALerror>
 800dd58:	e002      	b.n	800dd60 <ESC_sm_act_event+0x114>
         }
         else
         {
            ESC_ALerror (ALERR_INVALIDOUTPUTSM);
 800dd5a:	201d      	movs	r0, #29
 800dd5c:	f7ff f872 	bl	800ce44 <ESC_ALerror>
         }
         ESC_ALstatus (ax23);
 800dd60:	78fb      	ldrb	r3, [r7, #3]
 800dd62:	4618      	mov	r0, r3
 800dd64:	f7ff f888 	bl	800ce78 <ESC_ALstatus>
      if ((an & ESCerror) && ((ac & ESCerror) == 0))
 800dd68:	e01b      	b.n	800dda2 <ESC_sm_act_event+0x156>
 800dd6a:	e01a      	b.n	800dda2 <ESC_sm_act_event+0x156>
      }
   }
   else
   {
      ESC_SMack (0);
 800dd6c:	2000      	movs	r0, #0
 800dd6e:	f7ff f8fb 	bl	800cf68 <ESC_SMack>
      ESC_SMack (1);
 800dd72:	2001      	movs	r0, #1
 800dd74:	f7ff f8f8 	bl	800cf68 <ESC_SMack>
      ESC_SMack (2);
 800dd78:	2002      	movs	r0, #2
 800dd7a:	f7ff f8f5 	bl	800cf68 <ESC_SMack>
      ESC_SMack (3);
 800dd7e:	2003      	movs	r0, #3
 800dd80:	f7ff f8f2 	bl	800cf68 <ESC_SMack>
      ESC_SMack (4);
 800dd84:	2004      	movs	r0, #4
 800dd86:	f7ff f8ef 	bl	800cf68 <ESC_SMack>
      ESC_SMack (5);
 800dd8a:	2005      	movs	r0, #5
 800dd8c:	f7ff f8ec 	bl	800cf68 <ESC_SMack>
      ESC_SMack (6);
 800dd90:	2006      	movs	r0, #6
 800dd92:	f7ff f8e9 	bl	800cf68 <ESC_SMack>
      ESC_SMack (7);
 800dd96:	2007      	movs	r0, #7
 800dd98:	f7ff f8e6 	bl	800cf68 <ESC_SMack>
 800dd9c:	e002      	b.n	800dda4 <ESC_sm_act_event+0x158>
      return;
 800dd9e:	bf00      	nop
 800dda0:	e000      	b.n	800dda4 <ESC_sm_act_event+0x158>
      if ((an & ESCerror) && ((ac & ESCerror) == 0))
 800dda2:	bf00      	nop
   }
}
 800dda4:	3708      	adds	r7, #8
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}
 800ddaa:	bf00      	nop
 800ddac:	24000be4 	.word	0x24000be4
 800ddb0:	24000ccd 	.word	0x24000ccd

0800ddb4 <ESC_check_id_request>:

static bool ESC_check_id_request (uint16_t ALcontrol, uint8_t * an)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b084      	sub	sp, #16
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	4603      	mov	r3, r0
 800ddbc:	6039      	str	r1, [r7, #0]
 800ddbe:	80fb      	strh	r3, [r7, #6]
   if ((ALcontrol & ESCREG_AL_ID_REQUEST) != 0)
 800ddc0:	88fb      	ldrh	r3, [r7, #6]
 800ddc2:	f003 0320 	and.w	r3, r3, #32
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d021      	beq.n	800de0e <ESC_check_id_request+0x5a>
   {
      uint8_t state = ALcontrol & ESCREG_AL_ERRACKMASK;
 800ddca:	88fb      	ldrh	r3, [r7, #6]
 800ddcc:	b2db      	uxtb	r3, r3
 800ddce:	f003 030f 	and.w	r3, r3, #15
 800ddd2:	73fb      	strb	r3, [r7, #15]

      if ((state != ESCboot) &&
 800ddd4:	7bfb      	ldrb	r3, [r7, #15]
 800ddd6:	2b03      	cmp	r3, #3
 800ddd8:	d019      	beq.n	800de0e <ESC_check_id_request+0x5a>
 800ddda:	7bfb      	ldrb	r3, [r7, #15]
 800dddc:	2b03      	cmp	r3, #3
 800ddde:	d907      	bls.n	800ddf0 <ESC_check_id_request+0x3c>
          ((state < ESCsafeop) || (*an == ESCsafeop) || (*an == ESCop)))
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	2b04      	cmp	r3, #4
 800dde6:	d003      	beq.n	800ddf0 <ESC_check_id_request+0x3c>
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	2b08      	cmp	r3, #8
 800ddee:	d10e      	bne.n	800de0e <ESC_check_id_request+0x5a>
      {
         uint16_t ALstatuscode;

         ESC_read (ESCREG_ALERROR,
 800ddf0:	f107 030c 	add.w	r3, r7, #12
 800ddf4:	2202      	movs	r2, #2
 800ddf6:	4619      	mov	r1, r3
 800ddf8:	f44f 709a 	mov.w	r0, #308	@ 0x134
 800ddfc:	f003 f82e 	bl	8010e5c <ESC_read>
                   (void *)&ALstatuscode,
                   sizeof (ALstatuscode));

         return (ALstatuscode == ALERR_NONE);
 800de00:	89bb      	ldrh	r3, [r7, #12]
 800de02:	2b00      	cmp	r3, #0
 800de04:	bf0c      	ite	eq
 800de06:	2301      	moveq	r3, #1
 800de08:	2300      	movne	r3, #0
 800de0a:	b2db      	uxtb	r3, r3
 800de0c:	e000      	b.n	800de10 <ESC_check_id_request+0x5c>
      }
   }

   return false;
 800de0e:	2300      	movs	r3, #0
}
 800de10:	4618      	mov	r0, r3
 800de12:	3710      	adds	r7, #16
 800de14:	46bd      	mov	sp, r7
 800de16:	bd80      	pop	{r7, pc}

0800de18 <ESC_load_device_id>:

static uint8_t ESC_load_device_id (void)
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b082      	sub	sp, #8
 800de1c:	af00      	add	r7, sp, #0
   uint16_t device_id;

   if (ESCvar.get_device_id != NULL)
 800de1e:	4b11      	ldr	r3, [pc, #68]	@ (800de64 <ESC_load_device_id+0x4c>)
 800de20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de22:	2b00      	cmp	r3, #0
 800de24:	d00a      	beq.n	800de3c <ESC_load_device_id+0x24>
   {
      if (ESCvar.get_device_id (&device_id) != 0)
 800de26:	4b0f      	ldr	r3, [pc, #60]	@ (800de64 <ESC_load_device_id+0x4c>)
 800de28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de2a:	1dba      	adds	r2, r7, #6
 800de2c:	4610      	mov	r0, r2
 800de2e:	4798      	blx	r3
 800de30:	4603      	mov	r3, r0
 800de32:	2b00      	cmp	r3, #0
 800de34:	d008      	beq.n	800de48 <ESC_load_device_id+0x30>
      {
         device_id = 0;
 800de36:	2300      	movs	r3, #0
 800de38:	80fb      	strh	r3, [r7, #6]
 800de3a:	e005      	b.n	800de48 <ESC_load_device_id+0x30>
      }
   }
   else
   {
      ESC_read (ESCREG_CONF_STATION_ALIAS,
 800de3c:	1dbb      	adds	r3, r7, #6
 800de3e:	2202      	movs	r2, #2
 800de40:	4619      	mov	r1, r3
 800de42:	2012      	movs	r0, #18
 800de44:	f003 f80a 	bl	8010e5c <ESC_read>
                (void *)&device_id,
                sizeof (device_id));
   }

   if (device_id != 0)
 800de48:	88fb      	ldrh	r3, [r7, #6]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d005      	beq.n	800de5a <ESC_load_device_id+0x42>
   {
      /* Load the Device Identification Value to the AL Status Code register */
      ESC_ALerror (device_id);
 800de4e:	88fb      	ldrh	r3, [r7, #6]
 800de50:	4618      	mov	r0, r3
 800de52:	f7fe fff7 	bl	800ce44 <ESC_ALerror>

      return ESCREG_AL_ID_REQUEST;
 800de56:	2320      	movs	r3, #32
 800de58:	e000      	b.n	800de5c <ESC_load_device_id+0x44>
   }

   return 0;
 800de5a:	2300      	movs	r3, #0
}
 800de5c:	4618      	mov	r0, r3
 800de5e:	3708      	adds	r7, #8
 800de60:	46bd      	mov	sp, r7
 800de62:	bd80      	pop	{r7, pc}
 800de64:	24000be4 	.word	0x24000be4

0800de68 <ESC_state>:
/** The state handler acting on ALControl Bit(0)
 * events in the Al Event Request register 0x220.
 *
 */
void ESC_state (void)
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b082      	sub	sp, #8
 800de6c:	af00      	add	r7, sp, #0
   uint8_t ac, an, as;

   /* Do we have a state change request pending */
   if (ESCvar.ALevent & ESCREG_ALEVENT_CONTROL)
 800de6e:	4bda      	ldr	r3, [pc, #872]	@ (800e1d8 <ESC_state+0x370>)
 800de70:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800de74:	f003 0301 	and.w	r3, r3, #1
 800de78:	2b00      	cmp	r3, #0
 800de7a:	f000 8256 	beq.w	800e32a <ESC_state+0x4c2>
   {
      ESC_read (ESCREG_ALCONTROL, (void *) &ESCvar.ALcontrol,
 800de7e:	2202      	movs	r2, #2
 800de80:	49d6      	ldr	r1, [pc, #856]	@ (800e1dc <ESC_state+0x374>)
 800de82:	f44f 7090 	mov.w	r0, #288	@ 0x120
 800de86:	f002 ffe9 	bl	8010e5c <ESC_read>
                sizeof (ESCvar.ALcontrol));
      ESCvar.ALcontrol = etohs (ESCvar.ALcontrol);
 800de8a:	4bd3      	ldr	r3, [pc, #844]	@ (800e1d8 <ESC_state+0x370>)
 800de8c:	f8b3 2082 	ldrh.w	r2, [r3, #130]	@ 0x82
 800de90:	4bd1      	ldr	r3, [pc, #836]	@ (800e1d8 <ESC_state+0x370>)
 800de92:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
   {
      /* nothing to do */
      return;
   }
   /* Mask state request bits + Error ACK */
   ac = ESCvar.ALcontrol & ESCREG_AL_STATEMASK;
 800de96:	4bd0      	ldr	r3, [pc, #832]	@ (800e1d8 <ESC_state+0x370>)
 800de98:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800de9c:	b2db      	uxtb	r3, r3
 800de9e:	f003 031f 	and.w	r3, r3, #31
 800dea2:	71fb      	strb	r3, [r7, #7]
   as = ESCvar.ALstatus & ESCREG_AL_STATEMASK;
 800dea4:	4bcc      	ldr	r3, [pc, #816]	@ (800e1d8 <ESC_state+0x370>)
 800dea6:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800deaa:	b2db      	uxtb	r3, r3
 800deac:	f003 031f 	and.w	r3, r3, #31
 800deb0:	b2db      	uxtb	r3, r3
 800deb2:	717b      	strb	r3, [r7, #5]
   an = as;
 800deb4:	797b      	ldrb	r3, [r7, #5]
 800deb6:	71bb      	strb	r3, [r7, #6]
   if (((ac & ESCerror) || (ac == ESCinit)))
 800deb8:	79fb      	ldrb	r3, [r7, #7]
 800deba:	f003 0310 	and.w	r3, r3, #16
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d102      	bne.n	800dec8 <ESC_state+0x60>
 800dec2:	79fb      	ldrb	r3, [r7, #7]
 800dec4:	2b01      	cmp	r3, #1
 800dec6:	d108      	bne.n	800deda <ESC_state+0x72>
   {
      /* if error bit confirmed reset */
      ac &= ESCREG_AL_ERRACKMASK;
 800dec8:	79fb      	ldrb	r3, [r7, #7]
 800deca:	f003 030f 	and.w	r3, r3, #15
 800dece:	71fb      	strb	r3, [r7, #7]
      an &= ESCREG_AL_ERRACKMASK;
 800ded0:	79bb      	ldrb	r3, [r7, #6]
 800ded2:	f003 030f 	and.w	r3, r3, #15
 800ded6:	b2db      	uxtb	r3, r3
 800ded8:	71bb      	strb	r3, [r7, #6]
   }

   /* Error state not acked, leave original */
   if ((an & ESCerror) && ((ac & ESCerror) == 0))
 800deda:	79bb      	ldrb	r3, [r7, #6]
 800dedc:	f003 0310 	and.w	r3, r3, #16
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d005      	beq.n	800def0 <ESC_state+0x88>
 800dee4:	79fb      	ldrb	r3, [r7, #7]
 800dee6:	f003 0310 	and.w	r3, r3, #16
 800deea:	2b00      	cmp	r3, #0
 800deec:	f000 821f 	beq.w	800e32e <ESC_state+0x4c6>
   {
      return;
   }

   /* Mask high bits ALcommand, low bits ALstatus */
   as = (uint8_t)((ac << 4) | (as & 0x0f));
 800def0:	79fb      	ldrb	r3, [r7, #7]
 800def2:	011b      	lsls	r3, r3, #4
 800def4:	b25a      	sxtb	r2, r3
 800def6:	797b      	ldrb	r3, [r7, #5]
 800def8:	b25b      	sxtb	r3, r3
 800defa:	f003 030f 	and.w	r3, r3, #15
 800defe:	b25b      	sxtb	r3, r3
 800df00:	4313      	orrs	r3, r2
 800df02:	b25b      	sxtb	r3, r3
 800df04:	b2db      	uxtb	r3, r3
 800df06:	717b      	strb	r3, [r7, #5]

   /* Call post state change hook case it have been configured  */
   if (ESCvar.pre_state_change_hook != NULL)
 800df08:	4bb3      	ldr	r3, [pc, #716]	@ (800e1d8 <ESC_state+0x370>)
 800df0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d005      	beq.n	800df1c <ESC_state+0xb4>
   {
      ESCvar.pre_state_change_hook (&as, &an);
 800df10:	4bb1      	ldr	r3, [pc, #708]	@ (800e1d8 <ESC_state+0x370>)
 800df12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df14:	1db9      	adds	r1, r7, #6
 800df16:	1d7a      	adds	r2, r7, #5
 800df18:	4610      	mov	r0, r2
 800df1a:	4798      	blx	r3
   }

   /* Switch through the state change requested via AlControl from
    * current state read in AL status
    */
   switch (as)
 800df1c:	797b      	ldrb	r3, [r7, #5]
 800df1e:	3b11      	subs	r3, #17
 800df20:	2b77      	cmp	r3, #119	@ 0x77
 800df22:	f200 81ac 	bhi.w	800e27e <ESC_state+0x416>
 800df26:	a201      	add	r2, pc, #4	@ (adr r2, 800df2c <ESC_state+0xc4>)
 800df28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df2c:	0800e2c3 	.word	0x0800e2c3
 800df30:	0800e15d 	.word	0x0800e15d
 800df34:	0800e167 	.word	0x0800e167
 800df38:	0800e14f 	.word	0x0800e14f
 800df3c:	0800e27f 	.word	0x0800e27f
 800df40:	0800e27f 	.word	0x0800e27f
 800df44:	0800e27f 	.word	0x0800e27f
 800df48:	0800e13d 	.word	0x0800e13d
 800df4c:	0800e27f 	.word	0x0800e27f
 800df50:	0800e27f 	.word	0x0800e27f
 800df54:	0800e27f 	.word	0x0800e27f
 800df58:	0800e27f 	.word	0x0800e27f
 800df5c:	0800e27f 	.word	0x0800e27f
 800df60:	0800e27f 	.word	0x0800e27f
 800df64:	0800e27f 	.word	0x0800e27f
 800df68:	0800e27f 	.word	0x0800e27f
 800df6c:	0800e10d 	.word	0x0800e10d
 800df70:	0800e2c3 	.word	0x0800e2c3
 800df74:	0800e171 	.word	0x0800e171
 800df78:	0800e227 	.word	0x0800e227
 800df7c:	0800e27f 	.word	0x0800e27f
 800df80:	0800e27f 	.word	0x0800e27f
 800df84:	0800e27f 	.word	0x0800e27f
 800df88:	0800e219 	.word	0x0800e219
 800df8c:	0800e27f 	.word	0x0800e27f
 800df90:	0800e27f 	.word	0x0800e27f
 800df94:	0800e27f 	.word	0x0800e27f
 800df98:	0800e27f 	.word	0x0800e27f
 800df9c:	0800e27f 	.word	0x0800e27f
 800dfa0:	0800e27f 	.word	0x0800e27f
 800dfa4:	0800e27f 	.word	0x0800e27f
 800dfa8:	0800e27f 	.word	0x0800e27f
 800dfac:	0800e11f 	.word	0x0800e11f
 800dfb0:	0800e171 	.word	0x0800e171
 800dfb4:	0800e11f 	.word	0x0800e11f
 800dfb8:	0800e231 	.word	0x0800e231
 800dfbc:	0800e27f 	.word	0x0800e27f
 800dfc0:	0800e27f 	.word	0x0800e27f
 800dfc4:	0800e27f 	.word	0x0800e27f
 800dfc8:	0800e24b 	.word	0x0800e24b
 800dfcc:	0800e27f 	.word	0x0800e27f
 800dfd0:	0800e27f 	.word	0x0800e27f
 800dfd4:	0800e27f 	.word	0x0800e27f
 800dfd8:	0800e27f 	.word	0x0800e27f
 800dfdc:	0800e27f 	.word	0x0800e27f
 800dfe0:	0800e27f 	.word	0x0800e27f
 800dfe4:	0800e27f 	.word	0x0800e27f
 800dfe8:	0800e27f 	.word	0x0800e27f
 800dfec:	0800e131 	.word	0x0800e131
 800dff0:	0800e17d 	.word	0x0800e17d
 800dff4:	0800e171 	.word	0x0800e171
 800dff8:	0800e17d 	.word	0x0800e17d
 800dffc:	0800e27f 	.word	0x0800e27f
 800e000:	0800e27f 	.word	0x0800e27f
 800e004:	0800e27f 	.word	0x0800e27f
 800e008:	0800e275 	.word	0x0800e275
 800e00c:	0800e27f 	.word	0x0800e27f
 800e010:	0800e27f 	.word	0x0800e27f
 800e014:	0800e27f 	.word	0x0800e27f
 800e018:	0800e27f 	.word	0x0800e27f
 800e01c:	0800e27f 	.word	0x0800e27f
 800e020:	0800e27f 	.word	0x0800e27f
 800e024:	0800e27f 	.word	0x0800e27f
 800e028:	0800e27f 	.word	0x0800e27f
 800e02c:	0800e27f 	.word	0x0800e27f
 800e030:	0800e27f 	.word	0x0800e27f
 800e034:	0800e27f 	.word	0x0800e27f
 800e038:	0800e27f 	.word	0x0800e27f
 800e03c:	0800e27f 	.word	0x0800e27f
 800e040:	0800e27f 	.word	0x0800e27f
 800e044:	0800e27f 	.word	0x0800e27f
 800e048:	0800e27f 	.word	0x0800e27f
 800e04c:	0800e27f 	.word	0x0800e27f
 800e050:	0800e27f 	.word	0x0800e27f
 800e054:	0800e27f 	.word	0x0800e27f
 800e058:	0800e27f 	.word	0x0800e27f
 800e05c:	0800e27f 	.word	0x0800e27f
 800e060:	0800e27f 	.word	0x0800e27f
 800e064:	0800e27f 	.word	0x0800e27f
 800e068:	0800e27f 	.word	0x0800e27f
 800e06c:	0800e27f 	.word	0x0800e27f
 800e070:	0800e27f 	.word	0x0800e27f
 800e074:	0800e27f 	.word	0x0800e27f
 800e078:	0800e27f 	.word	0x0800e27f
 800e07c:	0800e27f 	.word	0x0800e27f
 800e080:	0800e27f 	.word	0x0800e27f
 800e084:	0800e27f 	.word	0x0800e27f
 800e088:	0800e27f 	.word	0x0800e27f
 800e08c:	0800e27f 	.word	0x0800e27f
 800e090:	0800e27f 	.word	0x0800e27f
 800e094:	0800e27f 	.word	0x0800e27f
 800e098:	0800e27f 	.word	0x0800e27f
 800e09c:	0800e27f 	.word	0x0800e27f
 800e0a0:	0800e27f 	.word	0x0800e27f
 800e0a4:	0800e27f 	.word	0x0800e27f
 800e0a8:	0800e27f 	.word	0x0800e27f
 800e0ac:	0800e27f 	.word	0x0800e27f
 800e0b0:	0800e27f 	.word	0x0800e27f
 800e0b4:	0800e27f 	.word	0x0800e27f
 800e0b8:	0800e27f 	.word	0x0800e27f
 800e0bc:	0800e27f 	.word	0x0800e27f
 800e0c0:	0800e27f 	.word	0x0800e27f
 800e0c4:	0800e27f 	.word	0x0800e27f
 800e0c8:	0800e27f 	.word	0x0800e27f
 800e0cc:	0800e27f 	.word	0x0800e27f
 800e0d0:	0800e27f 	.word	0x0800e27f
 800e0d4:	0800e27f 	.word	0x0800e27f
 800e0d8:	0800e27f 	.word	0x0800e27f
 800e0dc:	0800e27f 	.word	0x0800e27f
 800e0e0:	0800e27f 	.word	0x0800e27f
 800e0e4:	0800e27f 	.word	0x0800e27f
 800e0e8:	0800e27f 	.word	0x0800e27f
 800e0ec:	0800e131 	.word	0x0800e131
 800e0f0:	0800e20d 	.word	0x0800e20d
 800e0f4:	0800e171 	.word	0x0800e171
 800e0f8:	0800e23d 	.word	0x0800e23d
 800e0fc:	0800e27f 	.word	0x0800e27f
 800e100:	0800e27f 	.word	0x0800e27f
 800e104:	0800e27f 	.word	0x0800e27f
 800e108:	0800e2c3 	.word	0x0800e2c3
         break;
      }
      case INIT_TO_PREOP:
      {
         /* get station address */
         ESC_address ();
 800e10c:	f7fe ffbe 	bl	800d08c <ESC_address>
         an = ESC_startmbx (ac);
 800e110:	79fb      	ldrb	r3, [r7, #7]
 800e112:	4618      	mov	r0, r3
 800e114:	f7ff f87e 	bl	800d214 <ESC_startmbx>
 800e118:	4603      	mov	r3, r0
 800e11a:	71bb      	strb	r3, [r7, #6]
         break;
 800e11c:	e0d6      	b.n	800e2cc <ESC_state+0x464>
      }
      case INIT_TO_BOOT:
      case BOOT_TO_BOOT:
      {
         /* get station address */
         ESC_address ();
 800e11e:	f7fe ffb5 	bl	800d08c <ESC_address>
         an = ESC_startmbxboot (ac);
 800e122:	79fb      	ldrb	r3, [r7, #7]
 800e124:	4618      	mov	r0, r3
 800e126:	f7ff f8bd 	bl	800d2a4 <ESC_startmbxboot>
 800e12a:	4603      	mov	r3, r0
 800e12c:	71bb      	strb	r3, [r7, #6]
         break;
 800e12e:	e0cd      	b.n	800e2cc <ESC_state+0x464>
      }
      case INIT_TO_SAFEOP:
      case INIT_TO_OP:
      {
         an = ESCinit | ESCerror;
 800e130:	2311      	movs	r3, #17
 800e132:	71bb      	strb	r3, [r7, #6]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800e134:	2011      	movs	r0, #17
 800e136:	f7fe fe85 	bl	800ce44 <ESC_ALerror>
         break;
 800e13a:	e0c7      	b.n	800e2cc <ESC_state+0x464>
      }
      case OP_TO_INIT:
      {
         ESC_stopoutput ();
 800e13c:	f7ff fd6e 	bl	800dc1c <ESC_stopoutput>
         ESC_stopinput ();
 800e140:	f7ff fd26 	bl	800db90 <ESC_stopinput>
         ESC_stopmbx ();
 800e144:	f7ff f8f6 	bl	800d334 <ESC_stopmbx>
         an = ESCinit;
 800e148:	2301      	movs	r3, #1
 800e14a:	71bb      	strb	r3, [r7, #6]
         break;
 800e14c:	e0be      	b.n	800e2cc <ESC_state+0x464>
      }
      case SAFEOP_TO_INIT:
      {
         ESC_stopinput ();
 800e14e:	f7ff fd1f 	bl	800db90 <ESC_stopinput>
         ESC_stopmbx ();
 800e152:	f7ff f8ef 	bl	800d334 <ESC_stopmbx>
         an = ESCinit;
 800e156:	2301      	movs	r3, #1
 800e158:	71bb      	strb	r3, [r7, #6]
         break;
 800e15a:	e0b7      	b.n	800e2cc <ESC_state+0x464>
      }
      case PREOP_TO_INIT:
      {
         ESC_stopmbx ();
 800e15c:	f7ff f8ea 	bl	800d334 <ESC_stopmbx>
         an = ESCinit;
 800e160:	2301      	movs	r3, #1
 800e162:	71bb      	strb	r3, [r7, #6]
         break;
 800e164:	e0b2      	b.n	800e2cc <ESC_state+0x464>
      }
      case BOOT_TO_INIT:
      {
         ESC_stopmbx ();
 800e166:	f7ff f8e5 	bl	800d334 <ESC_stopmbx>
         an = ESCinit;
 800e16a:	2301      	movs	r3, #1
 800e16c:	71bb      	strb	r3, [r7, #6]
         break;
 800e16e:	e0ad      	b.n	800e2cc <ESC_state+0x464>
      case PREOP_TO_BOOT:
      case BOOT_TO_PREOP:
      case BOOT_TO_SAFEOP:
      case BOOT_TO_OP:
      {
         an = ESCpreop | ESCerror;
 800e170:	2312      	movs	r3, #18
 800e172:	71bb      	strb	r3, [r7, #6]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800e174:	2011      	movs	r0, #17
 800e176:	f7fe fe65 	bl	800ce44 <ESC_ALerror>
         break;
 800e17a:	e0a7      	b.n	800e2cc <ESC_state+0x464>
      }
      case PREOP_TO_SAFEOP:
      case SAFEOP_TO_SAFEOP:
      {
         ESCvar.ESC_SM2_sml = sizeOfPDO (RX_PDO_OBJIDX, &ESCvar.sm2mappings,
 800e17c:	2304      	movs	r3, #4
 800e17e:	4a18      	ldr	r2, [pc, #96]	@ (800e1e0 <ESC_state+0x378>)
 800e180:	4918      	ldr	r1, [pc, #96]	@ (800e1e4 <ESC_state+0x37c>)
 800e182:	f641 4012 	movw	r0, #7186	@ 0x1c12
 800e186:	f000 f9dd 	bl	800e544 <sizeOfPDO>
 800e18a:	4603      	mov	r3, r0
 800e18c:	461a      	mov	r2, r3
 800e18e:	4b12      	ldr	r3, [pc, #72]	@ (800e1d8 <ESC_state+0x370>)
 800e190:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
                                         SMmap2, MAX_MAPPINGS_SM2);
         if (ESCvar.sm2mappings < 0)
 800e194:	4b10      	ldr	r3, [pc, #64]	@ (800e1d8 <ESC_state+0x370>)
 800e196:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	da05      	bge.n	800e1aa <ESC_state+0x342>
         {
            an = ESCpreop | ESCerror;
 800e19e:	2312      	movs	r3, #18
 800e1a0:	71bb      	strb	r3, [r7, #6]
            ESC_ALerror (ALERR_INVALIDOUTPUTSM);
 800e1a2:	201d      	movs	r0, #29
 800e1a4:	f7fe fe4e 	bl	800ce44 <ESC_ALerror>
            break;
 800e1a8:	e090      	b.n	800e2cc <ESC_state+0x464>
         }

         ESCvar.ESC_SM3_sml = sizeOfPDO (TX_PDO_OBJIDX, &ESCvar.sm3mappings,
 800e1aa:	230e      	movs	r3, #14
 800e1ac:	4a0e      	ldr	r2, [pc, #56]	@ (800e1e8 <ESC_state+0x380>)
 800e1ae:	490f      	ldr	r1, [pc, #60]	@ (800e1ec <ESC_state+0x384>)
 800e1b0:	f641 4013 	movw	r0, #7187	@ 0x1c13
 800e1b4:	f000 f9c6 	bl	800e544 <sizeOfPDO>
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	461a      	mov	r2, r3
 800e1bc:	4b06      	ldr	r3, [pc, #24]	@ (800e1d8 <ESC_state+0x370>)
 800e1be:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
                                         SMmap3, MAX_MAPPINGS_SM3);
         if (ESCvar.sm3mappings < 0)
 800e1c2:	4b05      	ldr	r3, [pc, #20]	@ (800e1d8 <ESC_state+0x370>)
 800e1c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	da11      	bge.n	800e1f0 <ESC_state+0x388>
         {
            an = ESCpreop | ESCerror;
 800e1cc:	2312      	movs	r3, #18
 800e1ce:	71bb      	strb	r3, [r7, #6]
            ESC_ALerror (ALERR_INVALIDINPUTSM);
 800e1d0:	201e      	movs	r0, #30
 800e1d2:	f7fe fe37 	bl	800ce44 <ESC_ALerror>
            break;
 800e1d6:	e079      	b.n	800e2cc <ESC_state+0x464>
 800e1d8:	24000be4 	.word	0x24000be4
 800e1dc:	24000c66 	.word	0x24000c66
 800e1e0:	24000b0c 	.word	0x24000b0c
 800e1e4:	24000c90 	.word	0x24000c90
 800e1e8:	24000b3c 	.word	0x24000b3c
 800e1ec:	24000c94 	.word	0x24000c94
         }

         an = ESC_startinput (ac);
 800e1f0:	79fb      	ldrb	r3, [r7, #7]
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	f7ff fc50 	bl	800da98 <ESC_startinput>
 800e1f8:	4603      	mov	r3, r0
 800e1fa:	71bb      	strb	r3, [r7, #6]
         if (an == ac)
 800e1fc:	79bb      	ldrb	r3, [r7, #6]
 800e1fe:	79fa      	ldrb	r2, [r7, #7]
 800e200:	429a      	cmp	r2, r3
 800e202:	d160      	bne.n	800e2c6 <ESC_state+0x45e>
         {
            ESC_SMenable (2);
 800e204:	2002      	movs	r0, #2
 800e206:	f7fe ff05 	bl	800d014 <ESC_SMenable>
         }
         break;
 800e20a:	e05c      	b.n	800e2c6 <ESC_state+0x45e>
      }
      case PREOP_TO_OP:
      {
         an = ESCpreop | ESCerror;
 800e20c:	2312      	movs	r3, #18
 800e20e:	71bb      	strb	r3, [r7, #6]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800e210:	2011      	movs	r0, #17
 800e212:	f7fe fe17 	bl	800ce44 <ESC_ALerror>
         break;
 800e216:	e059      	b.n	800e2cc <ESC_state+0x464>
      }
      case OP_TO_PREOP:
      {
         ESC_stopoutput ();
 800e218:	f7ff fd00 	bl	800dc1c <ESC_stopoutput>
         ESC_stopinput ();
 800e21c:	f7ff fcb8 	bl	800db90 <ESC_stopinput>
         an = ESCpreop;
 800e220:	2302      	movs	r3, #2
 800e222:	71bb      	strb	r3, [r7, #6]
         break;
 800e224:	e052      	b.n	800e2cc <ESC_state+0x464>
      }
      case SAFEOP_TO_PREOP:
      {
         ESC_stopinput ();
 800e226:	f7ff fcb3 	bl	800db90 <ESC_stopinput>
         an = ESCpreop;
 800e22a:	2302      	movs	r3, #2
 800e22c:	71bb      	strb	r3, [r7, #6]
         break;
 800e22e:	e04d      	b.n	800e2cc <ESC_state+0x464>
      }
      case SAFEOP_TO_BOOT:
      {
         an = ESCsafeop | ESCerror;
 800e230:	2314      	movs	r3, #20
 800e232:	71bb      	strb	r3, [r7, #6]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800e234:	2011      	movs	r0, #17
 800e236:	f7fe fe05 	bl	800ce44 <ESC_ALerror>
         break;
 800e23a:	e047      	b.n	800e2cc <ESC_state+0x464>
      }
      case SAFEOP_TO_OP:
      {
         an = ESC_startoutput (ac);
 800e23c:	79fb      	ldrb	r3, [r7, #7]
 800e23e:	4618      	mov	r0, r3
 800e240:	f7ff fcc8 	bl	800dbd4 <ESC_startoutput>
 800e244:	4603      	mov	r3, r0
 800e246:	71bb      	strb	r3, [r7, #6]
         break;
 800e248:	e040      	b.n	800e2cc <ESC_state+0x464>
      }
      case OP_TO_BOOT:
      {
         an = ESCsafeop | ESCerror;
 800e24a:	2314      	movs	r3, #20
 800e24c:	71bb      	strb	r3, [r7, #6]
         ESC_ALerror (ALERR_INVALIDSTATECHANGE);
 800e24e:	2011      	movs	r0, #17
 800e250:	f7fe fdf8 	bl	800ce44 <ESC_ALerror>
         ESC_stopoutput ();
 800e254:	f7ff fce2 	bl	800dc1c <ESC_stopoutput>
         /* If no outputs present, we need to flag error using SM3 */
         if (ESCvar.ESC_SM2_sml == 0 && ESCvar.ESC_SM3_sml > 0)
 800e258:	4b37      	ldr	r3, [pc, #220]	@ (800e338 <ESC_state+0x4d0>)
 800e25a:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d133      	bne.n	800e2ca <ESC_state+0x462>
 800e262:	4b35      	ldr	r3, [pc, #212]	@ (800e338 <ESC_state+0x4d0>)
 800e264:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d02e      	beq.n	800e2ca <ESC_state+0x462>
         {
            ESC_SMdisable (3);
 800e26c:	2003      	movs	r0, #3
 800e26e:	f7fe feef 	bl	800d050 <ESC_SMdisable>
         }
         break;
 800e272:	e02a      	b.n	800e2ca <ESC_state+0x462>
      }
      case OP_TO_SAFEOP:
      {
         an = ESCsafeop;
 800e274:	2304      	movs	r3, #4
 800e276:	71bb      	strb	r3, [r7, #6]
         ESC_stopoutput ();
 800e278:	f7ff fcd0 	bl	800dc1c <ESC_stopoutput>
         break;
 800e27c:	e026      	b.n	800e2cc <ESC_state+0x464>
      }
      default:
      {
         if (an == ESCop)
 800e27e:	79bb      	ldrb	r3, [r7, #6]
 800e280:	2b08      	cmp	r3, #8
 800e282:	d110      	bne.n	800e2a6 <ESC_state+0x43e>
         {
            ESC_stopoutput ();
 800e284:	f7ff fcca 	bl	800dc1c <ESC_stopoutput>
            /* If no outputs present, we need to flag error using SM3 */
            if (ESCvar.ESC_SM2_sml == 0 && ESCvar.ESC_SM3_sml > 0)
 800e288:	4b2b      	ldr	r3, [pc, #172]	@ (800e338 <ESC_state+0x4d0>)
 800e28a:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d107      	bne.n	800e2a2 <ESC_state+0x43a>
 800e292:	4b29      	ldr	r3, [pc, #164]	@ (800e338 <ESC_state+0x4d0>)
 800e294:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d002      	beq.n	800e2a2 <ESC_state+0x43a>
            {
               ESC_SMdisable (3);
 800e29c:	2003      	movs	r0, #3
 800e29e:	f7fe fed7 	bl	800d050 <ESC_SMdisable>
            }
            an = ESCsafeop;
 800e2a2:	2304      	movs	r3, #4
 800e2a4:	71bb      	strb	r3, [r7, #6]
         }
         if (as == ESCsafeop)
 800e2a6:	797b      	ldrb	r3, [r7, #5]
 800e2a8:	2b04      	cmp	r3, #4
 800e2aa:	d101      	bne.n	800e2b0 <ESC_state+0x448>
         {
            ESC_stopinput ();
 800e2ac:	f7ff fc70 	bl	800db90 <ESC_stopinput>
         }
         an |= ESCerror;
 800e2b0:	79bb      	ldrb	r3, [r7, #6]
 800e2b2:	f043 0310 	orr.w	r3, r3, #16
 800e2b6:	b2db      	uxtb	r3, r3
 800e2b8:	71bb      	strb	r3, [r7, #6]
         ESC_ALerror (ALERR_UNKNOWNSTATE);
 800e2ba:	2012      	movs	r0, #18
 800e2bc:	f7fe fdc2 	bl	800ce44 <ESC_ALerror>
         break;
 800e2c0:	e004      	b.n	800e2cc <ESC_state+0x464>
         break;
 800e2c2:	bf00      	nop
 800e2c4:	e002      	b.n	800e2cc <ESC_state+0x464>
         break;
 800e2c6:	bf00      	nop
 800e2c8:	e000      	b.n	800e2cc <ESC_state+0x464>
         break;
 800e2ca:	bf00      	nop
      }
   }

   /* Call post state change hook case it have been configured  */
   if (ESCvar.post_state_change_hook != NULL)
 800e2cc:	4b1a      	ldr	r3, [pc, #104]	@ (800e338 <ESC_state+0x4d0>)
 800e2ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d005      	beq.n	800e2e0 <ESC_state+0x478>
   {
      ESCvar.post_state_change_hook (&as, &an);
 800e2d4:	4b18      	ldr	r3, [pc, #96]	@ (800e338 <ESC_state+0x4d0>)
 800e2d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2d8:	1db9      	adds	r1, r7, #6
 800e2da:	1d7a      	adds	r2, r7, #5
 800e2dc:	4610      	mov	r0, r2
 800e2de:	4798      	blx	r3
   }

   if (!(an & ESCerror) && (ESCvar.ALerror))
 800e2e0:	79bb      	ldrb	r3, [r7, #6]
 800e2e2:	f003 0310 	and.w	r3, r3, #16
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d107      	bne.n	800e2fa <ESC_state+0x492>
 800e2ea:	4b13      	ldr	r3, [pc, #76]	@ (800e338 <ESC_state+0x4d0>)
 800e2ec:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d002      	beq.n	800e2fa <ESC_state+0x492>
   {
      /* clear error */
      ESC_ALerror (ALERR_NONE);
 800e2f4:	2000      	movs	r0, #0
 800e2f6:	f7fe fda5 	bl	800ce44 <ESC_ALerror>
   }

   if (ESC_check_id_request (ESCvar.ALcontrol, &an))
 800e2fa:	4b0f      	ldr	r3, [pc, #60]	@ (800e338 <ESC_state+0x4d0>)
 800e2fc:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800e300:	1dba      	adds	r2, r7, #6
 800e302:	4611      	mov	r1, r2
 800e304:	4618      	mov	r0, r3
 800e306:	f7ff fd55 	bl	800ddb4 <ESC_check_id_request>
 800e30a:	4603      	mov	r3, r0
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d007      	beq.n	800e320 <ESC_state+0x4b8>
   {
      an |= ESC_load_device_id ();
 800e310:	f7ff fd82 	bl	800de18 <ESC_load_device_id>
 800e314:	4603      	mov	r3, r0
 800e316:	461a      	mov	r2, r3
 800e318:	79bb      	ldrb	r3, [r7, #6]
 800e31a:	4313      	orrs	r3, r2
 800e31c:	b2db      	uxtb	r3, r3
 800e31e:	71bb      	strb	r3, [r7, #6]
   }

   ESC_ALstatus (an);
 800e320:	79bb      	ldrb	r3, [r7, #6]
 800e322:	4618      	mov	r0, r3
 800e324:	f7fe fda8 	bl	800ce78 <ESC_ALstatus>
 800e328:	e002      	b.n	800e330 <ESC_state+0x4c8>
      return;
 800e32a:	bf00      	nop
 800e32c:	e000      	b.n	800e330 <ESC_state+0x4c8>
      return;
 800e32e:	bf00      	nop

#ifdef ESC_DEBUG
   DPRINT ("state %s\n", ESC_state_to_string (an & 0xF));
#endif
}
 800e330:	3708      	adds	r7, #8
 800e332:	46bd      	mov	sp, r7
 800e334:	bd80      	pop	{r7, pc}
 800e336:	bf00      	nop
 800e338:	24000be4 	.word	0x24000be4

0800e33c <ESC_config>:
 *
 * @param[in] cfg   = Pointer to the Application configuration variable
 * holding application specific details. Data is copied.
 */
void ESC_config (esc_cfg_t * cfg)
{
 800e33c:	b480      	push	{r7}
 800e33e:	b083      	sub	sp, #12
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
   static sm_cfg_t mb1 = {MBX1_sma, MBX1_sml, MBX1_sme, MBX1_smc, 0};
   static sm_cfg_t mbboot0 = {MBX0_sma_b, MBX0_sml_b, MBX0_sme_b, MBX0_smc_b, 0};
   static sm_cfg_t mbboot1 = {MBX1_sma_b, MBX1_sml_b, MBX1_sme_b, MBX1_smc_b, 0};

   /* Configure stack */
   ESCvar.use_interrupt = cfg->use_interrupt;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	685b      	ldr	r3, [r3, #4]
 800e348:	4a36      	ldr	r2, [pc, #216]	@ (800e424 <ESC_config+0xe8>)
 800e34a:	6013      	str	r3, [r2, #0]
   ESCvar.watchdogcnt = cfg->watchdog_cnt;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	689b      	ldr	r3, [r3, #8]
 800e350:	4a34      	ldr	r2, [pc, #208]	@ (800e424 <ESC_config+0xe8>)
 800e352:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc

   ESCvar.mb[0] = mb0;
 800e356:	4b33      	ldr	r3, [pc, #204]	@ (800e424 <ESC_config+0xe8>)
 800e358:	4a33      	ldr	r2, [pc, #204]	@ (800e428 <ESC_config+0xec>)
 800e35a:	3304      	adds	r3, #4
 800e35c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e360:	e883 0003 	stmia.w	r3, {r0, r1}
   ESCvar.mb[1] = mb1;
 800e364:	4b2f      	ldr	r3, [pc, #188]	@ (800e424 <ESC_config+0xe8>)
 800e366:	4a31      	ldr	r2, [pc, #196]	@ (800e42c <ESC_config+0xf0>)
 800e368:	330c      	adds	r3, #12
 800e36a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e36e:	e883 0003 	stmia.w	r3, {r0, r1}
   ESCvar.mbboot[0] = mbboot0;
 800e372:	4b2c      	ldr	r3, [pc, #176]	@ (800e424 <ESC_config+0xe8>)
 800e374:	4a2e      	ldr	r2, [pc, #184]	@ (800e430 <ESC_config+0xf4>)
 800e376:	3314      	adds	r3, #20
 800e378:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e37c:	e883 0003 	stmia.w	r3, {r0, r1}
   ESCvar.mbboot[1] = mbboot1;
 800e380:	4b28      	ldr	r3, [pc, #160]	@ (800e424 <ESC_config+0xe8>)
 800e382:	4a2c      	ldr	r2, [pc, #176]	@ (800e434 <ESC_config+0xf8>)
 800e384:	331c      	adds	r3, #28
 800e386:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e38a:	e883 0003 	stmia.w	r3, {r0, r1}

   ESCvar.skip_default_initialization = cfg->skip_default_initialization;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	7b1a      	ldrb	r2, [r3, #12]
 800e392:	4b24      	ldr	r3, [pc, #144]	@ (800e424 <ESC_config+0xe8>)
 800e394:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   ESCvar.set_defaults_hook = cfg->set_defaults_hook;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	691b      	ldr	r3, [r3, #16]
 800e39c:	4a21      	ldr	r2, [pc, #132]	@ (800e424 <ESC_config+0xe8>)
 800e39e:	6293      	str	r3, [r2, #40]	@ 0x28
   ESCvar.pre_state_change_hook = cfg->pre_state_change_hook;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	695b      	ldr	r3, [r3, #20]
 800e3a4:	4a1f      	ldr	r2, [pc, #124]	@ (800e424 <ESC_config+0xe8>)
 800e3a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
   ESCvar.post_state_change_hook = cfg->post_state_change_hook;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	699b      	ldr	r3, [r3, #24]
 800e3ac:	4a1d      	ldr	r2, [pc, #116]	@ (800e424 <ESC_config+0xe8>)
 800e3ae:	6313      	str	r3, [r2, #48]	@ 0x30
   ESCvar.application_hook = cfg->application_hook;
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	69db      	ldr	r3, [r3, #28]
 800e3b4:	4a1b      	ldr	r2, [pc, #108]	@ (800e424 <ESC_config+0xe8>)
 800e3b6:	6353      	str	r3, [r2, #52]	@ 0x34
   ESCvar.safeoutput_override = cfg->safeoutput_override;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	6a1b      	ldr	r3, [r3, #32]
 800e3bc:	4a19      	ldr	r2, [pc, #100]	@ (800e424 <ESC_config+0xe8>)
 800e3be:	6393      	str	r3, [r2, #56]	@ 0x38
   ESCvar.pre_object_download_hook = cfg->pre_object_download_hook;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3c4:	4a17      	ldr	r2, [pc, #92]	@ (800e424 <ESC_config+0xe8>)
 800e3c6:	63d3      	str	r3, [r2, #60]	@ 0x3c
   ESCvar.post_object_download_hook = cfg->post_object_download_hook;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3cc:	4a15      	ldr	r2, [pc, #84]	@ (800e424 <ESC_config+0xe8>)
 800e3ce:	6413      	str	r3, [r2, #64]	@ 0x40
   ESCvar.pre_object_upload_hook = cfg->pre_object_upload_hook;
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3d4:	4a13      	ldr	r2, [pc, #76]	@ (800e424 <ESC_config+0xe8>)
 800e3d6:	6453      	str	r3, [r2, #68]	@ 0x44
   ESCvar.post_object_upload_hook = cfg->post_object_upload_hook;
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e3dc:	4a11      	ldr	r2, [pc, #68]	@ (800e424 <ESC_config+0xe8>)
 800e3de:	6493      	str	r3, [r2, #72]	@ 0x48
   ESCvar.rxpdo_override = cfg->rxpdo_override;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3e4:	4a0f      	ldr	r2, [pc, #60]	@ (800e424 <ESC_config+0xe8>)
 800e3e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
   ESCvar.txpdo_override = cfg->txpdo_override;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3ec:	4a0d      	ldr	r2, [pc, #52]	@ (800e424 <ESC_config+0xe8>)
 800e3ee:	6513      	str	r3, [r2, #80]	@ 0x50
   ESCvar.esc_hw_interrupt_enable = cfg->esc_hw_interrupt_enable;
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e3f4:	4a0b      	ldr	r2, [pc, #44]	@ (800e424 <ESC_config+0xe8>)
 800e3f6:	6553      	str	r3, [r2, #84]	@ 0x54
   ESCvar.esc_hw_interrupt_disable = cfg->esc_hw_interrupt_disable;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3fc:	4a09      	ldr	r2, [pc, #36]	@ (800e424 <ESC_config+0xe8>)
 800e3fe:	6593      	str	r3, [r2, #88]	@ 0x58
   ESCvar.esc_hw_eep_handler = cfg->esc_hw_eep_handler;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e404:	4a07      	ldr	r2, [pc, #28]	@ (800e424 <ESC_config+0xe8>)
 800e406:	65d3      	str	r3, [r2, #92]	@ 0x5c
   ESCvar.esc_check_dc_handler = cfg->esc_check_dc_handler;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e40c:	4a05      	ldr	r2, [pc, #20]	@ (800e424 <ESC_config+0xe8>)
 800e40e:	6613      	str	r3, [r2, #96]	@ 0x60
   ESCvar.get_device_id = cfg->get_device_id;
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e414:	4a03      	ldr	r2, [pc, #12]	@ (800e424 <ESC_config+0xe8>)
 800e416:	6653      	str	r3, [r2, #100]	@ 0x64
}
 800e418:	bf00      	nop
 800e41a:	370c      	adds	r7, #12
 800e41c:	46bd      	mov	sp, r7
 800e41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e422:	4770      	bx	lr
 800e424:	24000be4 	.word	0x24000be4
 800e428:	24000068 	.word	0x24000068
 800e42c:	24000070 	.word	0x24000070
 800e430:	24000078 	.word	0x24000078
 800e434:	24000080 	.word	0x24000080

0800e438 <SDO_findsubindex>:
 * @param[in] nidx   = local array index of object we want to find sub-index to
 * @param[in] subindex   = value on sub-index of object we want to locate
 * @return local array index if we succeed, -1 if we didn't find the index.
 */
int16_t SDO_findsubindex (int32_t nidx, uint8_t subindex)
{
 800e438:	b480      	push	{r7}
 800e43a:	b087      	sub	sp, #28
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
 800e440:	460b      	mov	r3, r1
 800e442:	70fb      	strb	r3, [r7, #3]
   const _objd *objd;
   int16_t n = 0;
 800e444:	2300      	movs	r3, #0
 800e446:	82fb      	strh	r3, [r7, #22]
   uint8_t maxsub;
   objd = SDOobjects[nidx].objdesc;
 800e448:	4a29      	ldr	r2, [pc, #164]	@ (800e4f0 <SDO_findsubindex+0xb8>)
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	011b      	lsls	r3, r3, #4
 800e44e:	4413      	add	r3, r2
 800e450:	330c      	adds	r3, #12
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	613b      	str	r3, [r7, #16]
   maxsub = SDOobjects[nidx].maxsub;
 800e456:	4a26      	ldr	r2, [pc, #152]	@ (800e4f0 <SDO_findsubindex+0xb8>)
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	011b      	lsls	r3, r3, #4
 800e45c:	4413      	add	r3, r2
 800e45e:	3304      	adds	r3, #4
 800e460:	781b      	ldrb	r3, [r3, #0]
 800e462:	73fb      	strb	r3, [r7, #15]

   /* Since most objects contain all subindexes (i.e. are not sparse),
    * check the most likely scenario first
    */
   if ((subindex <= maxsub) && ((objd + subindex)->subindex == subindex))
 800e464:	78fa      	ldrb	r2, [r7, #3]
 800e466:	7bfb      	ldrb	r3, [r7, #15]
 800e468:	429a      	cmp	r2, r3
 800e46a:	d815      	bhi.n	800e498 <SDO_findsubindex+0x60>
 800e46c:	78fa      	ldrb	r2, [r7, #3]
 800e46e:	4613      	mov	r3, r2
 800e470:	009b      	lsls	r3, r3, #2
 800e472:	4413      	add	r3, r2
 800e474:	009b      	lsls	r3, r3, #2
 800e476:	461a      	mov	r2, r3
 800e478:	693b      	ldr	r3, [r7, #16]
 800e47a:	4413      	add	r3, r2
 800e47c:	881a      	ldrh	r2, [r3, #0]
 800e47e:	78fb      	ldrb	r3, [r7, #3]
 800e480:	b29b      	uxth	r3, r3
 800e482:	429a      	cmp	r2, r3
 800e484:	d108      	bne.n	800e498 <SDO_findsubindex+0x60>
   {
      return subindex;
 800e486:	78fb      	ldrb	r3, [r7, #3]
 800e488:	b21b      	sxth	r3, r3
 800e48a:	e02b      	b.n	800e4e4 <SDO_findsubindex+0xac>
   }

   while (((objd + n)->subindex < subindex) && (n < maxsub))
   {
      n++;
 800e48c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800e490:	b29b      	uxth	r3, r3
 800e492:	3301      	adds	r3, #1
 800e494:	b29b      	uxth	r3, r3
 800e496:	82fb      	strh	r3, [r7, #22]
   while (((objd + n)->subindex < subindex) && (n < maxsub))
 800e498:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800e49c:	4613      	mov	r3, r2
 800e49e:	009b      	lsls	r3, r3, #2
 800e4a0:	4413      	add	r3, r2
 800e4a2:	009b      	lsls	r3, r3, #2
 800e4a4:	461a      	mov	r2, r3
 800e4a6:	693b      	ldr	r3, [r7, #16]
 800e4a8:	4413      	add	r3, r2
 800e4aa:	881a      	ldrh	r2, [r3, #0]
 800e4ac:	78fb      	ldrb	r3, [r7, #3]
 800e4ae:	b29b      	uxth	r3, r3
 800e4b0:	429a      	cmp	r2, r3
 800e4b2:	d204      	bcs.n	800e4be <SDO_findsubindex+0x86>
 800e4b4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800e4b8:	7bfb      	ldrb	r3, [r7, #15]
 800e4ba:	429a      	cmp	r2, r3
 800e4bc:	dbe6      	blt.n	800e48c <SDO_findsubindex+0x54>
   }
   if ((objd + n)->subindex != subindex)
 800e4be:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800e4c2:	4613      	mov	r3, r2
 800e4c4:	009b      	lsls	r3, r3, #2
 800e4c6:	4413      	add	r3, r2
 800e4c8:	009b      	lsls	r3, r3, #2
 800e4ca:	461a      	mov	r2, r3
 800e4cc:	693b      	ldr	r3, [r7, #16]
 800e4ce:	4413      	add	r3, r2
 800e4d0:	881a      	ldrh	r2, [r3, #0]
 800e4d2:	78fb      	ldrb	r3, [r7, #3]
 800e4d4:	b29b      	uxth	r3, r3
 800e4d6:	429a      	cmp	r2, r3
 800e4d8:	d002      	beq.n	800e4e0 <SDO_findsubindex+0xa8>
   {
      return -1;
 800e4da:	f04f 33ff 	mov.w	r3, #4294967295
 800e4de:	e001      	b.n	800e4e4 <SDO_findsubindex+0xac>
   }
   return n;
 800e4e0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	371c      	adds	r7, #28
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ee:	4770      	bx	lr
 800e4f0:	080128d4 	.word	0x080128d4

0800e4f4 <SDO_findobject>:
 *
 * @param[in] index   = value on index of object we want to locate
 * @return local array index if we succeed, -1 if we didn't find the index.
 */
int32_t SDO_findobject (uint16_t index)
{
 800e4f4:	b480      	push	{r7}
 800e4f6:	b085      	sub	sp, #20
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	4603      	mov	r3, r0
 800e4fc:	80fb      	strh	r3, [r7, #6]
   int32_t n = 0;
 800e4fe:	2300      	movs	r3, #0
 800e500:	60fb      	str	r3, [r7, #12]
   while (SDOobjects[n].index < index)
 800e502:	e002      	b.n	800e50a <SDO_findobject+0x16>
   {
      n++;
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	3301      	adds	r3, #1
 800e508:	60fb      	str	r3, [r7, #12]
   while (SDOobjects[n].index < index)
 800e50a:	4a0d      	ldr	r2, [pc, #52]	@ (800e540 <SDO_findobject+0x4c>)
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	011b      	lsls	r3, r3, #4
 800e510:	4413      	add	r3, r2
 800e512:	881b      	ldrh	r3, [r3, #0]
 800e514:	88fa      	ldrh	r2, [r7, #6]
 800e516:	429a      	cmp	r2, r3
 800e518:	d8f4      	bhi.n	800e504 <SDO_findobject+0x10>
   }
   if (SDOobjects[n].index != index)
 800e51a:	4a09      	ldr	r2, [pc, #36]	@ (800e540 <SDO_findobject+0x4c>)
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	011b      	lsls	r3, r3, #4
 800e520:	4413      	add	r3, r2
 800e522:	881b      	ldrh	r3, [r3, #0]
 800e524:	88fa      	ldrh	r2, [r7, #6]
 800e526:	429a      	cmp	r2, r3
 800e528:	d002      	beq.n	800e530 <SDO_findobject+0x3c>
   {
      return -1;
 800e52a:	f04f 33ff 	mov.w	r3, #4294967295
 800e52e:	e000      	b.n	800e532 <SDO_findobject+0x3e>
   }
   return n;
 800e530:	68fb      	ldr	r3, [r7, #12]
}
 800e532:	4618      	mov	r0, r3
 800e534:	3714      	adds	r7, #20
 800e536:	46bd      	mov	sp, r7
 800e538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e53c:	4770      	bx	lr
 800e53e:	bf00      	nop
 800e540:	080128d4 	.word	0x080128d4

0800e544 <sizeOfPDO>:
 * @param[out] max_mappings = max number of mapped objects in SM
 * @return size of RxPDO or TxPDOs in Bytes.
 */
uint16_t sizeOfPDO (uint16_t index, int * nmappings, _SMmap * mappings,
                    int max_mappings)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b090      	sub	sp, #64	@ 0x40
 800e548:	af00      	add	r7, sp, #0
 800e54a:	60b9      	str	r1, [r7, #8]
 800e54c:	607a      	str	r2, [r7, #4]
 800e54e:	603b      	str	r3, [r7, #0]
 800e550:	4603      	mov	r3, r0
 800e552:	81fb      	strh	r3, [r7, #14]
   uint32_t offset = 0;
 800e554:	2300      	movs	r3, #0
 800e556:	63fb      	str	r3, [r7, #60]	@ 0x3c
   uint16_t hobj;
   uint8_t si, sic, c;
   int32_t nidx;
   const _objd *objd;
   const _objd *objd1c1x;
   int mapIx = 0;
 800e558:	2300      	movs	r3, #0
 800e55a:	633b      	str	r3, [r7, #48]	@ 0x30

   if ((index != RX_PDO_OBJIDX) && (index != TX_PDO_OBJIDX))
 800e55c:	89fb      	ldrh	r3, [r7, #14]
 800e55e:	f641 4212 	movw	r2, #7186	@ 0x1c12
 800e562:	4293      	cmp	r3, r2
 800e564:	d006      	beq.n	800e574 <sizeOfPDO+0x30>
 800e566:	89fb      	ldrh	r3, [r7, #14]
 800e568:	f641 4213 	movw	r2, #7187	@ 0x1c13
 800e56c:	4293      	cmp	r3, r2
 800e56e:	d001      	beq.n	800e574 <sizeOfPDO+0x30>
   {
      return 0;
 800e570:	2300      	movs	r3, #0
 800e572:	e134      	b.n	800e7de <sizeOfPDO+0x29a>
   }

   nidx = SDO_findobject (index);
 800e574:	89fb      	ldrh	r3, [r7, #14]
 800e576:	4618      	mov	r0, r3
 800e578:	f7ff ffbc 	bl	800e4f4 <SDO_findobject>
 800e57c:	6378      	str	r0, [r7, #52]	@ 0x34
   if(nidx < 0)
 800e57e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e580:	2b00      	cmp	r3, #0
 800e582:	da01      	bge.n	800e588 <sizeOfPDO+0x44>
   {
      return 0;
 800e584:	2300      	movs	r3, #0
 800e586:	e12a      	b.n	800e7de <sizeOfPDO+0x29a>
   }

   objd1c1x = SDOobjects[nidx].objdesc;
 800e588:	4a97      	ldr	r2, [pc, #604]	@ (800e7e8 <sizeOfPDO+0x2a4>)
 800e58a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e58c:	011b      	lsls	r3, r3, #4
 800e58e:	4413      	add	r3, r2
 800e590:	330c      	adds	r3, #12
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	62bb      	str	r3, [r7, #40]	@ 0x28

   si = OBJ_VALUE_FETCH (si, objd1c1x[0]);
 800e596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e598:	691b      	ldr	r3, [r3, #16]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d003      	beq.n	800e5a6 <sizeOfPDO+0x62>
 800e59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5a0:	691b      	ldr	r3, [r3, #16]
 800e5a2:	781b      	ldrb	r3, [r3, #0]
 800e5a4:	e002      	b.n	800e5ac <sizeOfPDO+0x68>
 800e5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5a8:	68db      	ldr	r3, [r3, #12]
 800e5aa:	b2db      	uxtb	r3, r3
 800e5ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
   if (si)
 800e5b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	f000 8104 	beq.w	800e7c2 <sizeOfPDO+0x27e>
   {
      for (sic = 1; sic <= si; sic++)
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800e5c0:	e0f8      	b.n	800e7b4 <sizeOfPDO+0x270>
      {
         hobj = OBJ_VALUE_FETCH (hobj, objd1c1x[sic]);
 800e5c2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800e5c6:	4613      	mov	r3, r2
 800e5c8:	009b      	lsls	r3, r3, #2
 800e5ca:	4413      	add	r3, r2
 800e5cc:	009b      	lsls	r3, r3, #2
 800e5ce:	461a      	mov	r2, r3
 800e5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5d2:	4413      	add	r3, r2
 800e5d4:	691b      	ldr	r3, [r3, #16]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d00b      	beq.n	800e5f2 <sizeOfPDO+0xae>
 800e5da:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800e5de:	4613      	mov	r3, r2
 800e5e0:	009b      	lsls	r3, r3, #2
 800e5e2:	4413      	add	r3, r2
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	461a      	mov	r2, r3
 800e5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5ea:	4413      	add	r3, r2
 800e5ec:	691b      	ldr	r3, [r3, #16]
 800e5ee:	881b      	ldrh	r3, [r3, #0]
 800e5f0:	e00a      	b.n	800e608 <sizeOfPDO+0xc4>
 800e5f2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800e5f6:	4613      	mov	r3, r2
 800e5f8:	009b      	lsls	r3, r3, #2
 800e5fa:	4413      	add	r3, r2
 800e5fc:	009b      	lsls	r3, r3, #2
 800e5fe:	461a      	mov	r2, r3
 800e600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e602:	4413      	add	r3, r2
 800e604:	68db      	ldr	r3, [r3, #12]
 800e606:	b29b      	uxth	r3, r3
 800e608:	84bb      	strh	r3, [r7, #36]	@ 0x24
         nidx = SDO_findobject (hobj);
 800e60a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e60c:	4618      	mov	r0, r3
 800e60e:	f7ff ff71 	bl	800e4f4 <SDO_findobject>
 800e612:	6378      	str	r0, [r7, #52]	@ 0x34
         if (nidx >= 0)
 800e614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e616:	2b00      	cmp	r3, #0
 800e618:	f2c0 80c7 	blt.w	800e7aa <sizeOfPDO+0x266>
         {
            uint8_t maxsub;

            objd = SDOobjects[nidx].objdesc;
 800e61c:	4a72      	ldr	r2, [pc, #456]	@ (800e7e8 <sizeOfPDO+0x2a4>)
 800e61e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e620:	011b      	lsls	r3, r3, #4
 800e622:	4413      	add	r3, r2
 800e624:	330c      	adds	r3, #12
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	623b      	str	r3, [r7, #32]
            maxsub = OBJ_VALUE_FETCH (maxsub, objd[0]);
 800e62a:	6a3b      	ldr	r3, [r7, #32]
 800e62c:	691b      	ldr	r3, [r3, #16]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d003      	beq.n	800e63a <sizeOfPDO+0xf6>
 800e632:	6a3b      	ldr	r3, [r7, #32]
 800e634:	691b      	ldr	r3, [r3, #16]
 800e636:	781b      	ldrb	r3, [r3, #0]
 800e638:	e002      	b.n	800e640 <sizeOfPDO+0xfc>
 800e63a:	6a3b      	ldr	r3, [r7, #32]
 800e63c:	68db      	ldr	r3, [r3, #12]
 800e63e:	b2db      	uxtb	r3, r3
 800e640:	77fb      	strb	r3, [r7, #31]

            for (c = 1; c <= maxsub; c++)
 800e642:	2301      	movs	r3, #1
 800e644:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 800e648:	e0a9      	b.n	800e79e <sizeOfPDO+0x25a>
            {
               uint32_t value = OBJ_VALUE_FETCH (value, objd[c]);
 800e64a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800e64e:	4613      	mov	r3, r2
 800e650:	009b      	lsls	r3, r3, #2
 800e652:	4413      	add	r3, r2
 800e654:	009b      	lsls	r3, r3, #2
 800e656:	461a      	mov	r2, r3
 800e658:	6a3b      	ldr	r3, [r7, #32]
 800e65a:	4413      	add	r3, r2
 800e65c:	691b      	ldr	r3, [r3, #16]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d00b      	beq.n	800e67a <sizeOfPDO+0x136>
 800e662:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800e666:	4613      	mov	r3, r2
 800e668:	009b      	lsls	r3, r3, #2
 800e66a:	4413      	add	r3, r2
 800e66c:	009b      	lsls	r3, r3, #2
 800e66e:	461a      	mov	r2, r3
 800e670:	6a3b      	ldr	r3, [r7, #32]
 800e672:	4413      	add	r3, r2
 800e674:	691b      	ldr	r3, [r3, #16]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	e009      	b.n	800e68e <sizeOfPDO+0x14a>
 800e67a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800e67e:	4613      	mov	r3, r2
 800e680:	009b      	lsls	r3, r3, #2
 800e682:	4413      	add	r3, r2
 800e684:	009b      	lsls	r3, r3, #2
 800e686:	461a      	mov	r2, r3
 800e688:	6a3b      	ldr	r3, [r7, #32]
 800e68a:	4413      	add	r3, r2
 800e68c:	68db      	ldr	r3, [r3, #12]
 800e68e:	61bb      	str	r3, [r7, #24]
               uint8_t bitlength = value & 0xFF;
 800e690:	69bb      	ldr	r3, [r7, #24]
 800e692:	75fb      	strb	r3, [r7, #23]

               if (max_mappings > 0)
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	2b00      	cmp	r3, #0
 800e698:	dd78      	ble.n	800e78c <sizeOfPDO+0x248>
               {
                  uint16_t index = (uint16_t)(value >> 16);
 800e69a:	69bb      	ldr	r3, [r7, #24]
 800e69c:	0c1b      	lsrs	r3, r3, #16
 800e69e:	82bb      	strh	r3, [r7, #20]
                  uint8_t subindex = (value >> 8) & 0xFF;
 800e6a0:	69bb      	ldr	r3, [r7, #24]
 800e6a2:	0a1b      	lsrs	r3, r3, #8
 800e6a4:	74fb      	strb	r3, [r7, #19]
                  const _objd * mapping;

                  if (mapIx == max_mappings)
 800e6a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	429a      	cmp	r2, r3
 800e6ac:	d105      	bne.n	800e6ba <sizeOfPDO+0x176>
                  {
                     /* Too many mapped objects */
                     *nmappings = -1;
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	f04f 32ff 	mov.w	r2, #4294967295
 800e6b4:	601a      	str	r2, [r3, #0]
                     return 0;
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	e091      	b.n	800e7de <sizeOfPDO+0x29a>
                  DPRINT ("%04"PRIx32":%02"PRIx32" @ %"PRIu32"\n",
                        index,
                        subindex,
                        offset);

                  if (index == 0 && subindex == 0)
 800e6ba:	8abb      	ldrh	r3, [r7, #20]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d105      	bne.n	800e6cc <sizeOfPDO+0x188>
 800e6c0:	7cfb      	ldrb	r3, [r7, #19]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d102      	bne.n	800e6cc <sizeOfPDO+0x188>
                  {
                     /* Padding element */
                     mapping = NULL;
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e6ca:	e02d      	b.n	800e728 <sizeOfPDO+0x1e4>
                  }
                  else
                  {
                     nidx = SDO_findobject (index);
 800e6cc:	8abb      	ldrh	r3, [r7, #20]
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	f7ff ff10 	bl	800e4f4 <SDO_findobject>
 800e6d4:	6378      	str	r0, [r7, #52]	@ 0x34
                     if (nidx >= 0)
 800e6d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	db1f      	blt.n	800e71c <sizeOfPDO+0x1d8>
                     {
                        int16_t nsub;

                        nsub = SDO_findsubindex (nidx, subindex);
 800e6dc:	7cfb      	ldrb	r3, [r7, #19]
 800e6de:	4619      	mov	r1, r3
 800e6e0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800e6e2:	f7ff fea9 	bl	800e438 <SDO_findsubindex>
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	823b      	strh	r3, [r7, #16]
                        if (nsub < 0)
 800e6ea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	da05      	bge.n	800e6fe <sizeOfPDO+0x1ba>
                        {
                           /* Mapped subindex does not exist */
                           *nmappings = -1;
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	f04f 32ff 	mov.w	r2, #4294967295
 800e6f8:	601a      	str	r2, [r3, #0]
                           return 0;
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	e06f      	b.n	800e7de <sizeOfPDO+0x29a>
                        }

                        mapping = &SDOobjects[nidx].objdesc[nsub];
 800e6fe:	4a3a      	ldr	r2, [pc, #232]	@ (800e7e8 <sizeOfPDO+0x2a4>)
 800e700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e702:	011b      	lsls	r3, r3, #4
 800e704:	4413      	add	r3, r2
 800e706:	330c      	adds	r3, #12
 800e708:	6819      	ldr	r1, [r3, #0]
 800e70a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800e70e:	4613      	mov	r3, r2
 800e710:	009b      	lsls	r3, r3, #2
 800e712:	4413      	add	r3, r2
 800e714:	009b      	lsls	r3, r3, #2
 800e716:	440b      	add	r3, r1
 800e718:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e71a:	e005      	b.n	800e728 <sizeOfPDO+0x1e4>
                     }
                     else
                     {
                        /* Mapped index does not exist */
                        *nmappings = -1;
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	f04f 32ff 	mov.w	r2, #4294967295
 800e722:	601a      	str	r2, [r3, #0]
                        return 0;
 800e724:	2300      	movs	r3, #0
 800e726:	e05a      	b.n	800e7de <sizeOfPDO+0x29a>
                     }
                  }

                  mappings[mapIx].obj = mapping;
 800e728:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e72a:	4613      	mov	r3, r2
 800e72c:	005b      	lsls	r3, r3, #1
 800e72e:	4413      	add	r3, r2
 800e730:	009b      	lsls	r3, r3, #2
 800e732:	461a      	mov	r2, r3
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	4413      	add	r3, r2
 800e738:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e73a:	601a      	str	r2, [r3, #0]
                  /* Save object list reference */
                  if(mapping != NULL)
 800e73c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d00d      	beq.n	800e75e <sizeOfPDO+0x21a>
                  {
                     mappings[mapIx].objectlistitem = &SDOobjects[nidx];
 800e742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e744:	4613      	mov	r3, r2
 800e746:	005b      	lsls	r3, r3, #1
 800e748:	4413      	add	r3, r2
 800e74a:	009b      	lsls	r3, r3, #2
 800e74c:	461a      	mov	r2, r3
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	4413      	add	r3, r2
 800e752:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e754:	0112      	lsls	r2, r2, #4
 800e756:	4924      	ldr	r1, [pc, #144]	@ (800e7e8 <sizeOfPDO+0x2a4>)
 800e758:	440a      	add	r2, r1
 800e75a:	605a      	str	r2, [r3, #4]
 800e75c:	e009      	b.n	800e772 <sizeOfPDO+0x22e>
                  }
                  else
                  {
                     mappings[mapIx].objectlistitem = NULL;
 800e75e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e760:	4613      	mov	r3, r2
 800e762:	005b      	lsls	r3, r3, #1
 800e764:	4413      	add	r3, r2
 800e766:	009b      	lsls	r3, r3, #2
 800e768:	461a      	mov	r2, r3
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	4413      	add	r3, r2
 800e76e:	2200      	movs	r2, #0
 800e770:	605a      	str	r2, [r3, #4]
                  }
                  mappings[mapIx++].offset = offset;
 800e772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e774:	1c5a      	adds	r2, r3, #1
 800e776:	633a      	str	r2, [r7, #48]	@ 0x30
 800e778:	461a      	mov	r2, r3
 800e77a:	4613      	mov	r3, r2
 800e77c:	005b      	lsls	r3, r3, #1
 800e77e:	4413      	add	r3, r2
 800e780:	009b      	lsls	r3, r3, #2
 800e782:	461a      	mov	r2, r3
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	4413      	add	r3, r2
 800e788:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e78a:	609a      	str	r2, [r3, #8]
               }

               offset += bitlength;
 800e78c:	7dfb      	ldrb	r3, [r7, #23]
 800e78e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e790:	4413      	add	r3, r2
 800e792:	63fb      	str	r3, [r7, #60]	@ 0x3c
            for (c = 1; c <= maxsub; c++)
 800e794:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800e798:	3301      	adds	r3, #1
 800e79a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 800e79e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800e7a2:	7ffb      	ldrb	r3, [r7, #31]
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	f67f af50 	bls.w	800e64a <sizeOfPDO+0x106>
      for (sic = 1; sic <= si; sic++)
 800e7aa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e7ae:	3301      	adds	r3, #1
 800e7b0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800e7b4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800e7b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e7bc:	429a      	cmp	r2, r3
 800e7be:	f67f af00 	bls.w	800e5c2 <sizeOfPDO+0x7e>
            }
         }
      }
   }

   if (max_mappings > 0)
 800e7c2:	683b      	ldr	r3, [r7, #0]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	dd03      	ble.n	800e7d0 <sizeOfPDO+0x28c>
   {
      *nmappings = mapIx;
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e7cc:	601a      	str	r2, [r3, #0]
 800e7ce:	e002      	b.n	800e7d6 <sizeOfPDO+0x292>
   }
   else
   {
      *nmappings = 0;
 800e7d0:	68bb      	ldr	r3, [r7, #8]
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	601a      	str	r2, [r3, #0]
   }

   return BITS2BYTES (offset) & 0xFFFF;
 800e7d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7d8:	3307      	adds	r3, #7
 800e7da:	08db      	lsrs	r3, r3, #3
 800e7dc:	b29b      	uxth	r3, r3
}
 800e7de:	4618      	mov	r0, r3
 800e7e0:	3740      	adds	r7, #64	@ 0x40
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	bd80      	pop	{r7, pc}
 800e7e6:	bf00      	nop
 800e7e8:	080128d4 	.word	0x080128d4

0800e7ec <copy2mbx>:
 * @param[in] source = pointer to source
 * @param[in] dest   = pointer to destination
 * @param[in] size   = Size to copy
 */
static void copy2mbx (void *source, void *dest, size_t size)
{
 800e7ec:	b580      	push	{r7, lr}
 800e7ee:	b084      	sub	sp, #16
 800e7f0:	af00      	add	r7, sp, #0
 800e7f2:	60f8      	str	r0, [r7, #12]
 800e7f4:	60b9      	str	r1, [r7, #8]
 800e7f6:	607a      	str	r2, [r7, #4]
   memcpy (dest, source, size);
 800e7f8:	687a      	ldr	r2, [r7, #4]
 800e7fa:	68f9      	ldr	r1, [r7, #12]
 800e7fc:	68b8      	ldr	r0, [r7, #8]
 800e7fe:	f002 fdd2 	bl	80113a6 <memcpy>
}
 800e802:	bf00      	nop
 800e804:	3710      	adds	r7, #16
 800e806:	46bd      	mov	sp, r7
 800e808:	bd80      	pop	{r7, pc}
	...

0800e80c <SDO_abort>:
 * @param[in] index      = index of object causing abort reply
 * @param[in] sub-index  = sub-index of object causing abort reply
 * @param[in] abortcode  = abort code to send in reply
 */
static void SDO_abort (uint8_t reusembx, uint16_t index, uint8_t subindex, uint32_t abortcode)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b084      	sub	sp, #16
 800e810:	af00      	add	r7, sp, #0
 800e812:	603b      	str	r3, [r7, #0]
 800e814:	4603      	mov	r3, r0
 800e816:	71fb      	strb	r3, [r7, #7]
 800e818:	460b      	mov	r3, r1
 800e81a:	80bb      	strh	r3, [r7, #4]
 800e81c:	4613      	mov	r3, r2
 800e81e:	71bb      	strb	r3, [r7, #6]
   uint8_t MBXout;
   _COEsdo *coeres;
   if (reusembx)
 800e820:	79fb      	ldrb	r3, [r7, #7]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d002      	beq.n	800e82c <SDO_abort+0x20>
      MBXout = reusembx;
 800e826:	79fb      	ldrb	r3, [r7, #7]
 800e828:	73fb      	strb	r3, [r7, #15]
 800e82a:	e003      	b.n	800e834 <SDO_abort+0x28>
   else
      MBXout = ESC_claimbuffer ();
 800e82c:	f7fe fe7e 	bl	800d52c <ESC_claimbuffer>
 800e830:	4603      	mov	r3, r0
 800e832:	73fb      	strb	r3, [r7, #15]
   if (MBXout)
 800e834:	7bfb      	ldrb	r3, [r7, #15]
 800e836:	2b00      	cmp	r3, #0
 800e838:	d025      	beq.n	800e886 <SDO_abort+0x7a>
   {
      coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800e83a:	7bfb      	ldrb	r3, [r7, #15]
 800e83c:	4a14      	ldr	r2, [pc, #80]	@ (800e890 <SDO_abort+0x84>)
 800e83e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800e840:	fb02 f303 	mul.w	r3, r2, r3
 800e844:	4a13      	ldr	r2, [pc, #76]	@ (800e894 <SDO_abort+0x88>)
 800e846:	4413      	add	r3, r2
 800e848:	60bb      	str	r3, [r7, #8]
      coeres->mbxheader.length = htoes (COE_DEFAULTLENGTH);
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	220a      	movs	r2, #10
 800e84e:	801a      	strh	r2, [r3, #0]
      coeres->mbxheader.mbxtype = MBXCOE;
 800e850:	68ba      	ldr	r2, [r7, #8]
 800e852:	7953      	ldrb	r3, [r2, #5]
 800e854:	2103      	movs	r1, #3
 800e856:	f361 0303 	bfi	r3, r1, #0, #4
 800e85a:	7153      	strb	r3, [r2, #5]
      coeres->coeheader.numberservice =
 800e85c:	68bb      	ldr	r3, [r7, #8]
 800e85e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800e862:	80da      	strh	r2, [r3, #6]
         htoes ((0 & 0x01f) | (COE_SDOREQUEST << 12));
      coeres->index = htoes (index);
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	88ba      	ldrh	r2, [r7, #4]
 800e868:	f8a3 2009 	strh.w	r2, [r3, #9]
      coeres->subindex = subindex;
 800e86c:	68bb      	ldr	r3, [r7, #8]
 800e86e:	79ba      	ldrb	r2, [r7, #6]
 800e870:	72da      	strb	r2, [r3, #11]
      coeres->command = COE_COMMAND_SDOABORT;
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	2280      	movs	r2, #128	@ 0x80
 800e876:	721a      	strb	r2, [r3, #8]
      coeres->size = htoel (abortcode);
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	683a      	ldr	r2, [r7, #0]
 800e87c:	60da      	str	r2, [r3, #12]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800e87e:	7bfb      	ldrb	r3, [r7, #15]
 800e880:	4a05      	ldr	r2, [pc, #20]	@ (800e898 <SDO_abort+0x8c>)
 800e882:	2103      	movs	r1, #3
 800e884:	54d1      	strb	r1, [r2, r3]
   }
}
 800e886:	bf00      	nop
 800e888:	3710      	adds	r7, #16
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}
 800e88e:	bf00      	nop
 800e890:	24000be4 	.word	0x24000be4
 800e894:	24000508 	.word	0x24000508
 800e898:	24000b08 	.word	0x24000b08

0800e89c <set_state_idle>:

static void set_state_idle (uint8_t reusembx,
                           uint16_t index,
                           uint8_t subindex,
                           uint32_t abortcode)
{
 800e89c:	b580      	push	{r7, lr}
 800e89e:	b082      	sub	sp, #8
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	603b      	str	r3, [r7, #0]
 800e8a4:	4603      	mov	r3, r0
 800e8a6:	71fb      	strb	r3, [r7, #7]
 800e8a8:	460b      	mov	r3, r1
 800e8aa:	80bb      	strh	r3, [r7, #4]
 800e8ac:	4613      	mov	r3, r2
 800e8ae:	71bb      	strb	r3, [r7, #6]
   if (abortcode != 0)
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d005      	beq.n	800e8c2 <set_state_idle+0x26>
   {
      SDO_abort (reusembx, index, subindex, abortcode);
 800e8b6:	79ba      	ldrb	r2, [r7, #6]
 800e8b8:	88b9      	ldrh	r1, [r7, #4]
 800e8ba:	79f8      	ldrb	r0, [r7, #7]
 800e8bc:	683b      	ldr	r3, [r7, #0]
 800e8be:	f7ff ffa5 	bl	800e80c <SDO_abort>
   }

   MBXcontrol[0].state = MBXstate_idle;
 800e8c2:	4b05      	ldr	r3, [pc, #20]	@ (800e8d8 <set_state_idle+0x3c>)
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	701a      	strb	r2, [r3, #0]
   ESCvar.xoe = 0;
 800e8c8:	4b04      	ldr	r3, [pc, #16]	@ (800e8dc <set_state_idle+0x40>)
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
}
 800e8d0:	bf00      	nop
 800e8d2:	3708      	adds	r7, #8
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	bd80      	pop	{r7, pc}
 800e8d8:	24000b08 	.word	0x24000b08
 800e8dc:	24000be4 	.word	0x24000be4

0800e8e0 <SDO_upload>:
/** Function for responding on requested SDO Upload, sending the content
 *  requested in a free Mailbox buffer. Depending of size of data expedited,
 *  normal or segmented transfer is used. On error an SDO Abort will be sent.
 */
static void SDO_upload (void)
{
 800e8e0:	b590      	push	{r4, r7, lr}
 800e8e2:	b08f      	sub	sp, #60	@ 0x3c
 800e8e4:	af02      	add	r7, sp, #8
   int32_t nidx;
   int16_t nsub;
   uint8_t MBXout;
   uint32_t size;
   uint8_t dss;
   uint32_t abort = 1;
 800e8e6:	2301      	movs	r3, #1
 800e8e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   const _objd *objd;
   coesdo = (_COEsdo *) &MBX[0];
 800e8ea:	4b91      	ldr	r3, [pc, #580]	@ (800eb30 <SDO_upload+0x250>)
 800e8ec:	627b      	str	r3, [r7, #36]	@ 0x24
   index = etohs (coesdo->index);
 800e8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8f0:	689b      	ldr	r3, [r3, #8]
 800e8f2:	f3c3 230f 	ubfx	r3, r3, #8, #16
 800e8f6:	847b      	strh	r3, [r7, #34]	@ 0x22
   subindex = coesdo->subindex;
 800e8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8fa:	7adb      	ldrb	r3, [r3, #11]
 800e8fc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
   nidx = SDO_findobject (index);
 800e900:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e902:	4618      	mov	r0, r3
 800e904:	f7ff fdf6 	bl	800e4f4 <SDO_findobject>
 800e908:	61f8      	str	r0, [r7, #28]
   if (nidx >= 0)
 800e90a:	69fb      	ldr	r3, [r7, #28]
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	f2c0 81c3 	blt.w	800ec98 <SDO_upload+0x3b8>
   {
      nsub = SDO_findsubindex (nidx, subindex);
 800e912:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e916:	4619      	mov	r1, r3
 800e918:	69f8      	ldr	r0, [r7, #28]
 800e91a:	f7ff fd8d 	bl	800e438 <SDO_findsubindex>
 800e91e:	4603      	mov	r3, r0
 800e920:	837b      	strh	r3, [r7, #26]
      if (nsub >= 0)
 800e922:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800e926:	2b00      	cmp	r3, #0
 800e928:	f2c0 81ae 	blt.w	800ec88 <SDO_upload+0x3a8>
      {
         objd = SDOobjects[nidx].objdesc;
 800e92c:	4a81      	ldr	r2, [pc, #516]	@ (800eb34 <SDO_upload+0x254>)
 800e92e:	69fb      	ldr	r3, [r7, #28]
 800e930:	011b      	lsls	r3, r3, #4
 800e932:	4413      	add	r3, r2
 800e934:	330c      	adds	r3, #12
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	617b      	str	r3, [r7, #20]
         uint8_t access = (objd + nsub)->flags & 0x3f;
 800e93a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800e93e:	4613      	mov	r3, r2
 800e940:	009b      	lsls	r3, r3, #2
 800e942:	4413      	add	r3, r2
 800e944:	009b      	lsls	r3, r3, #2
 800e946:	461a      	mov	r2, r3
 800e948:	697b      	ldr	r3, [r7, #20]
 800e94a:	4413      	add	r3, r2
 800e94c:	88db      	ldrh	r3, [r3, #6]
 800e94e:	b2db      	uxtb	r3, r3
 800e950:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e954:	74fb      	strb	r3, [r7, #19]
         uint8_t state = ESCvar.ALstatus & 0x0f;
 800e956:	4b78      	ldr	r3, [pc, #480]	@ (800eb38 <SDO_upload+0x258>)
 800e958:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800e95c:	b2db      	uxtb	r3, r3
 800e95e:	f003 030f 	and.w	r3, r3, #15
 800e962:	74bb      	strb	r3, [r7, #18]
         if (!READ_ACCESS(access, state))
 800e964:	7cfb      	ldrb	r3, [r7, #19]
 800e966:	f003 0301 	and.w	r3, r3, #1
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d002      	beq.n	800e974 <SDO_upload+0x94>
 800e96e:	7cbb      	ldrb	r3, [r7, #18]
 800e970:	2b02      	cmp	r3, #2
 800e972:	d017      	beq.n	800e9a4 <SDO_upload+0xc4>
 800e974:	7cfb      	ldrb	r3, [r7, #19]
 800e976:	f003 0302 	and.w	r3, r3, #2
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d002      	beq.n	800e984 <SDO_upload+0xa4>
 800e97e:	7cbb      	ldrb	r3, [r7, #18]
 800e980:	2b04      	cmp	r3, #4
 800e982:	d00f      	beq.n	800e9a4 <SDO_upload+0xc4>
 800e984:	7cfb      	ldrb	r3, [r7, #19]
 800e986:	f003 0304 	and.w	r3, r3, #4
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d002      	beq.n	800e994 <SDO_upload+0xb4>
 800e98e:	7cbb      	ldrb	r3, [r7, #18]
 800e990:	2b08      	cmp	r3, #8
 800e992:	d007      	beq.n	800e9a4 <SDO_upload+0xc4>
         {
            set_state_idle (0, index, subindex, ABORT_WRITEONLY);
 800e994:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800e998:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800e99a:	4b68      	ldr	r3, [pc, #416]	@ (800eb3c <SDO_upload+0x25c>)
 800e99c:	2000      	movs	r0, #0
 800e99e:	f7ff ff7d 	bl	800e89c <set_state_idle>
            return;
 800e9a2:	e187      	b.n	800ecb4 <SDO_upload+0x3d4>
         }
         MBXout = ESC_claimbuffer ();
 800e9a4:	f7fe fdc2 	bl	800d52c <ESC_claimbuffer>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	747b      	strb	r3, [r7, #17]
         if (MBXout)
 800e9ac:	7c7b      	ldrb	r3, [r7, #17]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	f000 8179 	beq.w	800eca6 <SDO_upload+0x3c6>
         {
            coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800e9b4:	7c7b      	ldrb	r3, [r7, #17]
 800e9b6:	4a60      	ldr	r2, [pc, #384]	@ (800eb38 <SDO_upload+0x258>)
 800e9b8:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800e9ba:	fb02 f303 	mul.w	r3, r2, r3
 800e9be:	4a5c      	ldr	r2, [pc, #368]	@ (800eb30 <SDO_upload+0x250>)
 800e9c0:	4413      	add	r3, r2
 800e9c2:	60fb      	str	r3, [r7, #12]
            coeres->mbxheader.length = htoes (COE_DEFAULTLENGTH);
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	220a      	movs	r2, #10
 800e9c8:	801a      	strh	r2, [r3, #0]
            coeres->mbxheader.mbxtype = MBXCOE;
 800e9ca:	68fa      	ldr	r2, [r7, #12]
 800e9cc:	7953      	ldrb	r3, [r2, #5]
 800e9ce:	2103      	movs	r1, #3
 800e9d0:	f361 0303 	bfi	r3, r1, #0, #4
 800e9d4:	7153      	strb	r3, [r2, #5]
            coeres->coeheader.numberservice =
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 800e9dc:	80da      	strh	r2, [r3, #6]
               htoes ((0 & 0x01f) | (COE_SDORESPONSE << 12));
            size = (objd + nsub)->bitlength;
 800e9de:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800e9e2:	4613      	mov	r3, r2
 800e9e4:	009b      	lsls	r3, r3, #2
 800e9e6:	4413      	add	r3, r2
 800e9e8:	009b      	lsls	r3, r3, #2
 800e9ea:	461a      	mov	r2, r3
 800e9ec:	697b      	ldr	r3, [r7, #20]
 800e9ee:	4413      	add	r3, r2
 800e9f0:	889b      	ldrh	r3, [r3, #4]
 800e9f2:	607b      	str	r3, [r7, #4]
            /* expedited bits used calculation */
            dss = 0x0c;
 800e9f4:	230c      	movs	r3, #12
 800e9f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (size > 8)
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	2b08      	cmp	r3, #8
 800e9fe:	d902      	bls.n	800ea06 <SDO_upload+0x126>
            {
               dss = 0x08;
 800ea00:	2308      	movs	r3, #8
 800ea02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            }
            if (size > 16)
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	2b10      	cmp	r3, #16
 800ea0a:	d902      	bls.n	800ea12 <SDO_upload+0x132>
            {
               dss = 0x04;
 800ea0c:	2304      	movs	r3, #4
 800ea0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            }
            if (size > 24)
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	2b18      	cmp	r3, #24
 800ea16:	d902      	bls.n	800ea1e <SDO_upload+0x13e>
            {
               dss = 0x00;
 800ea18:	2300      	movs	r3, #0
 800ea1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            }
            coeres->index = htoes (index);
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800ea22:	f8a3 2009 	strh.w	r2, [r3, #9]
            coeres->subindex = subindex;
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800ea2c:	72da      	strb	r2, [r3, #11]
            coeres->command = COE_COMMAND_UPLOADRESPONSE |
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	2241      	movs	r2, #65	@ 0x41
 800ea32:	721a      	strb	r2, [r3, #8]
               COE_SIZE_INDICATOR;
            /* convert bits to bytes */
            size = BITS2BYTES(size);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	3307      	adds	r3, #7
 800ea38:	08db      	lsrs	r3, r3, #3
 800ea3a:	607b      	str	r3, [r7, #4]
            if (size <= 4)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2b04      	cmp	r3, #4
 800ea40:	d87e      	bhi.n	800eb40 <SDO_upload+0x260>
            {
               /* expedited response i.e. length<=4 bytes */
               coeres->command |= (COE_EXPEDITED_INDICATOR | dss);
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	7a1a      	ldrb	r2, [r3, #8]
 800ea46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ea4a:	4313      	orrs	r3, r2
 800ea4c:	b2db      	uxtb	r3, r3
 800ea4e:	f043 0302 	orr.w	r3, r3, #2
 800ea52:	b2da      	uxtb	r2, r3
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	721a      	strb	r2, [r3, #8]
               void *dataptr = ((objd + nsub)->data) ?
 800ea58:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800ea5c:	4613      	mov	r3, r2
 800ea5e:	009b      	lsls	r3, r3, #2
 800ea60:	4413      	add	r3, r2
 800ea62:	009b      	lsls	r3, r3, #2
 800ea64:	461a      	mov	r2, r3
 800ea66:	697b      	ldr	r3, [r7, #20]
 800ea68:	4413      	add	r3, r2
 800ea6a:	691b      	ldr	r3, [r3, #16]
                     (objd + nsub)->data : (void *)&((objd + nsub)->value);
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d00a      	beq.n	800ea86 <SDO_upload+0x1a6>
 800ea70:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800ea74:	4613      	mov	r3, r2
 800ea76:	009b      	lsls	r3, r3, #2
 800ea78:	4413      	add	r3, r2
 800ea7a:	009b      	lsls	r3, r3, #2
 800ea7c:	461a      	mov	r2, r3
 800ea7e:	697b      	ldr	r3, [r7, #20]
 800ea80:	4413      	add	r3, r2
 800ea82:	691b      	ldr	r3, [r3, #16]
 800ea84:	e009      	b.n	800ea9a <SDO_upload+0x1ba>
 800ea86:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800ea8a:	4613      	mov	r3, r2
 800ea8c:	009b      	lsls	r3, r3, #2
 800ea8e:	4413      	add	r3, r2
 800ea90:	009b      	lsls	r3, r3, #2
 800ea92:	461a      	mov	r2, r3
 800ea94:	697b      	ldr	r3, [r7, #20]
 800ea96:	4413      	add	r3, r2
 800ea98:	330c      	adds	r3, #12
               void *dataptr = ((objd + nsub)->data) ?
 800ea9a:	60bb      	str	r3, [r7, #8]
               abort = ESC_upload_pre_objecthandler (index, subindex,
                     dataptr, (size_t *)&size, (objd + nsub)->flags);
 800ea9c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800eaa0:	4613      	mov	r3, r2
 800eaa2:	009b      	lsls	r3, r3, #2
 800eaa4:	4413      	add	r3, r2
 800eaa6:	009b      	lsls	r3, r3, #2
 800eaa8:	461a      	mov	r2, r3
 800eaaa:	697b      	ldr	r3, [r7, #20]
 800eaac:	4413      	add	r3, r2
 800eaae:	88db      	ldrh	r3, [r3, #6]
               abort = ESC_upload_pre_objecthandler (index, subindex,
 800eab0:	1d3a      	adds	r2, r7, #4
 800eab2:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 800eab6:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 800eab8:	9300      	str	r3, [sp, #0]
 800eaba:	4613      	mov	r3, r2
 800eabc:	68ba      	ldr	r2, [r7, #8]
 800eabe:	f7fe f811 	bl	800cae4 <ESC_upload_pre_objecthandler>
 800eac2:	62b8      	str	r0, [r7, #40]	@ 0x28
               if (abort == 0)
 800eac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d129      	bne.n	800eb1e <SDO_upload+0x23e>
               {
                  if ((objd + nsub)->data == NULL)
 800eaca:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800eace:	4613      	mov	r3, r2
 800ead0:	009b      	lsls	r3, r3, #2
 800ead2:	4413      	add	r3, r2
 800ead4:	009b      	lsls	r3, r3, #2
 800ead6:	461a      	mov	r2, r3
 800ead8:	697b      	ldr	r3, [r7, #20]
 800eada:	4413      	add	r3, r2
 800eadc:	691b      	ldr	r3, [r3, #16]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d10c      	bne.n	800eafc <SDO_upload+0x21c>
                  {
                     /* use constant value */
                     coeres->size = htoel ((objd + nsub)->value);
 800eae2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800eae6:	4613      	mov	r3, r2
 800eae8:	009b      	lsls	r3, r3, #2
 800eaea:	4413      	add	r3, r2
 800eaec:	009b      	lsls	r3, r3, #2
 800eaee:	461a      	mov	r2, r3
 800eaf0:	697b      	ldr	r3, [r7, #20]
 800eaf2:	4413      	add	r3, r2
 800eaf4:	68da      	ldr	r2, [r3, #12]
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	60da      	str	r2, [r3, #12]
 800eafa:	e09c      	b.n	800ec36 <SDO_upload+0x356>
                  }
                  else
                  {
                     /* use dynamic data */
                     copy2mbx ((objd + nsub)->data, &(coeres->size), size);
 800eafc:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800eb00:	4613      	mov	r3, r2
 800eb02:	009b      	lsls	r3, r3, #2
 800eb04:	4413      	add	r3, r2
 800eb06:	009b      	lsls	r3, r3, #2
 800eb08:	461a      	mov	r2, r3
 800eb0a:	697b      	ldr	r3, [r7, #20]
 800eb0c:	4413      	add	r3, r2
 800eb0e:	6918      	ldr	r0, [r3, #16]
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	330c      	adds	r3, #12
 800eb14:	687a      	ldr	r2, [r7, #4]
 800eb16:	4619      	mov	r1, r3
 800eb18:	f7ff fe68 	bl	800e7ec <copy2mbx>
 800eb1c:	e08b      	b.n	800ec36 <SDO_upload+0x356>
                  }
               }
               else
               {
                  set_state_idle (MBXout, index, subindex, abort);
 800eb1e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800eb22:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800eb24:	7c78      	ldrb	r0, [r7, #17]
 800eb26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb28:	f7ff feb8 	bl	800e89c <set_state_idle>
                  return;
 800eb2c:	e0c2      	b.n	800ecb4 <SDO_upload+0x3d4>
 800eb2e:	bf00      	nop
 800eb30:	24000508 	.word	0x24000508
 800eb34:	080128d4 	.word	0x080128d4
 800eb38:	24000be4 	.word	0x24000be4
 800eb3c:	06010001 	.word	0x06010001
            }
            else
            {
               /* normal response i.e. length>4 bytes */
               abort = ESC_upload_pre_objecthandler (index, subindex,
                     (objd + nsub)->data, (size_t *)&size, (objd + nsub)->flags);
 800eb40:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800eb44:	4613      	mov	r3, r2
 800eb46:	009b      	lsls	r3, r3, #2
 800eb48:	4413      	add	r3, r2
 800eb4a:	009b      	lsls	r3, r3, #2
 800eb4c:	461a      	mov	r2, r3
 800eb4e:	697b      	ldr	r3, [r7, #20]
 800eb50:	4413      	add	r3, r2
 800eb52:	691c      	ldr	r4, [r3, #16]
 800eb54:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800eb58:	4613      	mov	r3, r2
 800eb5a:	009b      	lsls	r3, r3, #2
 800eb5c:	4413      	add	r3, r2
 800eb5e:	009b      	lsls	r3, r3, #2
 800eb60:	461a      	mov	r2, r3
 800eb62:	697b      	ldr	r3, [r7, #20]
 800eb64:	4413      	add	r3, r2
 800eb66:	88db      	ldrh	r3, [r3, #6]
               abort = ESC_upload_pre_objecthandler (index, subindex,
 800eb68:	1d3a      	adds	r2, r7, #4
 800eb6a:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 800eb6e:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 800eb70:	9300      	str	r3, [sp, #0]
 800eb72:	4613      	mov	r3, r2
 800eb74:	4622      	mov	r2, r4
 800eb76:	f7fd ffb5 	bl	800cae4 <ESC_upload_pre_objecthandler>
 800eb7a:	62b8      	str	r0, [r7, #40]	@ 0x28
               if (abort == 0)
 800eb7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d151      	bne.n	800ec26 <SDO_upload+0x346>
               {
                  /* set total size in bytes */
                  ESCvar.frags = size;
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	4a4d      	ldr	r2, [pc, #308]	@ (800ecbc <SDO_upload+0x3dc>)
 800eb86:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
                  coeres->size = htoel (size);
 800eb8a:	687a      	ldr	r2, [r7, #4]
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	60da      	str	r2, [r3, #12]
                  if ((size + COE_HEADERSIZE) > ESC_MBXDSIZE)
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	f103 020a 	add.w	r2, r3, #10
 800eb96:	4b49      	ldr	r3, [pc, #292]	@ (800ecbc <SDO_upload+0x3dc>)
 800eb98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eb9a:	3b06      	subs	r3, #6
 800eb9c:	429a      	cmp	r2, r3
 800eb9e:	d926      	bls.n	800ebee <SDO_upload+0x30e>
                  {
                     /* segmented transfer needed */
                     /* limit to mailbox size */
                     size = ESC_MBXDSIZE - COE_HEADERSIZE;
 800eba0:	4b46      	ldr	r3, [pc, #280]	@ (800ecbc <SDO_upload+0x3dc>)
 800eba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eba4:	3b10      	subs	r3, #16
 800eba6:	607b      	str	r3, [r7, #4]
                     /* number of bytes done */
                     ESCvar.fragsleft = size;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	4a44      	ldr	r2, [pc, #272]	@ (800ecbc <SDO_upload+0x3dc>)
 800ebac:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
                     /* signal segmented transfer */
                     ESCvar.segmented = MBXSEU;
 800ebb0:	4b42      	ldr	r3, [pc, #264]	@ (800ecbc <SDO_upload+0x3dc>)
 800ebb2:	2240      	movs	r2, #64	@ 0x40
 800ebb4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
                     ESCvar.data = (objd + nsub)->data;
 800ebb8:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800ebbc:	4613      	mov	r3, r2
 800ebbe:	009b      	lsls	r3, r3, #2
 800ebc0:	4413      	add	r3, r2
 800ebc2:	009b      	lsls	r3, r3, #2
 800ebc4:	461a      	mov	r2, r3
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	4413      	add	r3, r2
 800ebca:	691b      	ldr	r3, [r3, #16]
 800ebcc:	4a3b      	ldr	r2, [pc, #236]	@ (800ecbc <SDO_upload+0x3dc>)
 800ebce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
                     ESCvar.flags = (objd + nsub)->flags;
 800ebd2:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800ebd6:	4613      	mov	r3, r2
 800ebd8:	009b      	lsls	r3, r3, #2
 800ebda:	4413      	add	r3, r2
 800ebdc:	009b      	lsls	r3, r3, #2
 800ebde:	461a      	mov	r2, r3
 800ebe0:	697b      	ldr	r3, [r7, #20]
 800ebe2:	4413      	add	r3, r2
 800ebe4:	88da      	ldrh	r2, [r3, #6]
 800ebe6:	4b35      	ldr	r3, [pc, #212]	@ (800ecbc <SDO_upload+0x3dc>)
 800ebe8:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
 800ebec:	e003      	b.n	800ebf6 <SDO_upload+0x316>
                  }
                  else
                  {
                     ESCvar.segmented = 0;
 800ebee:	4b33      	ldr	r3, [pc, #204]	@ (800ecbc <SDO_upload+0x3dc>)
 800ebf0:	2200      	movs	r2, #0
 800ebf2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
                  }
                  coeres->mbxheader.length = htoes (COE_HEADERSIZE + size);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	b29b      	uxth	r3, r3
 800ebfa:	330a      	adds	r3, #10
 800ebfc:	b29a      	uxth	r2, r3
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	801a      	strh	r2, [r3, #0]

                  /* use dynamic data */
                  copy2mbx ((objd + nsub)->data, (&(coeres->size)) + 1, size);
 800ec02:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800ec06:	4613      	mov	r3, r2
 800ec08:	009b      	lsls	r3, r3, #2
 800ec0a:	4413      	add	r3, r2
 800ec0c:	009b      	lsls	r3, r3, #2
 800ec0e:	461a      	mov	r2, r3
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	4413      	add	r3, r2
 800ec14:	6918      	ldr	r0, [r3, #16]
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	330c      	adds	r3, #12
 800ec1a:	3304      	adds	r3, #4
 800ec1c:	687a      	ldr	r2, [r7, #4]
 800ec1e:	4619      	mov	r1, r3
 800ec20:	f7ff fde4 	bl	800e7ec <copy2mbx>
 800ec24:	e007      	b.n	800ec36 <SDO_upload+0x356>
               }
               else
               {
                  set_state_idle (MBXout, index, subindex, abort);
 800ec26:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800ec2a:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800ec2c:	7c78      	ldrb	r0, [r7, #17]
 800ec2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec30:	f7ff fe34 	bl	800e89c <set_state_idle>
                  return;
 800ec34:	e03e      	b.n	800ecb4 <SDO_upload+0x3d4>
               }
            }
            if ((abort == 0) && (ESCvar.segmented == 0))
 800ec36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d120      	bne.n	800ec7e <SDO_upload+0x39e>
 800ec3c:	4b1f      	ldr	r3, [pc, #124]	@ (800ecbc <SDO_upload+0x3dc>)
 800ec3e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d11b      	bne.n	800ec7e <SDO_upload+0x39e>
            {
               abort = ESC_upload_post_objecthandler (index, subindex,
                                                      (objd + nsub)->flags);
 800ec46:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800ec4a:	4613      	mov	r3, r2
 800ec4c:	009b      	lsls	r3, r3, #2
 800ec4e:	4413      	add	r3, r2
 800ec50:	009b      	lsls	r3, r3, #2
 800ec52:	461a      	mov	r2, r3
 800ec54:	697b      	ldr	r3, [r7, #20]
 800ec56:	4413      	add	r3, r2
 800ec58:	88da      	ldrh	r2, [r3, #6]
               abort = ESC_upload_post_objecthandler (index, subindex,
 800ec5a:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 800ec5e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ec60:	4618      	mov	r0, r3
 800ec62:	f7fd ff5f 	bl	800cb24 <ESC_upload_post_objecthandler>
 800ec66:	62b8      	str	r0, [r7, #40]	@ 0x28
               if (abort != 0)
 800ec68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d007      	beq.n	800ec7e <SDO_upload+0x39e>
               {
                  set_state_idle (MBXout, index, subindex, abort);
 800ec6e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800ec72:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800ec74:	7c78      	ldrb	r0, [r7, #17]
 800ec76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec78:	f7ff fe10 	bl	800e89c <set_state_idle>
                  return;
 800ec7c:	e01a      	b.n	800ecb4 <SDO_upload+0x3d4>
               }
            }
            MBXcontrol[MBXout].state = MBXstate_outreq;
 800ec7e:	7c7b      	ldrb	r3, [r7, #17]
 800ec80:	4a0f      	ldr	r2, [pc, #60]	@ (800ecc0 <SDO_upload+0x3e0>)
 800ec82:	2103      	movs	r1, #3
 800ec84:	54d1      	strb	r1, [r2, r3]
 800ec86:	e00e      	b.n	800eca6 <SDO_upload+0x3c6>
         }
      }
      else
      {
         SDO_abort (0, index, subindex, ABORT_NOSUBINDEX);
 800ec88:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800ec8c:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800ec8e:	4b0d      	ldr	r3, [pc, #52]	@ (800ecc4 <SDO_upload+0x3e4>)
 800ec90:	2000      	movs	r0, #0
 800ec92:	f7ff fdbb 	bl	800e80c <SDO_abort>
 800ec96:	e006      	b.n	800eca6 <SDO_upload+0x3c6>
      }
   }
   else
   {
      SDO_abort (0, index, subindex, ABORT_NOOBJECT);
 800ec98:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800ec9c:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800ec9e:	4b0a      	ldr	r3, [pc, #40]	@ (800ecc8 <SDO_upload+0x3e8>)
 800eca0:	2000      	movs	r0, #0
 800eca2:	f7ff fdb3 	bl	800e80c <SDO_abort>
   }
   MBXcontrol[0].state = MBXstate_idle;
 800eca6:	4b06      	ldr	r3, [pc, #24]	@ (800ecc0 <SDO_upload+0x3e0>)
 800eca8:	2200      	movs	r2, #0
 800ecaa:	701a      	strb	r2, [r3, #0]
   ESCvar.xoe = 0;
 800ecac:	4b03      	ldr	r3, [pc, #12]	@ (800ecbc <SDO_upload+0x3dc>)
 800ecae:	2200      	movs	r2, #0
 800ecb0:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
}
 800ecb4:	3734      	adds	r7, #52	@ 0x34
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	bd90      	pop	{r4, r7, pc}
 800ecba:	bf00      	nop
 800ecbc:	24000be4 	.word	0x24000be4
 800ecc0:	24000b08 	.word	0x24000b08
 800ecc4:	06090011 	.word	0x06090011
 800ecc8:	06020000 	.word	0x06020000

0800eccc <complete_access_get_variables>:

static uint32_t complete_access_get_variables(_COEsdo *coesdo, uint16_t *index,
                                              uint8_t *subindex, int32_t *nidx,
                                              int16_t *nsub)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b084      	sub	sp, #16
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	60f8      	str	r0, [r7, #12]
 800ecd4:	60b9      	str	r1, [r7, #8]
 800ecd6:	607a      	str	r2, [r7, #4]
 800ecd8:	603b      	str	r3, [r7, #0]
   *index = etohs (coesdo->index);
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800ece0:	b29a      	uxth	r2, r3
 800ece2:	68bb      	ldr	r3, [r7, #8]
 800ece4:	801a      	strh	r2, [r3, #0]
   *subindex = coesdo->subindex;
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	7ada      	ldrb	r2, [r3, #11]
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	701a      	strb	r2, [r3, #0]

   /* A Complete Access must start with Subindex 0 or Subindex 1 */
   if (*subindex > 1)
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	781b      	ldrb	r3, [r3, #0]
 800ecf2:	2b01      	cmp	r3, #1
 800ecf4:	d901      	bls.n	800ecfa <complete_access_get_variables+0x2e>
   {
      return ABORT_UNSUPPORTED;
 800ecf6:	4b14      	ldr	r3, [pc, #80]	@ (800ed48 <complete_access_get_variables+0x7c>)
 800ecf8:	e021      	b.n	800ed3e <complete_access_get_variables+0x72>
   }

   *nidx = SDO_findobject (*index);
 800ecfa:	68bb      	ldr	r3, [r7, #8]
 800ecfc:	881b      	ldrh	r3, [r3, #0]
 800ecfe:	4618      	mov	r0, r3
 800ed00:	f7ff fbf8 	bl	800e4f4 <SDO_findobject>
 800ed04:	4602      	mov	r2, r0
 800ed06:	683b      	ldr	r3, [r7, #0]
 800ed08:	601a      	str	r2, [r3, #0]
   if (*nidx < 0)
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	da01      	bge.n	800ed16 <complete_access_get_variables+0x4a>
   {
      return ABORT_NOOBJECT;
 800ed12:	4b0e      	ldr	r3, [pc, #56]	@ (800ed4c <complete_access_get_variables+0x80>)
 800ed14:	e013      	b.n	800ed3e <complete_access_get_variables+0x72>
   }

   *nsub = SDO_findsubindex (*nidx, *subindex);
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	681a      	ldr	r2, [r3, #0]
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	781b      	ldrb	r3, [r3, #0]
 800ed1e:	4619      	mov	r1, r3
 800ed20:	4610      	mov	r0, r2
 800ed22:	f7ff fb89 	bl	800e438 <SDO_findsubindex>
 800ed26:	4603      	mov	r3, r0
 800ed28:	461a      	mov	r2, r3
 800ed2a:	69bb      	ldr	r3, [r7, #24]
 800ed2c:	801a      	strh	r2, [r3, #0]
   if (*nsub < 0)
 800ed2e:	69bb      	ldr	r3, [r7, #24]
 800ed30:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	da01      	bge.n	800ed3c <complete_access_get_variables+0x70>
   {
      return ABORT_NOSUBINDEX;
 800ed38:	4b05      	ldr	r3, [pc, #20]	@ (800ed50 <complete_access_get_variables+0x84>)
 800ed3a:	e000      	b.n	800ed3e <complete_access_get_variables+0x72>
   }

   return 0;
 800ed3c:	2300      	movs	r3, #0
}
 800ed3e:	4618      	mov	r0, r3
 800ed40:	3710      	adds	r7, #16
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}
 800ed46:	bf00      	nop
 800ed48:	06010000 	.word	0x06010000
 800ed4c:	06020000 	.word	0x06020000
 800ed50:	06090011 	.word	0x06090011

0800ed54 <complete_access_subindex_loop>:
                                              int32_t nidx,
                                              int16_t nsub,
                                              uint8_t *mbxdata,
                                              load_t load_type,
                                              uint32_t max_bytes)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b08a      	sub	sp, #40	@ 0x28
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	60f8      	str	r0, [r7, #12]
 800ed5c:	60b9      	str	r1, [r7, #8]
 800ed5e:	603b      	str	r3, [r7, #0]
 800ed60:	4613      	mov	r3, r2
 800ed62:	80fb      	strh	r3, [r7, #6]
   /* Objects with dynamic entries cannot be accessed with Complete Access */
   if ((objd->datatype == DTYPE_VISIBLE_STRING) ||
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	885b      	ldrh	r3, [r3, #2]
 800ed68:	2b09      	cmp	r3, #9
 800ed6a:	d007      	beq.n	800ed7c <complete_access_subindex_loop+0x28>
       (objd->datatype == DTYPE_OCTET_STRING)   ||
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	885b      	ldrh	r3, [r3, #2]
   if ((objd->datatype == DTYPE_VISIBLE_STRING) ||
 800ed70:	2b0a      	cmp	r3, #10
 800ed72:	d003      	beq.n	800ed7c <complete_access_subindex_loop+0x28>
       (objd->datatype == DTYPE_UNICODE_STRING))
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	885b      	ldrh	r3, [r3, #2]
       (objd->datatype == DTYPE_OCTET_STRING)   ||
 800ed78:	2b0b      	cmp	r3, #11
 800ed7a:	d101      	bne.n	800ed80 <complete_access_subindex_loop+0x2c>
   {
      return ABORT_CA_NOT_SUPPORTED;
 800ed7c:	4ba6      	ldr	r3, [pc, #664]	@ (800f018 <complete_access_subindex_loop+0x2c4>)
 800ed7e:	e153      	b.n	800f028 <complete_access_subindex_loop+0x2d4>
   }

   uint32_t size = 0;
 800ed80:	2300      	movs	r3, #0
 800ed82:	627b      	str	r3, [r7, #36]	@ 0x24

   /* Clear padded mbxdata byte [1] on upload */
   if ((load_type == UPLOAD) && (mbxdata != NULL))
 800ed84:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	f040 8139 	bne.w	800f000 <complete_access_subindex_loop+0x2ac>
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	f000 8135 	beq.w	800f000 <complete_access_subindex_loop+0x2ac>
   {
      mbxdata[1] = 0;
 800ed96:	683b      	ldr	r3, [r7, #0]
 800ed98:	3301      	adds	r3, #1
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	701a      	strb	r2, [r3, #0]
   }

   while (nsub <= SDOobjects[nidx].maxsub)
 800ed9e:	e12f      	b.n	800f000 <complete_access_subindex_loop+0x2ac>
   {
      uint16_t bitlen = (objd + nsub)->bitlength;
 800eda0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800eda4:	4613      	mov	r3, r2
 800eda6:	009b      	lsls	r3, r3, #2
 800eda8:	4413      	add	r3, r2
 800edaa:	009b      	lsls	r3, r3, #2
 800edac:	461a      	mov	r2, r3
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	4413      	add	r3, r2
 800edb2:	889b      	ldrh	r3, [r3, #4]
 800edb4:	847b      	strh	r3, [r7, #34]	@ 0x22
      void *ul_source = ((objd + nsub)->data != NULL) ?
 800edb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800edba:	4613      	mov	r3, r2
 800edbc:	009b      	lsls	r3, r3, #2
 800edbe:	4413      	add	r3, r2
 800edc0:	009b      	lsls	r3, r3, #2
 800edc2:	461a      	mov	r2, r3
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	4413      	add	r3, r2
 800edc8:	691b      	ldr	r3, [r3, #16]
            (objd + nsub)->data : (void *)&((objd + nsub)->value);
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d00a      	beq.n	800ede4 <complete_access_subindex_loop+0x90>
 800edce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800edd2:	4613      	mov	r3, r2
 800edd4:	009b      	lsls	r3, r3, #2
 800edd6:	4413      	add	r3, r2
 800edd8:	009b      	lsls	r3, r3, #2
 800edda:	461a      	mov	r2, r3
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	4413      	add	r3, r2
 800ede0:	691b      	ldr	r3, [r3, #16]
 800ede2:	e009      	b.n	800edf8 <complete_access_subindex_loop+0xa4>
 800ede4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ede8:	4613      	mov	r3, r2
 800edea:	009b      	lsls	r3, r3, #2
 800edec:	4413      	add	r3, r2
 800edee:	009b      	lsls	r3, r3, #2
 800edf0:	461a      	mov	r2, r3
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	4413      	add	r3, r2
 800edf6:	330c      	adds	r3, #12
      void *ul_source = ((objd + nsub)->data != NULL) ?
 800edf8:	61fb      	str	r3, [r7, #28]
      uint8_t bitoffset = size % 8;
 800edfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edfc:	b2db      	uxtb	r3, r3
 800edfe:	f003 0307 	and.w	r3, r3, #7
 800ee02:	76fb      	strb	r3, [r7, #27]
      uint8_t access = (objd + nsub)->flags & 0x3f;
 800ee04:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ee08:	4613      	mov	r3, r2
 800ee0a:	009b      	lsls	r3, r3, #2
 800ee0c:	4413      	add	r3, r2
 800ee0e:	009b      	lsls	r3, r3, #2
 800ee10:	461a      	mov	r2, r3
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	4413      	add	r3, r2
 800ee16:	88db      	ldrh	r3, [r3, #6]
 800ee18:	b2db      	uxtb	r3, r3
 800ee1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ee1e:	76bb      	strb	r3, [r7, #26]
      uint8_t state = ESCvar.ALstatus & 0x0f;
 800ee20:	4b7e      	ldr	r3, [pc, #504]	@ (800f01c <complete_access_subindex_loop+0x2c8>)
 800ee22:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800ee26:	b2db      	uxtb	r3, r3
 800ee28:	f003 030f 	and.w	r3, r3, #15
 800ee2c:	767b      	strb	r3, [r7, #25]

      if ((bitlen % 8) == 0)
 800ee2e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ee30:	f003 0307 	and.w	r3, r3, #7
 800ee34:	b29b      	uxth	r3, r3
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d16f      	bne.n	800ef1a <complete_access_subindex_loop+0x1c6>
      {
         if (bitoffset != 0)
 800ee3a:	7efb      	ldrb	r3, [r7, #27]
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d004      	beq.n	800ee4a <complete_access_subindex_loop+0xf6>
         {
            /* move on to next byte boundary */
            size += (8U - bitoffset);
 800ee40:	7efb      	ldrb	r3, [r7, #27]
 800ee42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ee44:	1ad3      	subs	r3, r2, r3
 800ee46:	3308      	adds	r3, #8
 800ee48:	627b      	str	r3, [r7, #36]	@ 0x24
         }
         if (mbxdata != NULL)
 800ee4a:	683b      	ldr	r3, [r7, #0]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	f000 80be 	beq.w	800efce <complete_access_subindex_loop+0x27a>
         {
            /* copy a non-bit data type to a byte boundary */
            if (load_type == UPLOAD)
 800ee52:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d131      	bne.n	800eebe <complete_access_subindex_loop+0x16a>
            {
               if (READ_ACCESS(access, state))
 800ee5a:	7ebb      	ldrb	r3, [r7, #26]
 800ee5c:	f003 0301 	and.w	r3, r3, #1
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d002      	beq.n	800ee6a <complete_access_subindex_loop+0x116>
 800ee64:	7e7b      	ldrb	r3, [r7, #25]
 800ee66:	2b02      	cmp	r3, #2
 800ee68:	d00f      	beq.n	800ee8a <complete_access_subindex_loop+0x136>
 800ee6a:	7ebb      	ldrb	r3, [r7, #26]
 800ee6c:	f003 0302 	and.w	r3, r3, #2
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d002      	beq.n	800ee7a <complete_access_subindex_loop+0x126>
 800ee74:	7e7b      	ldrb	r3, [r7, #25]
 800ee76:	2b04      	cmp	r3, #4
 800ee78:	d007      	beq.n	800ee8a <complete_access_subindex_loop+0x136>
 800ee7a:	7ebb      	ldrb	r3, [r7, #26]
 800ee7c:	f003 0304 	and.w	r3, r3, #4
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d00f      	beq.n	800eea4 <complete_access_subindex_loop+0x150>
 800ee84:	7e7b      	ldrb	r3, [r7, #25]
 800ee86:	2b08      	cmp	r3, #8
 800ee88:	d10c      	bne.n	800eea4 <complete_access_subindex_loop+0x150>
               {
                  memcpy(&mbxdata[BITS2BYTES(size)], ul_source,
 800ee8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee8c:	3307      	adds	r3, #7
 800ee8e:	08db      	lsrs	r3, r3, #3
 800ee90:	683a      	ldr	r2, [r7, #0]
 800ee92:	18d0      	adds	r0, r2, r3
                        BITS2BYTES(bitlen));
 800ee94:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ee96:	3307      	adds	r3, #7
                  memcpy(&mbxdata[BITS2BYTES(size)], ul_source,
 800ee98:	08db      	lsrs	r3, r3, #3
 800ee9a:	461a      	mov	r2, r3
 800ee9c:	69f9      	ldr	r1, [r7, #28]
 800ee9e:	f002 fa82 	bl	80113a6 <memcpy>
 800eea2:	e094      	b.n	800efce <complete_access_subindex_loop+0x27a>
               }
               else
               {
                  /* return zeroes for upload of WO objects */
                  memset(&mbxdata[BITS2BYTES(size)], 0, BITS2BYTES(bitlen));
 800eea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea6:	3307      	adds	r3, #7
 800eea8:	08db      	lsrs	r3, r3, #3
 800eeaa:	683a      	ldr	r2, [r7, #0]
 800eeac:	18d0      	adds	r0, r2, r3
 800eeae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800eeb0:	3307      	adds	r3, #7
 800eeb2:	08db      	lsrs	r3, r3, #3
 800eeb4:	461a      	mov	r2, r3
 800eeb6:	2100      	movs	r1, #0
 800eeb8:	f002 f9f9 	bl	80112ae <memset>
 800eebc:	e087      	b.n	800efce <complete_access_subindex_loop+0x27a>
               }
            }
            /* download of RO objects shall be ignored */
            else if (WRITE_ACCESS(access, state))
 800eebe:	7ebb      	ldrb	r3, [r7, #26]
 800eec0:	f003 0308 	and.w	r3, r3, #8
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d002      	beq.n	800eece <complete_access_subindex_loop+0x17a>
 800eec8:	7e7b      	ldrb	r3, [r7, #25]
 800eeca:	2b02      	cmp	r3, #2
 800eecc:	d00f      	beq.n	800eeee <complete_access_subindex_loop+0x19a>
 800eece:	7ebb      	ldrb	r3, [r7, #26]
 800eed0:	f003 0310 	and.w	r3, r3, #16
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d002      	beq.n	800eede <complete_access_subindex_loop+0x18a>
 800eed8:	7e7b      	ldrb	r3, [r7, #25]
 800eeda:	2b04      	cmp	r3, #4
 800eedc:	d007      	beq.n	800eeee <complete_access_subindex_loop+0x19a>
 800eede:	7ebb      	ldrb	r3, [r7, #26]
 800eee0:	f003 0320 	and.w	r3, r3, #32
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d072      	beq.n	800efce <complete_access_subindex_loop+0x27a>
 800eee8:	7e7b      	ldrb	r3, [r7, #25]
 800eeea:	2b08      	cmp	r3, #8
 800eeec:	d16f      	bne.n	800efce <complete_access_subindex_loop+0x27a>
            {
               memcpy((objd + nsub)->data, &mbxdata[BITS2BYTES(size)],
 800eeee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800eef2:	4613      	mov	r3, r2
 800eef4:	009b      	lsls	r3, r3, #2
 800eef6:	4413      	add	r3, r2
 800eef8:	009b      	lsls	r3, r3, #2
 800eefa:	461a      	mov	r2, r3
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	4413      	add	r3, r2
 800ef00:	6918      	ldr	r0, [r3, #16]
 800ef02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef04:	3307      	adds	r3, #7
 800ef06:	08db      	lsrs	r3, r3, #3
 800ef08:	683a      	ldr	r2, [r7, #0]
 800ef0a:	18d1      	adds	r1, r2, r3
                     BITS2BYTES(bitlen));
 800ef0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ef0e:	3307      	adds	r3, #7
               memcpy((objd + nsub)->data, &mbxdata[BITS2BYTES(size)],
 800ef10:	08db      	lsrs	r3, r3, #3
 800ef12:	461a      	mov	r2, r3
 800ef14:	f002 fa47 	bl	80113a6 <memcpy>
 800ef18:	e059      	b.n	800efce <complete_access_subindex_loop+0x27a>
            }
         }
      }
      else if ((load_type == UPLOAD) && (mbxdata != NULL))
 800ef1a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d155      	bne.n	800efce <complete_access_subindex_loop+0x27a>
 800ef22:	683b      	ldr	r3, [r7, #0]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d052      	beq.n	800efce <complete_access_subindex_loop+0x27a>
      {
         /* copy a bit data type into correct position */
         uint32_t bitmask = (1U << bitlen) - 1U;
 800ef28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ef2a:	2201      	movs	r2, #1
 800ef2c:	fa02 f303 	lsl.w	r3, r2, r3
 800ef30:	3b01      	subs	r3, #1
 800ef32:	617b      	str	r3, [r7, #20]
         uint32_t tempmask;
         if (READ_ACCESS(access, state))
 800ef34:	7ebb      	ldrb	r3, [r7, #26]
 800ef36:	f003 0301 	and.w	r3, r3, #1
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d002      	beq.n	800ef44 <complete_access_subindex_loop+0x1f0>
 800ef3e:	7e7b      	ldrb	r3, [r7, #25]
 800ef40:	2b02      	cmp	r3, #2
 800ef42:	d00f      	beq.n	800ef64 <complete_access_subindex_loop+0x210>
 800ef44:	7ebb      	ldrb	r3, [r7, #26]
 800ef46:	f003 0302 	and.w	r3, r3, #2
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d002      	beq.n	800ef54 <complete_access_subindex_loop+0x200>
 800ef4e:	7e7b      	ldrb	r3, [r7, #25]
 800ef50:	2b04      	cmp	r3, #4
 800ef52:	d007      	beq.n	800ef64 <complete_access_subindex_loop+0x210>
 800ef54:	7ebb      	ldrb	r3, [r7, #26]
 800ef56:	f003 0304 	and.w	r3, r3, #4
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d023      	beq.n	800efa6 <complete_access_subindex_loop+0x252>
 800ef5e:	7e7b      	ldrb	r3, [r7, #25]
 800ef60:	2b08      	cmp	r3, #8
 800ef62:	d120      	bne.n	800efa6 <complete_access_subindex_loop+0x252>
         {
            if (bitoffset == 0)
 800ef64:	7efb      	ldrb	r3, [r7, #27]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d105      	bne.n	800ef76 <complete_access_subindex_loop+0x222>
            {
               mbxdata[BITSPOS2BYTESOFFSET(size)] = 0;
 800ef6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef6c:	08db      	lsrs	r3, r3, #3
 800ef6e:	683a      	ldr	r2, [r7, #0]
 800ef70:	4413      	add	r3, r2
 800ef72:	2200      	movs	r2, #0
 800ef74:	701a      	strb	r2, [r3, #0]
            }
            tempmask = (*(uint8_t *)ul_source & bitmask) << bitoffset;
 800ef76:	69fb      	ldr	r3, [r7, #28]
 800ef78:	781b      	ldrb	r3, [r3, #0]
 800ef7a:	461a      	mov	r2, r3
 800ef7c:	697b      	ldr	r3, [r7, #20]
 800ef7e:	401a      	ands	r2, r3
 800ef80:	7efb      	ldrb	r3, [r7, #27]
 800ef82:	fa02 f303 	lsl.w	r3, r2, r3
 800ef86:	613b      	str	r3, [r7, #16]
            mbxdata[BITSPOS2BYTESOFFSET(size)] |= (uint8_t)tempmask;
 800ef88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef8a:	08db      	lsrs	r3, r3, #3
 800ef8c:	683a      	ldr	r2, [r7, #0]
 800ef8e:	4413      	add	r3, r2
 800ef90:	7819      	ldrb	r1, [r3, #0]
 800ef92:	693b      	ldr	r3, [r7, #16]
 800ef94:	b2da      	uxtb	r2, r3
 800ef96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef98:	08db      	lsrs	r3, r3, #3
 800ef9a:	6838      	ldr	r0, [r7, #0]
 800ef9c:	4403      	add	r3, r0
 800ef9e:	430a      	orrs	r2, r1
 800efa0:	b2d2      	uxtb	r2, r2
 800efa2:	701a      	strb	r2, [r3, #0]
 800efa4:	e013      	b.n	800efce <complete_access_subindex_loop+0x27a>
         }
         else
         {
            tempmask = ~(bitmask << bitoffset);
 800efa6:	7efb      	ldrb	r3, [r7, #27]
 800efa8:	697a      	ldr	r2, [r7, #20]
 800efaa:	fa02 f303 	lsl.w	r3, r2, r3
 800efae:	43db      	mvns	r3, r3
 800efb0:	613b      	str	r3, [r7, #16]
            mbxdata[BITSPOS2BYTESOFFSET(size)] &= (uint8_t)tempmask;
 800efb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efb4:	08db      	lsrs	r3, r3, #3
 800efb6:	683a      	ldr	r2, [r7, #0]
 800efb8:	4413      	add	r3, r2
 800efba:	7819      	ldrb	r1, [r3, #0]
 800efbc:	693b      	ldr	r3, [r7, #16]
 800efbe:	b2da      	uxtb	r2, r3
 800efc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efc2:	08db      	lsrs	r3, r3, #3
 800efc4:	6838      	ldr	r0, [r7, #0]
 800efc6:	4403      	add	r3, r0
 800efc8:	400a      	ands	r2, r1
 800efca:	b2d2      	uxtb	r2, r2
 800efcc:	701a      	strb	r2, [r3, #0]
         }
      }

      /* Subindex 0 is padded to 16 bit */
      size += (nsub == 0) ? 16 : bitlen;
 800efce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d001      	beq.n	800efda <complete_access_subindex_loop+0x286>
 800efd6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800efd8:	e000      	b.n	800efdc <complete_access_subindex_loop+0x288>
 800efda:	2310      	movs	r3, #16
 800efdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800efde:	4413      	add	r3, r2
 800efe0:	627b      	str	r3, [r7, #36]	@ 0x24
      nsub++;
 800efe2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800efe6:	b29b      	uxth	r3, r3
 800efe8:	3301      	adds	r3, #1
 800efea:	b29b      	uxth	r3, r3
 800efec:	80fb      	strh	r3, [r7, #6]

      if ((max_bytes > 0) && (BITS2BYTES(size) >= max_bytes))
 800efee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d005      	beq.n	800f000 <complete_access_subindex_loop+0x2ac>
 800eff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eff6:	3307      	adds	r3, #7
 800eff8:	08db      	lsrs	r3, r3, #3
 800effa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800effc:	429a      	cmp	r2, r3
 800effe:	d911      	bls.n	800f024 <complete_access_subindex_loop+0x2d0>
   while (nsub <= SDOobjects[nidx].maxsub)
 800f000:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f004:	4906      	ldr	r1, [pc, #24]	@ (800f020 <complete_access_subindex_loop+0x2cc>)
 800f006:	68ba      	ldr	r2, [r7, #8]
 800f008:	0112      	lsls	r2, r2, #4
 800f00a:	440a      	add	r2, r1
 800f00c:	3204      	adds	r2, #4
 800f00e:	7812      	ldrb	r2, [r2, #0]
 800f010:	4293      	cmp	r3, r2
 800f012:	f77f aec5 	ble.w	800eda0 <complete_access_subindex_loop+0x4c>
 800f016:	e006      	b.n	800f026 <complete_access_subindex_loop+0x2d2>
 800f018:	06010004 	.word	0x06010004
 800f01c:	24000be4 	.word	0x24000be4
 800f020:	080128d4 	.word	0x080128d4
      {
         break;
 800f024:	bf00      	nop
      }
   }

   return size;
 800f026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f028:	4618      	mov	r0, r3
 800f02a:	3728      	adds	r7, #40	@ 0x28
 800f02c:	46bd      	mov	sp, r7
 800f02e:	bd80      	pop	{r7, pc}

0800f030 <init_coesdo>:
static void init_coesdo(_COEsdo *coesdo,
                        uint8_t sdoservice,
                        uint8_t command,
                        uint16_t index,
                        uint8_t subindex)
{
 800f030:	b480      	push	{r7}
 800f032:	b083      	sub	sp, #12
 800f034:	af00      	add	r7, sp, #0
 800f036:	6078      	str	r0, [r7, #4]
 800f038:	4608      	mov	r0, r1
 800f03a:	4611      	mov	r1, r2
 800f03c:	461a      	mov	r2, r3
 800f03e:	4603      	mov	r3, r0
 800f040:	70fb      	strb	r3, [r7, #3]
 800f042:	460b      	mov	r3, r1
 800f044:	70bb      	strb	r3, [r7, #2]
 800f046:	4613      	mov	r3, r2
 800f048:	803b      	strh	r3, [r7, #0]
   coesdo->mbxheader.length = htoes(COE_DEFAULTLENGTH);
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	220a      	movs	r2, #10
 800f04e:	801a      	strh	r2, [r3, #0]
   coesdo->mbxheader.mbxtype = MBXCOE;
 800f050:	687a      	ldr	r2, [r7, #4]
 800f052:	7953      	ldrb	r3, [r2, #5]
 800f054:	2103      	movs	r1, #3
 800f056:	f361 0303 	bfi	r3, r1, #0, #4
 800f05a:	7153      	strb	r3, [r2, #5]
   coesdo->coeheader.numberservice = htoes(sdoservice << 12);
 800f05c:	78fb      	ldrb	r3, [r7, #3]
 800f05e:	b29b      	uxth	r3, r3
 800f060:	031b      	lsls	r3, r3, #12
 800f062:	b29a      	uxth	r2, r3
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	80da      	strh	r2, [r3, #6]
   coesdo->command = command;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	78ba      	ldrb	r2, [r7, #2]
 800f06c:	721a      	strb	r2, [r3, #8]
   coesdo->index = htoes(index);
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	883a      	ldrh	r2, [r7, #0]
 800f072:	f8a3 2009 	strh.w	r2, [r3, #9]
   coesdo->subindex = subindex;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	7c3a      	ldrb	r2, [r7, #16]
 800f07a:	72da      	strb	r2, [r3, #11]
}
 800f07c:	bf00      	nop
 800f07e:	370c      	adds	r7, #12
 800f080:	46bd      	mov	sp, r7
 800f082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f086:	4770      	bx	lr

0800f088 <SDO_upload_complete_access>:
 *  sending the content requested in a free Mailbox buffer. Depending of
 *  size of data expedited, normal or segmented transfer is used.
 *  On error an SDO Abort will be sent.
 */
static void SDO_upload_complete_access (void)
{
 800f088:	b590      	push	{r4, r7, lr}
 800f08a:	b08d      	sub	sp, #52	@ 0x34
 800f08c:	af02      	add	r7, sp, #8
   _COEsdo *coesdo = (_COEsdo *) &MBX[0];
 800f08e:	4b86      	ldr	r3, [pc, #536]	@ (800f2a8 <SDO_upload_complete_access+0x220>)
 800f090:	627b      	str	r3, [r7, #36]	@ 0x24
   uint16_t index;
   uint8_t subindex;
   int32_t nidx;
   int16_t nsub;
   uint32_t abortcode = complete_access_get_variables
 800f092:	f107 0008 	add.w	r0, r7, #8
 800f096:	f107 020d 	add.w	r2, r7, #13
 800f09a:	f107 010e 	add.w	r1, r7, #14
 800f09e:	1dbb      	adds	r3, r7, #6
 800f0a0:	9300      	str	r3, [sp, #0]
 800f0a2:	4603      	mov	r3, r0
 800f0a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f0a6:	f7ff fe11 	bl	800eccc <complete_access_get_variables>
 800f0aa:	6238      	str	r0, [r7, #32]
                           (coesdo, &index, &subindex, &nidx, &nsub);
   if (abortcode != 0)
 800f0ac:	6a3b      	ldr	r3, [r7, #32]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d006      	beq.n	800f0c0 <SDO_upload_complete_access+0x38>
   {
      set_state_idle (0, index, subindex, abortcode);
 800f0b2:	89f9      	ldrh	r1, [r7, #14]
 800f0b4:	7b7a      	ldrb	r2, [r7, #13]
 800f0b6:	6a3b      	ldr	r3, [r7, #32]
 800f0b8:	2000      	movs	r0, #0
 800f0ba:	f7ff fbef 	bl	800e89c <set_state_idle>
      return;
 800f0be:	e0ef      	b.n	800f2a0 <SDO_upload_complete_access+0x218>
   }

   uint8_t MBXout = ESC_claimbuffer ();
 800f0c0:	f7fe fa34 	bl	800d52c <ESC_claimbuffer>
 800f0c4:	4603      	mov	r3, r0
 800f0c6:	77fb      	strb	r3, [r7, #31]
   if (MBXout == 0)
 800f0c8:	7ffb      	ldrb	r3, [r7, #31]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d106      	bne.n	800f0dc <SDO_upload_complete_access+0x54>
   {
      /* It is a bad idea to call SDO_abort when ESC_claimbuffer fails,
       * because SDO_abort will also call ESC_claimbuffer ...
       */
      set_state_idle (0, index, subindex, 0);
 800f0ce:	89f9      	ldrh	r1, [r7, #14]
 800f0d0:	7b7a      	ldrb	r2, [r7, #13]
 800f0d2:	2300      	movs	r3, #0
 800f0d4:	2000      	movs	r0, #0
 800f0d6:	f7ff fbe1 	bl	800e89c <set_state_idle>
      return;
 800f0da:	e0e1      	b.n	800f2a0 <SDO_upload_complete_access+0x218>
   }

   const _objd *objd = SDOobjects[nidx].objdesc;
 800f0dc:	68bb      	ldr	r3, [r7, #8]
 800f0de:	4a73      	ldr	r2, [pc, #460]	@ (800f2ac <SDO_upload_complete_access+0x224>)
 800f0e0:	011b      	lsls	r3, r3, #4
 800f0e2:	4413      	add	r3, r2
 800f0e4:	330c      	adds	r3, #12
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	61bb      	str	r3, [r7, #24]

   /* loop through the subindexes to get the total size */
   uint32_t size = complete_access_subindex_loop(objd, nidx, nsub, NULL, UPLOAD, 0);
 800f0ea:	68b9      	ldr	r1, [r7, #8]
 800f0ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	9301      	str	r3, [sp, #4]
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	9300      	str	r3, [sp, #0]
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	69b8      	ldr	r0, [r7, #24]
 800f0fc:	f7ff fe2a 	bl	800ed54 <complete_access_subindex_loop>
 800f100:	4603      	mov	r3, r0
 800f102:	603b      	str	r3, [r7, #0]

   /* expedited bits used calculation */
   uint8_t dss = (size > 24) ? 0 : (uint8_t)(4U * (3U - ((size - 1U) >> 3)));
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	2b18      	cmp	r3, #24
 800f108:	d808      	bhi.n	800f11c <SDO_upload_complete_access+0x94>
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	3b01      	subs	r3, #1
 800f10e:	08db      	lsrs	r3, r3, #3
 800f110:	f1c3 0303 	rsb	r3, r3, #3
 800f114:	b2db      	uxtb	r3, r3
 800f116:	009b      	lsls	r3, r3, #2
 800f118:	b2db      	uxtb	r3, r3
 800f11a:	e000      	b.n	800f11e <SDO_upload_complete_access+0x96>
 800f11c:	2300      	movs	r3, #0
 800f11e:	75fb      	strb	r3, [r7, #23]

   /* convert bits to bytes */
   size = BITS2BYTES(size);
 800f120:	683b      	ldr	r3, [r7, #0]
 800f122:	3307      	adds	r3, #7
 800f124:	08db      	lsrs	r3, r3, #3
 800f126:	603b      	str	r3, [r7, #0]

   if (size > 0xffff)
 800f128:	683b      	ldr	r3, [r7, #0]
 800f12a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f12e:	d306      	bcc.n	800f13e <SDO_upload_complete_access+0xb6>
   {
      /* 'size' is in this case actually an abort code */
      set_state_idle (MBXout, index, subindex, size);
 800f130:	89f9      	ldrh	r1, [r7, #14]
 800f132:	7b7a      	ldrb	r2, [r7, #13]
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	7ff8      	ldrb	r0, [r7, #31]
 800f138:	f7ff fbb0 	bl	800e89c <set_state_idle>
      return;
 800f13c:	e0b0      	b.n	800f2a0 <SDO_upload_complete_access+0x218>
   }

   /* check that upload data fits in the preallocated buffer */
   if ((size + PREALLOC_FACTOR * COE_HEADERSIZE) > PREALLOC_BUFFER_SIZE)
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	331e      	adds	r3, #30
 800f142:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f146:	d906      	bls.n	800f156 <SDO_upload_complete_access+0xce>
   {
      set_state_idle (MBXout, index, subindex, ABORT_CA_NOT_SUPPORTED);
 800f148:	89f9      	ldrh	r1, [r7, #14]
 800f14a:	7b7a      	ldrb	r2, [r7, #13]
 800f14c:	7ff8      	ldrb	r0, [r7, #31]
 800f14e:	4b58      	ldr	r3, [pc, #352]	@ (800f2b0 <SDO_upload_complete_access+0x228>)
 800f150:	f7ff fba4 	bl	800e89c <set_state_idle>
      return;
 800f154:	e0a4      	b.n	800f2a0 <SDO_upload_complete_access+0x218>
   }
   abortcode = ESC_upload_pre_objecthandler(index, subindex,
 800f156:	89f8      	ldrh	r0, [r7, #14]
 800f158:	7b79      	ldrb	r1, [r7, #13]
         objd->data, (size_t *)&size, objd->flags | COMPLETE_ACCESS_FLAG);
 800f15a:	69bb      	ldr	r3, [r7, #24]
 800f15c:	691c      	ldr	r4, [r3, #16]
 800f15e:	69bb      	ldr	r3, [r7, #24]
 800f160:	88da      	ldrh	r2, [r3, #6]
   abortcode = ESC_upload_pre_objecthandler(index, subindex,
 800f162:	4b54      	ldr	r3, [pc, #336]	@ (800f2b4 <SDO_upload_complete_access+0x22c>)
 800f164:	4313      	orrs	r3, r2
 800f166:	b29b      	uxth	r3, r3
 800f168:	463a      	mov	r2, r7
 800f16a:	9300      	str	r3, [sp, #0]
 800f16c:	4613      	mov	r3, r2
 800f16e:	4622      	mov	r2, r4
 800f170:	f7fd fcb8 	bl	800cae4 <ESC_upload_pre_objecthandler>
 800f174:	6238      	str	r0, [r7, #32]
   if (abortcode != 0)
 800f176:	6a3b      	ldr	r3, [r7, #32]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d006      	beq.n	800f18a <SDO_upload_complete_access+0x102>
   {
      set_state_idle (MBXout, index, subindex, abortcode);
 800f17c:	89f9      	ldrh	r1, [r7, #14]
 800f17e:	7b7a      	ldrb	r2, [r7, #13]
 800f180:	7ff8      	ldrb	r0, [r7, #31]
 800f182:	6a3b      	ldr	r3, [r7, #32]
 800f184:	f7ff fb8a 	bl	800e89c <set_state_idle>
      return;
 800f188:	e08a      	b.n	800f2a0 <SDO_upload_complete_access+0x218>
   }

   /* copy subindex data into the preallocated buffer */
   complete_access_subindex_loop(objd, nidx, nsub, ESCvar.mbxdata, UPLOAD, 0);
 800f18a:	68b9      	ldr	r1, [r7, #8]
 800f18c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f190:	2300      	movs	r3, #0
 800f192:	9301      	str	r3, [sp, #4]
 800f194:	2300      	movs	r3, #0
 800f196:	9300      	str	r3, [sp, #0]
 800f198:	4b47      	ldr	r3, [pc, #284]	@ (800f2b8 <SDO_upload_complete_access+0x230>)
 800f19a:	69b8      	ldr	r0, [r7, #24]
 800f19c:	f7ff fdda 	bl	800ed54 <complete_access_subindex_loop>

   _COEsdo *coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800f1a0:	7ffb      	ldrb	r3, [r7, #31]
 800f1a2:	4a46      	ldr	r2, [pc, #280]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f1a4:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800f1a6:	fb02 f303 	mul.w	r3, r2, r3
 800f1aa:	4a3f      	ldr	r2, [pc, #252]	@ (800f2a8 <SDO_upload_complete_access+0x220>)
 800f1ac:	4413      	add	r3, r2
 800f1ae:	613b      	str	r3, [r7, #16]
   init_coesdo(coeres, COE_SDORESPONSE,
 800f1b0:	89fa      	ldrh	r2, [r7, #14]
 800f1b2:	7b7b      	ldrb	r3, [r7, #13]
 800f1b4:	9300      	str	r3, [sp, #0]
 800f1b6:	4613      	mov	r3, r2
 800f1b8:	2251      	movs	r2, #81	@ 0x51
 800f1ba:	2103      	movs	r1, #3
 800f1bc:	6938      	ldr	r0, [r7, #16]
 800f1be:	f7ff ff37 	bl	800f030 <init_coesdo>
         COE_COMMAND_UPLOADRESPONSE | COE_COMPLETEACCESS | COE_SIZE_INDICATOR,
         index, subindex);

   ESCvar.segmented = 0;
 800f1c2:	4b3e      	ldr	r3, [pc, #248]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

   if (size <= 4)
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	2b04      	cmp	r3, #4
 800f1ce:	d811      	bhi.n	800f1f4 <SDO_upload_complete_access+0x16c>
   {
      /* expedited response, i.e. length <= 4 bytes */
      coeres->command |= (COE_EXPEDITED_INDICATOR | dss);
 800f1d0:	693b      	ldr	r3, [r7, #16]
 800f1d2:	7a1a      	ldrb	r2, [r3, #8]
 800f1d4:	7dfb      	ldrb	r3, [r7, #23]
 800f1d6:	4313      	orrs	r3, r2
 800f1d8:	b2db      	uxtb	r3, r3
 800f1da:	f043 0302 	orr.w	r3, r3, #2
 800f1de:	b2da      	uxtb	r2, r3
 800f1e0:	693b      	ldr	r3, [r7, #16]
 800f1e2:	721a      	strb	r2, [r3, #8]
      memcpy(&(coeres->size), ESCvar.mbxdata, size);
 800f1e4:	693b      	ldr	r3, [r7, #16]
 800f1e6:	330c      	adds	r3, #12
 800f1e8:	683a      	ldr	r2, [r7, #0]
 800f1ea:	4933      	ldr	r1, [pc, #204]	@ (800f2b8 <SDO_upload_complete_access+0x230>)
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f002 f8da 	bl	80113a6 <memcpy>
 800f1f2:	e031      	b.n	800f258 <SDO_upload_complete_access+0x1d0>
   }
   else
   {
      /* normal response, i.e. length > 4 bytes */
      coeres->size = htoel (size);
 800f1f4:	683a      	ldr	r2, [r7, #0]
 800f1f6:	693b      	ldr	r3, [r7, #16]
 800f1f8:	60da      	str	r2, [r3, #12]

      if ((size + COE_HEADERSIZE) > ESC_MBXDSIZE)
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	f103 020a 	add.w	r2, r3, #10
 800f200:	4b2e      	ldr	r3, [pc, #184]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f204:	3b06      	subs	r3, #6
 800f206:	429a      	cmp	r2, r3
 800f208:	d918      	bls.n	800f23c <SDO_upload_complete_access+0x1b4>
      {
         /* segmented transfer needed */
         /* set total size in bytes */
         ESCvar.frags = size;
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	4a2b      	ldr	r2, [pc, #172]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f20e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
         /* limit to mailbox size */
         size = ESC_MBXDSIZE - COE_HEADERSIZE;
 800f212:	4b2a      	ldr	r3, [pc, #168]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f216:	3b10      	subs	r3, #16
 800f218:	603b      	str	r3, [r7, #0]
         /* number of bytes done */
         ESCvar.fragsleft = size;
 800f21a:	683b      	ldr	r3, [r7, #0]
 800f21c:	4a27      	ldr	r2, [pc, #156]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f21e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
         /* signal segmented transfer */
         ESCvar.segmented = MBXSEU;
 800f222:	4b26      	ldr	r3, [pc, #152]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f224:	2240      	movs	r2, #64	@ 0x40
 800f226:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
         ESCvar.data = ESCvar.mbxdata;
 800f22a:	4b24      	ldr	r3, [pc, #144]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f22c:	4a22      	ldr	r2, [pc, #136]	@ (800f2b8 <SDO_upload_complete_access+0x230>)
 800f22e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
         ESCvar.flags = COMPLETE_ACCESS_FLAG;
 800f232:	4b22      	ldr	r3, [pc, #136]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f234:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800f238:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      }

      coeres->mbxheader.length = htoes (COE_HEADERSIZE + size);
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	b29b      	uxth	r3, r3
 800f240:	330a      	adds	r3, #10
 800f242:	b29a      	uxth	r2, r3
 800f244:	693b      	ldr	r3, [r7, #16]
 800f246:	801a      	strh	r2, [r3, #0]
      memcpy((&(coeres->size)) + 1, ESCvar.mbxdata, size);
 800f248:	693b      	ldr	r3, [r7, #16]
 800f24a:	330c      	adds	r3, #12
 800f24c:	3304      	adds	r3, #4
 800f24e:	683a      	ldr	r2, [r7, #0]
 800f250:	4919      	ldr	r1, [pc, #100]	@ (800f2b8 <SDO_upload_complete_access+0x230>)
 800f252:	4618      	mov	r0, r3
 800f254:	f002 f8a7 	bl	80113a6 <memcpy>
   }

   if (ESCvar.segmented == 0)
 800f258:	4b18      	ldr	r3, [pc, #96]	@ (800f2bc <SDO_upload_complete_access+0x234>)
 800f25a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d114      	bne.n	800f28c <SDO_upload_complete_access+0x204>
   {
      abortcode = ESC_upload_post_objecthandler (index, subindex,
 800f262:	89f8      	ldrh	r0, [r7, #14]
 800f264:	7b79      	ldrb	r1, [r7, #13]
            objd->flags | COMPLETE_ACCESS_FLAG);
 800f266:	69bb      	ldr	r3, [r7, #24]
 800f268:	88da      	ldrh	r2, [r3, #6]
      abortcode = ESC_upload_post_objecthandler (index, subindex,
 800f26a:	4b12      	ldr	r3, [pc, #72]	@ (800f2b4 <SDO_upload_complete_access+0x22c>)
 800f26c:	4313      	orrs	r3, r2
 800f26e:	b29b      	uxth	r3, r3
 800f270:	461a      	mov	r2, r3
 800f272:	f7fd fc57 	bl	800cb24 <ESC_upload_post_objecthandler>
 800f276:	6238      	str	r0, [r7, #32]

      if (abortcode != 0)
 800f278:	6a3b      	ldr	r3, [r7, #32]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d006      	beq.n	800f28c <SDO_upload_complete_access+0x204>
      {
         set_state_idle (MBXout, index, subindex, abortcode);
 800f27e:	89f9      	ldrh	r1, [r7, #14]
 800f280:	7b7a      	ldrb	r2, [r7, #13]
 800f282:	7ff8      	ldrb	r0, [r7, #31]
 800f284:	6a3b      	ldr	r3, [r7, #32]
 800f286:	f7ff fb09 	bl	800e89c <set_state_idle>
         return;
 800f28a:	e009      	b.n	800f2a0 <SDO_upload_complete_access+0x218>
      }
   }

   MBXcontrol[MBXout].state = MBXstate_outreq;
 800f28c:	7ffb      	ldrb	r3, [r7, #31]
 800f28e:	4a0c      	ldr	r2, [pc, #48]	@ (800f2c0 <SDO_upload_complete_access+0x238>)
 800f290:	2103      	movs	r1, #3
 800f292:	54d1      	strb	r1, [r2, r3]

   set_state_idle (MBXout, index, subindex, 0);
 800f294:	89f9      	ldrh	r1, [r7, #14]
 800f296:	7b7a      	ldrb	r2, [r7, #13]
 800f298:	7ff8      	ldrb	r0, [r7, #31]
 800f29a:	2300      	movs	r3, #0
 800f29c:	f7ff fafe 	bl	800e89c <set_state_idle>
}
 800f2a0:	372c      	adds	r7, #44	@ 0x2c
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	bd90      	pop	{r4, r7, pc}
 800f2a6:	bf00      	nop
 800f2a8:	24000508 	.word	0x24000508
 800f2ac:	080128d4 	.word	0x080128d4
 800f2b0:	06010004 	.word	0x06010004
 800f2b4:	ffff8000 	.word	0xffff8000
 800f2b8:	24000cce 	.word	0x24000cce
 800f2bc:	24000be4 	.word	0x24000be4
 800f2c0:	24000b08 	.word	0x24000b08

0800f2c4 <SDO_uploadsegment>:

/** Function for handling the following SDO Upload if previous SDOUpload
 * response was flagged it needed to be segmented.
 */
static void SDO_uploadsegment (void)
{
 800f2c4:	b580      	push	{r7, lr}
 800f2c6:	b08a      	sub	sp, #40	@ 0x28
 800f2c8:	af02      	add	r7, sp, #8
   _COEsdo *coesdo, *coeres;
   uint8_t MBXout;
   uint32_t size, offset, abort;
   coesdo = (_COEsdo *) &MBX[0];
 800f2ca:	4b58      	ldr	r3, [pc, #352]	@ (800f42c <SDO_uploadsegment+0x168>)
 800f2cc:	61bb      	str	r3, [r7, #24]
   MBXout = ESC_claimbuffer ();
 800f2ce:	f7fe f92d 	bl	800d52c <ESC_claimbuffer>
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	75fb      	strb	r3, [r7, #23]
   if (MBXout)
 800f2d6:	7dfb      	ldrb	r3, [r7, #23]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	f000 809d 	beq.w	800f418 <SDO_uploadsegment+0x154>
   {
      coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800f2de:	7dfb      	ldrb	r3, [r7, #23]
 800f2e0:	4a53      	ldr	r2, [pc, #332]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f2e2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800f2e4:	fb02 f303 	mul.w	r3, r2, r3
 800f2e8:	4a50      	ldr	r2, [pc, #320]	@ (800f42c <SDO_uploadsegment+0x168>)
 800f2ea:	4413      	add	r3, r2
 800f2ec:	613b      	str	r3, [r7, #16]
      offset = ESCvar.fragsleft;
 800f2ee:	4b50      	ldr	r3, [pc, #320]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f2f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f2f4:	60fb      	str	r3, [r7, #12]
      size = ESCvar.frags - ESCvar.fragsleft;
 800f2f6:	4b4e      	ldr	r3, [pc, #312]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f2f8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800f2fc:	4b4c      	ldr	r3, [pc, #304]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f2fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f302:	1ad3      	subs	r3, r2, r3
 800f304:	61fb      	str	r3, [r7, #28]
      uint8_t command = COE_COMMAND_UPLOADSEGMENT |
            (coesdo->command & COE_TOGGLEBIT);  /* copy toggle bit */
 800f306:	69bb      	ldr	r3, [r7, #24]
 800f308:	7a1b      	ldrb	r3, [r3, #8]
      uint8_t command = COE_COMMAND_UPLOADSEGMENT |
 800f30a:	f003 0310 	and.w	r3, r3, #16
 800f30e:	72fb      	strb	r3, [r7, #11]
      init_coesdo(coeres, COE_SDORESPONSE, command,
 800f310:	69bb      	ldr	r3, [r7, #24]
 800f312:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800f316:	b299      	uxth	r1, r3
 800f318:	69bb      	ldr	r3, [r7, #24]
 800f31a:	7adb      	ldrb	r3, [r3, #11]
 800f31c:	7afa      	ldrb	r2, [r7, #11]
 800f31e:	9300      	str	r3, [sp, #0]
 800f320:	460b      	mov	r3, r1
 800f322:	2103      	movs	r1, #3
 800f324:	6938      	ldr	r0, [r7, #16]
 800f326:	f7ff fe83 	bl	800f030 <init_coesdo>
            coesdo->index, coesdo->subindex);
      if ((size + COE_SEGMENTHEADERSIZE) > ESC_MBXDSIZE)
 800f32a:	69fb      	ldr	r3, [r7, #28]
 800f32c:	1cda      	adds	r2, r3, #3
 800f32e:	4b40      	ldr	r3, [pc, #256]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f330:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f332:	3b06      	subs	r3, #6
 800f334:	429a      	cmp	r2, r3
 800f336:	d912      	bls.n	800f35e <SDO_uploadsegment+0x9a>
      {
         /* more segmented transfer needed */
         /* limit to mailbox size */
         size = ESC_MBXDSIZE - COE_SEGMENTHEADERSIZE;
 800f338:	4b3d      	ldr	r3, [pc, #244]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f33a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f33c:	3b09      	subs	r3, #9
 800f33e:	61fb      	str	r3, [r7, #28]
         /* number of bytes done */
         ESCvar.fragsleft += size;
 800f340:	4b3b      	ldr	r3, [pc, #236]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f342:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800f346:	69fb      	ldr	r3, [r7, #28]
 800f348:	4413      	add	r3, r2
 800f34a:	4a39      	ldr	r2, [pc, #228]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f34c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
         coeres->mbxheader.length = htoes (COE_SEGMENTHEADERSIZE + size);
 800f350:	69fb      	ldr	r3, [r7, #28]
 800f352:	b29b      	uxth	r3, r3
 800f354:	3303      	adds	r3, #3
 800f356:	b29a      	uxth	r2, r3
 800f358:	693b      	ldr	r3, [r7, #16]
 800f35a:	801a      	strh	r2, [r3, #0]
 800f35c:	e02c      	b.n	800f3b8 <SDO_uploadsegment+0xf4>
      }
      else
      {
         /* last segment */
         ESCvar.segmented = 0;
 800f35e:	4b34      	ldr	r3, [pc, #208]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f360:	2200      	movs	r2, #0
 800f362:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
         ESCvar.frags = 0;
 800f366:	4b32      	ldr	r3, [pc, #200]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f368:	2200      	movs	r2, #0
 800f36a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
         ESCvar.fragsleft = 0;
 800f36e:	4b30      	ldr	r3, [pc, #192]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f370:	2200      	movs	r2, #0
 800f372:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
         coeres->command |= COE_COMMAND_LASTSEGMENTBIT;
 800f376:	693b      	ldr	r3, [r7, #16]
 800f378:	7a1b      	ldrb	r3, [r3, #8]
 800f37a:	f043 0301 	orr.w	r3, r3, #1
 800f37e:	b2da      	uxtb	r2, r3
 800f380:	693b      	ldr	r3, [r7, #16]
 800f382:	721a      	strb	r2, [r3, #8]
         if (size >= 7)
 800f384:	69fb      	ldr	r3, [r7, #28]
 800f386:	2b06      	cmp	r3, #6
 800f388:	d906      	bls.n	800f398 <SDO_uploadsegment+0xd4>
         {
            coeres->mbxheader.length = htoes (COE_SEGMENTHEADERSIZE + size);
 800f38a:	69fb      	ldr	r3, [r7, #28]
 800f38c:	b29b      	uxth	r3, r3
 800f38e:	3303      	adds	r3, #3
 800f390:	b29a      	uxth	r2, r3
 800f392:	693b      	ldr	r3, [r7, #16]
 800f394:	801a      	strh	r2, [r3, #0]
 800f396:	e00f      	b.n	800f3b8 <SDO_uploadsegment+0xf4>
         }
         else
         {
            coeres->command |= (uint8_t)((7U - size) << 1);
 800f398:	693b      	ldr	r3, [r7, #16]
 800f39a:	7a1a      	ldrb	r2, [r3, #8]
 800f39c:	69fb      	ldr	r3, [r7, #28]
 800f39e:	b2db      	uxtb	r3, r3
 800f3a0:	f1c3 0307 	rsb	r3, r3, #7
 800f3a4:	b2db      	uxtb	r3, r3
 800f3a6:	005b      	lsls	r3, r3, #1
 800f3a8:	b2db      	uxtb	r3, r3
 800f3aa:	4313      	orrs	r3, r2
 800f3ac:	b2da      	uxtb	r2, r3
 800f3ae:	693b      	ldr	r3, [r7, #16]
 800f3b0:	721a      	strb	r2, [r3, #8]
            coeres->mbxheader.length = htoes (COE_DEFAULTLENGTH);
 800f3b2:	693b      	ldr	r3, [r7, #16]
 800f3b4:	220a      	movs	r2, #10
 800f3b6:	801a      	strh	r2, [r3, #0]
         }
      }
      copy2mbx ((uint8_t *) ESCvar.data + offset, (&(coeres->command)) + 1,
 800f3b8:	4b1d      	ldr	r3, [pc, #116]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f3ba:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	18d0      	adds	r0, r2, r3
 800f3c2:	693b      	ldr	r3, [r7, #16]
 800f3c4:	3308      	adds	r3, #8
 800f3c6:	3301      	adds	r3, #1
 800f3c8:	69fa      	ldr	r2, [r7, #28]
 800f3ca:	4619      	mov	r1, r3
 800f3cc:	f7ff fa0e 	bl	800e7ec <copy2mbx>
            size);        /* copy to mailbox */

      if (ESCvar.segmented == 0)
 800f3d0:	4b17      	ldr	r3, [pc, #92]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f3d2:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d11a      	bne.n	800f410 <SDO_uploadsegment+0x14c>
      {
         abort = ESC_upload_post_objecthandler (etohs (coesdo->index),
 800f3da:	69bb      	ldr	r3, [r7, #24]
 800f3dc:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800f3e0:	b298      	uxth	r0, r3
 800f3e2:	69bb      	ldr	r3, [r7, #24]
 800f3e4:	7adb      	ldrb	r3, [r3, #11]
 800f3e6:	4a12      	ldr	r2, [pc, #72]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f3e8:	f8b2 20a8 	ldrh.w	r2, [r2, #168]	@ 0xa8
 800f3ec:	4619      	mov	r1, r3
 800f3ee:	f7fd fb99 	bl	800cb24 <ESC_upload_post_objecthandler>
 800f3f2:	6078      	str	r0, [r7, #4]
               coesdo->subindex, ESCvar.flags);
         if (abort != 0)
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d00a      	beq.n	800f410 <SDO_uploadsegment+0x14c>
         {
            set_state_idle (MBXout, etohs (coesdo->index), coesdo->subindex, abort);
 800f3fa:	69bb      	ldr	r3, [r7, #24]
 800f3fc:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800f400:	b299      	uxth	r1, r3
 800f402:	69bb      	ldr	r3, [r7, #24]
 800f404:	7ada      	ldrb	r2, [r3, #11]
 800f406:	7df8      	ldrb	r0, [r7, #23]
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f7ff fa47 	bl	800e89c <set_state_idle>
            return;
 800f40e:	e00a      	b.n	800f426 <SDO_uploadsegment+0x162>
         }
      }

      MBXcontrol[MBXout].state = MBXstate_outreq;
 800f410:	7dfb      	ldrb	r3, [r7, #23]
 800f412:	4a08      	ldr	r2, [pc, #32]	@ (800f434 <SDO_uploadsegment+0x170>)
 800f414:	2103      	movs	r1, #3
 800f416:	54d1      	strb	r1, [r2, r3]
   }
   MBXcontrol[0].state = MBXstate_idle;
 800f418:	4b06      	ldr	r3, [pc, #24]	@ (800f434 <SDO_uploadsegment+0x170>)
 800f41a:	2200      	movs	r2, #0
 800f41c:	701a      	strb	r2, [r3, #0]
   ESCvar.xoe = 0;
 800f41e:	4b04      	ldr	r3, [pc, #16]	@ (800f430 <SDO_uploadsegment+0x16c>)
 800f420:	2200      	movs	r2, #0
 800f422:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
}
 800f426:	3720      	adds	r7, #32
 800f428:	46bd      	mov	sp, r7
 800f42a:	bd80      	pop	{r7, pc}
 800f42c:	24000508 	.word	0x24000508
 800f430:	24000be4 	.word	0x24000be4
 800f434:	24000b08 	.word	0x24000b08

0800f438 <SDO_download>:

/** Function for handling incoming requested SDO Download, validating the
 * request and sending an response. On error an SDO Abort will be sent.
 */
static void SDO_download (void)
{
 800f438:	b580      	push	{r7, lr}
 800f43a:	b090      	sub	sp, #64	@ 0x40
 800f43c:	af02      	add	r7, sp, #8
   uint32_t size, actsize;
   const _objd *objd;
   uint32_t *mbxdata;
   uint32_t abort;

   coesdo = (_COEsdo *) &MBX[0];
 800f43e:	4b89      	ldr	r3, [pc, #548]	@ (800f664 <SDO_download+0x22c>)
 800f440:	62fb      	str	r3, [r7, #44]	@ 0x2c
   index = etohs (coesdo->index);
 800f442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f444:	689b      	ldr	r3, [r3, #8]
 800f446:	f3c3 230f 	ubfx	r3, r3, #8, #16
 800f44a:	857b      	strh	r3, [r7, #42]	@ 0x2a
   subindex = coesdo->subindex;
 800f44c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f44e:	7adb      	ldrb	r3, [r3, #11]
 800f450:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
   nidx = SDO_findobject (index);
 800f454:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f456:	4618      	mov	r0, r3
 800f458:	f7ff f84c 	bl	800e4f4 <SDO_findobject>
 800f45c:	6278      	str	r0, [r7, #36]	@ 0x24
   if (nidx >= 0)
 800f45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f460:	2b00      	cmp	r3, #0
 800f462:	f2c0 818c 	blt.w	800f77e <SDO_download+0x346>
   {
      nsub = SDO_findsubindex (nidx, subindex);
 800f466:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f46a:	4619      	mov	r1, r3
 800f46c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f46e:	f7fe ffe3 	bl	800e438 <SDO_findsubindex>
 800f472:	4603      	mov	r3, r0
 800f474:	847b      	strh	r3, [r7, #34]	@ 0x22
      if (nsub >= 0)
 800f476:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	f2c0 8177 	blt.w	800f76e <SDO_download+0x336>
      {
         objd = SDOobjects[nidx].objdesc;
 800f480:	4a79      	ldr	r2, [pc, #484]	@ (800f668 <SDO_download+0x230>)
 800f482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f484:	011b      	lsls	r3, r3, #4
 800f486:	4413      	add	r3, r2
 800f488:	330c      	adds	r3, #12
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	61fb      	str	r3, [r7, #28]
         uint8_t access = (objd + nsub)->flags & 0x3f;
 800f48e:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f492:	4613      	mov	r3, r2
 800f494:	009b      	lsls	r3, r3, #2
 800f496:	4413      	add	r3, r2
 800f498:	009b      	lsls	r3, r3, #2
 800f49a:	461a      	mov	r2, r3
 800f49c:	69fb      	ldr	r3, [r7, #28]
 800f49e:	4413      	add	r3, r2
 800f4a0:	88db      	ldrh	r3, [r3, #6]
 800f4a2:	b2db      	uxtb	r3, r3
 800f4a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f4a8:	76fb      	strb	r3, [r7, #27]
         uint8_t state = ESCvar.ALstatus & 0x0f;
 800f4aa:	4b70      	ldr	r3, [pc, #448]	@ (800f66c <SDO_download+0x234>)
 800f4ac:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800f4b0:	b2db      	uxtb	r3, r3
 800f4b2:	f003 030f 	and.w	r3, r3, #15
 800f4b6:	76bb      	strb	r3, [r7, #26]
         if (WRITE_ACCESS(access, state))
 800f4b8:	7efb      	ldrb	r3, [r7, #27]
 800f4ba:	f003 0308 	and.w	r3, r3, #8
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d002      	beq.n	800f4c8 <SDO_download+0x90>
 800f4c2:	7ebb      	ldrb	r3, [r7, #26]
 800f4c4:	2b02      	cmp	r3, #2
 800f4c6:	d011      	beq.n	800f4ec <SDO_download+0xb4>
 800f4c8:	7efb      	ldrb	r3, [r7, #27]
 800f4ca:	f003 0310 	and.w	r3, r3, #16
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d002      	beq.n	800f4d8 <SDO_download+0xa0>
 800f4d2:	7ebb      	ldrb	r3, [r7, #26]
 800f4d4:	2b04      	cmp	r3, #4
 800f4d6:	d009      	beq.n	800f4ec <SDO_download+0xb4>
 800f4d8:	7efb      	ldrb	r3, [r7, #27]
 800f4da:	f003 0320 	and.w	r3, r3, #32
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	f000 8132 	beq.w	800f748 <SDO_download+0x310>
 800f4e4:	7ebb      	ldrb	r3, [r7, #26]
 800f4e6:	2b08      	cmp	r3, #8
 800f4e8:	f040 812e 	bne.w	800f748 <SDO_download+0x310>
         {
            /* expedited? */
            if (coesdo->command & COE_EXPEDITED_INDICATOR)
 800f4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ee:	7a1b      	ldrb	r3, [r3, #8]
 800f4f0:	f003 0302 	and.w	r3, r3, #2
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d00b      	beq.n	800f510 <SDO_download+0xd8>
            {
               size = 4U - ((coesdo->command & 0x0CU) >> 2);
 800f4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4fa:	7a1b      	ldrb	r3, [r3, #8]
 800f4fc:	089b      	lsrs	r3, r3, #2
 800f4fe:	f003 0303 	and.w	r3, r3, #3
 800f502:	f1c3 0304 	rsb	r3, r3, #4
 800f506:	637b      	str	r3, [r7, #52]	@ 0x34
               mbxdata = &(coesdo->size);
 800f508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f50a:	330c      	adds	r3, #12
 800f50c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f50e:	e007      	b.n	800f520 <SDO_download+0xe8>
            }
            else
            {
               /* normal download */
               size = (etohl (coesdo->size) & 0xffff);
 800f510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f512:	68db      	ldr	r3, [r3, #12]
 800f514:	b29b      	uxth	r3, r3
 800f516:	637b      	str	r3, [r7, #52]	@ 0x34
               mbxdata = (&(coesdo->size)) + 1;
 800f518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f51a:	330c      	adds	r3, #12
 800f51c:	3304      	adds	r3, #4
 800f51e:	633b      	str	r3, [r7, #48]	@ 0x30
            }
            actsize = BITS2BYTES((objd + nsub)->bitlength);
 800f520:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f524:	4613      	mov	r3, r2
 800f526:	009b      	lsls	r3, r3, #2
 800f528:	4413      	add	r3, r2
 800f52a:	009b      	lsls	r3, r3, #2
 800f52c:	461a      	mov	r2, r3
 800f52e:	69fb      	ldr	r3, [r7, #28]
 800f530:	4413      	add	r3, r2
 800f532:	889b      	ldrh	r3, [r3, #4]
 800f534:	3307      	adds	r3, #7
 800f536:	08db      	lsrs	r3, r3, #3
 800f538:	617b      	str	r3, [r7, #20]
            if (actsize != size)
 800f53a:	697a      	ldr	r2, [r7, #20]
 800f53c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f53e:	429a      	cmp	r2, r3
 800f540:	d042      	beq.n	800f5c8 <SDO_download+0x190>
            {
               /* entries with data types VISIBLE_STRING, OCTET_STRING,
                * UNICODE_STRING, ARRAY_OF_INT, ARRAY_OF_SINT,
                * ARRAY_OF_DINT, and ARRAY_OF_UDINT may have flexible length
                */
               uint16_t type = (objd + nsub)->datatype;
 800f542:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f546:	4613      	mov	r3, r2
 800f548:	009b      	lsls	r3, r3, #2
 800f54a:	4413      	add	r3, r2
 800f54c:	009b      	lsls	r3, r3, #2
 800f54e:	461a      	mov	r2, r3
 800f550:	69fb      	ldr	r3, [r7, #28]
 800f552:	4413      	add	r3, r2
 800f554:	885b      	ldrh	r3, [r3, #2]
 800f556:	827b      	strh	r3, [r7, #18]
               if (type == DTYPE_VISIBLE_STRING)
 800f558:	8a7b      	ldrh	r3, [r7, #18]
 800f55a:	2b09      	cmp	r3, #9
 800f55c:	d113      	bne.n	800f586 <SDO_download+0x14e>
               {
                  /* pad with zeroes up to the maximum size of the entry */
                  memset((objd + nsub)->data + size, 0, actsize - size);
 800f55e:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f562:	4613      	mov	r3, r2
 800f564:	009b      	lsls	r3, r3, #2
 800f566:	4413      	add	r3, r2
 800f568:	009b      	lsls	r3, r3, #2
 800f56a:	461a      	mov	r2, r3
 800f56c:	69fb      	ldr	r3, [r7, #28]
 800f56e:	4413      	add	r3, r2
 800f570:	691a      	ldr	r2, [r3, #16]
 800f572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f574:	18d0      	adds	r0, r2, r3
 800f576:	697a      	ldr	r2, [r7, #20]
 800f578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f57a:	1ad3      	subs	r3, r2, r3
 800f57c:	461a      	mov	r2, r3
 800f57e:	2100      	movs	r1, #0
 800f580:	f001 fe95 	bl	80112ae <memset>
 800f584:	e020      	b.n	800f5c8 <SDO_download+0x190>
               }
               else if ((type != DTYPE_OCTET_STRING) &&
 800f586:	8a7b      	ldrh	r3, [r7, #18]
 800f588:	2b0a      	cmp	r3, #10
 800f58a:	d01d      	beq.n	800f5c8 <SDO_download+0x190>
 800f58c:	8a7b      	ldrh	r3, [r7, #18]
 800f58e:	2b0b      	cmp	r3, #11
 800f590:	d01a      	beq.n	800f5c8 <SDO_download+0x190>
                        (type != DTYPE_UNICODE_STRING) &&
 800f592:	8a7b      	ldrh	r3, [r7, #18]
 800f594:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800f598:	d016      	beq.n	800f5c8 <SDO_download+0x190>
                        (type != DTYPE_ARRAY_OF_INT) &&
 800f59a:	8a7b      	ldrh	r3, [r7, #18]
 800f59c:	f240 2261 	movw	r2, #609	@ 0x261
 800f5a0:	4293      	cmp	r3, r2
 800f5a2:	d011      	beq.n	800f5c8 <SDO_download+0x190>
                        (type != DTYPE_ARRAY_OF_SINT) &&
 800f5a4:	8a7b      	ldrh	r3, [r7, #18]
 800f5a6:	f240 2262 	movw	r2, #610	@ 0x262
 800f5aa:	4293      	cmp	r3, r2
 800f5ac:	d00c      	beq.n	800f5c8 <SDO_download+0x190>
                        (type != DTYPE_ARRAY_OF_DINT) &&
 800f5ae:	8a7b      	ldrh	r3, [r7, #18]
 800f5b0:	f240 2263 	movw	r2, #611	@ 0x263
 800f5b4:	4293      	cmp	r3, r2
 800f5b6:	d007      	beq.n	800f5c8 <SDO_download+0x190>
                        (type != DTYPE_ARRAY_OF_UDINT))
               {
                  set_state_idle (0, index, subindex, ABORT_TYPEMISMATCH);
 800f5b8:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800f5bc:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f5be:	4b2c      	ldr	r3, [pc, #176]	@ (800f670 <SDO_download+0x238>)
 800f5c0:	2000      	movs	r0, #0
 800f5c2:	f7ff f96b 	bl	800e89c <set_state_idle>
                  return;
 800f5c6:	e0ea      	b.n	800f79e <SDO_download+0x366>
            abort = ESC_download_pre_objecthandler (
                  index,
                  subindex,
                  mbxdata,
                  size,
                  (objd + nsub)->flags
 800f5c8:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f5cc:	4613      	mov	r3, r2
 800f5ce:	009b      	lsls	r3, r3, #2
 800f5d0:	4413      	add	r3, r2
 800f5d2:	009b      	lsls	r3, r3, #2
 800f5d4:	461a      	mov	r2, r3
 800f5d6:	69fb      	ldr	r3, [r7, #28]
 800f5d8:	4413      	add	r3, r2
 800f5da:	88db      	ldrh	r3, [r3, #6]
            abort = ESC_download_pre_objecthandler (
 800f5dc:	f897 1029 	ldrb.w	r1, [r7, #41]	@ 0x29
 800f5e0:	8d78      	ldrh	r0, [r7, #42]	@ 0x2a
 800f5e2:	9300      	str	r3, [sp, #0]
 800f5e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f5e8:	f7fd fa12 	bl	800ca10 <ESC_download_pre_objecthandler>
 800f5ec:	60f8      	str	r0, [r7, #12]
            );
            if (abort == 0)
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	f040 80a1 	bne.w	800f738 <SDO_download+0x300>
            {
               if ((size > 4) &&
 800f5f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5f8:	2b04      	cmp	r3, #4
 800f5fa:	d93b      	bls.n	800f674 <SDO_download+0x23c>
                     (size > (coesdo->mbxheader.length - COE_HEADERSIZE)))
 800f5fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5fe:	881b      	ldrh	r3, [r3, #0]
 800f600:	3b0a      	subs	r3, #10
               if ((size > 4) &&
 800f602:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f604:	429a      	cmp	r2, r3
 800f606:	d935      	bls.n	800f674 <SDO_download+0x23c>
               {
                  size = coesdo->mbxheader.length - COE_HEADERSIZE;
 800f608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f60a:	881b      	ldrh	r3, [r3, #0]
 800f60c:	3b0a      	subs	r3, #10
 800f60e:	637b      	str	r3, [r7, #52]	@ 0x34
                  /* signal segmented transfer */
                  ESCvar.segmented = MBXSED;
 800f610:	4b16      	ldr	r3, [pc, #88]	@ (800f66c <SDO_download+0x234>)
 800f612:	2250      	movs	r2, #80	@ 0x50
 800f614:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
                  ESCvar.data = (objd + nsub)->data + size;
 800f618:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f61c:	4613      	mov	r3, r2
 800f61e:	009b      	lsls	r3, r3, #2
 800f620:	4413      	add	r3, r2
 800f622:	009b      	lsls	r3, r3, #2
 800f624:	461a      	mov	r2, r3
 800f626:	69fb      	ldr	r3, [r7, #28]
 800f628:	4413      	add	r3, r2
 800f62a:	691a      	ldr	r2, [r3, #16]
 800f62c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f62e:	4413      	add	r3, r2
 800f630:	4a0e      	ldr	r2, [pc, #56]	@ (800f66c <SDO_download+0x234>)
 800f632:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
                  ESCvar.index = index;
 800f636:	4a0d      	ldr	r2, [pc, #52]	@ (800f66c <SDO_download+0x234>)
 800f638:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f63a:	f8a2 30a4 	strh.w	r3, [r2, #164]	@ 0xa4
                  ESCvar.subindex = subindex;
 800f63e:	4a0b      	ldr	r2, [pc, #44]	@ (800f66c <SDO_download+0x234>)
 800f640:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f644:	f882 30a6 	strb.w	r3, [r2, #166]	@ 0xa6
                  ESCvar.flags = (objd + nsub)->flags;
 800f648:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f64c:	4613      	mov	r3, r2
 800f64e:	009b      	lsls	r3, r3, #2
 800f650:	4413      	add	r3, r2
 800f652:	009b      	lsls	r3, r3, #2
 800f654:	461a      	mov	r2, r3
 800f656:	69fb      	ldr	r3, [r7, #28]
 800f658:	4413      	add	r3, r2
 800f65a:	88da      	ldrh	r2, [r3, #6]
 800f65c:	4b03      	ldr	r3, [pc, #12]	@ (800f66c <SDO_download+0x234>)
 800f65e:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
 800f662:	e00b      	b.n	800f67c <SDO_download+0x244>
 800f664:	24000508 	.word	0x24000508
 800f668:	080128d4 	.word	0x080128d4
 800f66c:	24000be4 	.word	0x24000be4
 800f670:	06070010 	.word	0x06070010
               }
               else
               {
                  ESCvar.segmented = 0;
 800f674:	4b4b      	ldr	r3, [pc, #300]	@ (800f7a4 <SDO_download+0x36c>)
 800f676:	2200      	movs	r2, #0
 800f678:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
               }
               copy2mbx (mbxdata, (objd + nsub)->data, size);
 800f67c:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f680:	4613      	mov	r3, r2
 800f682:	009b      	lsls	r3, r3, #2
 800f684:	4413      	add	r3, r2
 800f686:	009b      	lsls	r3, r3, #2
 800f688:	461a      	mov	r2, r3
 800f68a:	69fb      	ldr	r3, [r7, #28]
 800f68c:	4413      	add	r3, r2
 800f68e:	691b      	ldr	r3, [r3, #16]
 800f690:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f692:	4619      	mov	r1, r3
 800f694:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f696:	f7ff f8a9 	bl	800e7ec <copy2mbx>
               MBXout = ESC_claimbuffer ();
 800f69a:	f7fd ff47 	bl	800d52c <ESC_claimbuffer>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	72fb      	strb	r3, [r7, #11]
               if (MBXout)
 800f6a2:	7afb      	ldrb	r3, [r7, #11]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d026      	beq.n	800f6f6 <SDO_download+0x2be>
               {
                  coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800f6a8:	7afb      	ldrb	r3, [r7, #11]
 800f6aa:	4a3e      	ldr	r2, [pc, #248]	@ (800f7a4 <SDO_download+0x36c>)
 800f6ac:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800f6ae:	fb02 f303 	mul.w	r3, r2, r3
 800f6b2:	4a3d      	ldr	r2, [pc, #244]	@ (800f7a8 <SDO_download+0x370>)
 800f6b4:	4413      	add	r3, r2
 800f6b6:	607b      	str	r3, [r7, #4]
                  coeres->mbxheader.length = htoes (COE_DEFAULTLENGTH);
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	220a      	movs	r2, #10
 800f6bc:	801a      	strh	r2, [r3, #0]
                  coeres->mbxheader.mbxtype = MBXCOE;
 800f6be:	687a      	ldr	r2, [r7, #4]
 800f6c0:	7953      	ldrb	r3, [r2, #5]
 800f6c2:	2103      	movs	r1, #3
 800f6c4:	f361 0303 	bfi	r3, r1, #0, #4
 800f6c8:	7153      	strb	r3, [r2, #5]
                  coeres->coeheader.numberservice =
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 800f6d0:	80da      	strh	r2, [r3, #6]
                        htoes ((0 & 0x01f) | (COE_SDORESPONSE << 12));
                  coeres->index = htoes (index);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800f6d6:	f8a3 2009 	strh.w	r2, [r3, #9]
                  coeres->subindex = subindex;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800f6e0:	72da      	strb	r2, [r3, #11]
                  coeres->command = COE_COMMAND_DOWNLOADRESPONSE;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	2260      	movs	r2, #96	@ 0x60
 800f6e6:	721a      	strb	r2, [r3, #8]
                  coeres->size = htoel (0);
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	2200      	movs	r2, #0
 800f6ec:	60da      	str	r2, [r3, #12]
                  MBXcontrol[MBXout].state = MBXstate_outreq;
 800f6ee:	7afb      	ldrb	r3, [r7, #11]
 800f6f0:	4a2e      	ldr	r2, [pc, #184]	@ (800f7ac <SDO_download+0x374>)
 800f6f2:	2103      	movs	r1, #3
 800f6f4:	54d1      	strb	r1, [r2, r3]
               }
               if (ESCvar.segmented == 0)
 800f6f6:	4b2b      	ldr	r3, [pc, #172]	@ (800f7a4 <SDO_download+0x36c>)
 800f6f8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d146      	bne.n	800f78e <SDO_download+0x356>
               {
                  /* external object write handler */
                  abort = ESC_download_post_objecthandler (index, subindex, (objd + nsub)->flags);
 800f700:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 800f704:	4613      	mov	r3, r2
 800f706:	009b      	lsls	r3, r3, #2
 800f708:	4413      	add	r3, r2
 800f70a:	009b      	lsls	r3, r3, #2
 800f70c:	461a      	mov	r2, r3
 800f70e:	69fb      	ldr	r3, [r7, #28]
 800f710:	4413      	add	r3, r2
 800f712:	88da      	ldrh	r2, [r3, #6]
 800f714:	f897 1029 	ldrb.w	r1, [r7, #41]	@ 0x29
 800f718:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f71a:	4618      	mov	r0, r3
 800f71c:	f7fd f9c6 	bl	800caac <ESC_download_post_objecthandler>
 800f720:	60f8      	str	r0, [r7, #12]
                  if (abort != 0)
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d032      	beq.n	800f78e <SDO_download+0x356>
                  {
                     SDO_abort (MBXout, index, subindex, abort);
 800f728:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800f72c:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f72e:	7af8      	ldrb	r0, [r7, #11]
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	f7ff f86b 	bl	800e80c <SDO_abort>
            if (abort == 0)
 800f736:	e02a      	b.n	800f78e <SDO_download+0x356>
                  }
               }
            }
            else
            {
               SDO_abort (0, index, subindex, abort);
 800f738:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800f73c:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	2000      	movs	r0, #0
 800f742:	f7ff f863 	bl	800e80c <SDO_abort>
            if (abort == 0)
 800f746:	e022      	b.n	800f78e <SDO_download+0x356>
            }
         }
         else
         {
            if (access == ATYPE_RO)
 800f748:	7efb      	ldrb	r3, [r7, #27]
 800f74a:	2b07      	cmp	r3, #7
 800f74c:	d107      	bne.n	800f75e <SDO_download+0x326>
            {
               SDO_abort (0, index, subindex, ABORT_READONLY);
 800f74e:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800f752:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f754:	4b16      	ldr	r3, [pc, #88]	@ (800f7b0 <SDO_download+0x378>)
 800f756:	2000      	movs	r0, #0
 800f758:	f7ff f858 	bl	800e80c <SDO_abort>
 800f75c:	e018      	b.n	800f790 <SDO_download+0x358>

            }
            else
            {
               SDO_abort (0, index, subindex, ABORT_NOTINTHISSTATE);
 800f75e:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800f762:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f764:	4b13      	ldr	r3, [pc, #76]	@ (800f7b4 <SDO_download+0x37c>)
 800f766:	2000      	movs	r0, #0
 800f768:	f7ff f850 	bl	800e80c <SDO_abort>
 800f76c:	e010      	b.n	800f790 <SDO_download+0x358>
            }
         }
      }
      else
      {
         SDO_abort (0, index, subindex, ABORT_NOSUBINDEX);
 800f76e:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800f772:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f774:	4b10      	ldr	r3, [pc, #64]	@ (800f7b8 <SDO_download+0x380>)
 800f776:	2000      	movs	r0, #0
 800f778:	f7ff f848 	bl	800e80c <SDO_abort>
 800f77c:	e008      	b.n	800f790 <SDO_download+0x358>
      }
   }
   else
   {
      SDO_abort (0, index, subindex, ABORT_NOOBJECT);
 800f77e:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800f782:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f784:	4b0d      	ldr	r3, [pc, #52]	@ (800f7bc <SDO_download+0x384>)
 800f786:	2000      	movs	r0, #0
 800f788:	f7ff f840 	bl	800e80c <SDO_abort>
 800f78c:	e000      	b.n	800f790 <SDO_download+0x358>
            if (abort == 0)
 800f78e:	bf00      	nop
   }
   MBXcontrol[0].state = MBXstate_idle;
 800f790:	4b06      	ldr	r3, [pc, #24]	@ (800f7ac <SDO_download+0x374>)
 800f792:	2200      	movs	r2, #0
 800f794:	701a      	strb	r2, [r3, #0]
   ESCvar.xoe = 0;
 800f796:	4b03      	ldr	r3, [pc, #12]	@ (800f7a4 <SDO_download+0x36c>)
 800f798:	2200      	movs	r2, #0
 800f79a:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
}
 800f79e:	3738      	adds	r7, #56	@ 0x38
 800f7a0:	46bd      	mov	sp, r7
 800f7a2:	bd80      	pop	{r7, pc}
 800f7a4:	24000be4 	.word	0x24000be4
 800f7a8:	24000508 	.word	0x24000508
 800f7ac:	24000b08 	.word	0x24000b08
 800f7b0:	06010002 	.word	0x06010002
 800f7b4:	08000022 	.word	0x08000022
 800f7b8:	06090011 	.word	0x06090011
 800f7bc:	06020000 	.word	0x06020000

0800f7c0 <SDO_download_complete_access>:
/** Function for handling incoming requested SDO Download with Complete Access,
 *  validating the request and sending a response. On error an SDO Abort will
 *  be sent.
 */
static void SDO_download_complete_access (void)
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b08e      	sub	sp, #56	@ 0x38
 800f7c4:	af02      	add	r7, sp, #8
   _COEsdo *coesdo = (_COEsdo *) &MBX[0];
 800f7c6:	4b7f      	ldr	r3, [pc, #508]	@ (800f9c4 <SDO_download_complete_access+0x204>)
 800f7c8:	627b      	str	r3, [r7, #36]	@ 0x24
   uint16_t index;
   uint8_t subindex;
   int32_t nidx;
   int16_t nsub;
   uint32_t abortcode = complete_access_get_variables
 800f7ca:	f107 0008 	add.w	r0, r7, #8
 800f7ce:	f107 020d 	add.w	r2, r7, #13
 800f7d2:	f107 010e 	add.w	r1, r7, #14
 800f7d6:	1dbb      	adds	r3, r7, #6
 800f7d8:	9300      	str	r3, [sp, #0]
 800f7da:	4603      	mov	r3, r0
 800f7dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7de:	f7ff fa75 	bl	800eccc <complete_access_get_variables>
 800f7e2:	6238      	str	r0, [r7, #32]
                           (coesdo, &index, &subindex, &nidx, &nsub);
   if (abortcode != 0)
 800f7e4:	6a3b      	ldr	r3, [r7, #32]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d006      	beq.n	800f7f8 <SDO_download_complete_access+0x38>
   {
      set_state_idle (0, index, subindex, abortcode);
 800f7ea:	89f9      	ldrh	r1, [r7, #14]
 800f7ec:	7b7a      	ldrb	r2, [r7, #13]
 800f7ee:	6a3b      	ldr	r3, [r7, #32]
 800f7f0:	2000      	movs	r0, #0
 800f7f2:	f7ff f853 	bl	800e89c <set_state_idle>
      return;
 800f7f6:	e0e2      	b.n	800f9be <SDO_download_complete_access+0x1fe>
   }

   uint32_t bytes;
   uint32_t *mbxdata = &(coesdo->size);
 800f7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7fa:	330c      	adds	r3, #12
 800f7fc:	62bb      	str	r3, [r7, #40]	@ 0x28

   if (coesdo->command & COE_EXPEDITED_INDICATOR)
 800f7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f800:	7a1b      	ldrb	r3, [r3, #8]
 800f802:	f003 0302 	and.w	r3, r3, #2
 800f806:	2b00      	cmp	r3, #0
 800f808:	d008      	beq.n	800f81c <SDO_download_complete_access+0x5c>
   {
      /* expedited download */
      bytes = 4U - ((coesdo->command & 0x0CU) >> 2);
 800f80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f80c:	7a1b      	ldrb	r3, [r3, #8]
 800f80e:	089b      	lsrs	r3, r3, #2
 800f810:	f003 0303 	and.w	r3, r3, #3
 800f814:	f1c3 0304 	rsb	r3, r3, #4
 800f818:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f81a:	e006      	b.n	800f82a <SDO_download_complete_access+0x6a>
   }
   else
   {
      /* normal download */
      bytes = (etohl (coesdo->size) & 0xffff);
 800f81c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f81e:	68db      	ldr	r3, [r3, #12]
 800f820:	b29b      	uxth	r3, r3
 800f822:	62fb      	str	r3, [r7, #44]	@ 0x2c
      mbxdata++;
 800f824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f826:	3304      	adds	r3, #4
 800f828:	62bb      	str	r3, [r7, #40]	@ 0x28
   }

   const _objd *objd = SDOobjects[nidx].objdesc;
 800f82a:	68bb      	ldr	r3, [r7, #8]
 800f82c:	4a66      	ldr	r2, [pc, #408]	@ (800f9c8 <SDO_download_complete_access+0x208>)
 800f82e:	011b      	lsls	r3, r3, #4
 800f830:	4413      	add	r3, r2
 800f832:	330c      	adds	r3, #12
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	61fb      	str	r3, [r7, #28]

   /* loop through the subindexes to get the total size */
   uint32_t size = complete_access_subindex_loop(objd, nidx, nsub, NULL, DOWNLOAD, 0);
 800f838:	68b9      	ldr	r1, [r7, #8]
 800f83a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f83e:	2300      	movs	r3, #0
 800f840:	9301      	str	r3, [sp, #4]
 800f842:	2301      	movs	r3, #1
 800f844:	9300      	str	r3, [sp, #0]
 800f846:	2300      	movs	r3, #0
 800f848:	69f8      	ldr	r0, [r7, #28]
 800f84a:	f7ff fa83 	bl	800ed54 <complete_access_subindex_loop>
 800f84e:	61b8      	str	r0, [r7, #24]
   size = BITS2BYTES(size);
 800f850:	69bb      	ldr	r3, [r7, #24]
 800f852:	3307      	adds	r3, #7
 800f854:	08db      	lsrs	r3, r3, #3
 800f856:	61bb      	str	r3, [r7, #24]
   if (size > 0xffff)
 800f858:	69bb      	ldr	r3, [r7, #24]
 800f85a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f85e:	d306      	bcc.n	800f86e <SDO_download_complete_access+0xae>
   {
      /* 'size' is in this case actually an abort code */
      set_state_idle (0, index, subindex, size);
 800f860:	89f9      	ldrh	r1, [r7, #14]
 800f862:	7b7a      	ldrb	r2, [r7, #13]
 800f864:	69bb      	ldr	r3, [r7, #24]
 800f866:	2000      	movs	r0, #0
 800f868:	f7ff f818 	bl	800e89c <set_state_idle>
      return;
 800f86c:	e0a7      	b.n	800f9be <SDO_download_complete_access+0x1fe>
    * "The SDO Download Complete Access data length shall always match
    * the full current object size (defined by SubIndex0)".
    * But EtherCAT Conformance Test Tool doesn't follow this rule for some test
    * cases, which is the reason to here only check for 'less than or equal'.
    */
   else if (bytes <= size)
 800f86e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f870:	69bb      	ldr	r3, [r7, #24]
 800f872:	429a      	cmp	r2, r3
 800f874:	d877      	bhi.n	800f966 <SDO_download_complete_access+0x1a6>
   {
      abortcode = ESC_download_pre_objecthandler(index, subindex, mbxdata,
 800f876:	89f8      	ldrh	r0, [r7, #14]
 800f878:	7b79      	ldrb	r1, [r7, #13]
            size, objd->flags | COMPLETE_ACCESS_FLAG);
 800f87a:	69fb      	ldr	r3, [r7, #28]
 800f87c:	88da      	ldrh	r2, [r3, #6]
      abortcode = ESC_download_pre_objecthandler(index, subindex, mbxdata,
 800f87e:	4b53      	ldr	r3, [pc, #332]	@ (800f9cc <SDO_download_complete_access+0x20c>)
 800f880:	4313      	orrs	r3, r2
 800f882:	b29b      	uxth	r3, r3
 800f884:	9300      	str	r3, [sp, #0]
 800f886:	69bb      	ldr	r3, [r7, #24]
 800f888:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f88a:	f7fd f8c1 	bl	800ca10 <ESC_download_pre_objecthandler>
 800f88e:	6238      	str	r0, [r7, #32]
      if (abortcode != 0)
 800f890:	6a3b      	ldr	r3, [r7, #32]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d006      	beq.n	800f8a4 <SDO_download_complete_access+0xe4>
      {
         set_state_idle (0, index, subindex, abortcode);
 800f896:	89f9      	ldrh	r1, [r7, #14]
 800f898:	7b7a      	ldrb	r2, [r7, #13]
 800f89a:	6a3b      	ldr	r3, [r7, #32]
 800f89c:	2000      	movs	r0, #0
 800f89e:	f7fe fffd 	bl	800e89c <set_state_idle>
         return;
 800f8a2:	e08c      	b.n	800f9be <SDO_download_complete_access+0x1fe>
      }

      if ((bytes + COE_HEADERSIZE) > ESC_MBXDSIZE)
 800f8a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8a6:	f103 020a 	add.w	r2, r3, #10
 800f8aa:	4b49      	ldr	r3, [pc, #292]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f8ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f8ae:	3b06      	subs	r3, #6
 800f8b0:	429a      	cmp	r2, r3
 800f8b2:	d934      	bls.n	800f91e <SDO_download_complete_access+0x15e>
      {
         /* check that download data fits in the preallocated buffer */
         if ((bytes + PREALLOC_FACTOR * COE_HEADERSIZE) > PREALLOC_BUFFER_SIZE)
 800f8b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8b6:	331e      	adds	r3, #30
 800f8b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f8bc:	d906      	bls.n	800f8cc <SDO_download_complete_access+0x10c>
         {
             set_state_idle(0, index, subindex, ABORT_CA_NOT_SUPPORTED);
 800f8be:	89f9      	ldrh	r1, [r7, #14]
 800f8c0:	7b7a      	ldrb	r2, [r7, #13]
 800f8c2:	4b44      	ldr	r3, [pc, #272]	@ (800f9d4 <SDO_download_complete_access+0x214>)
 800f8c4:	2000      	movs	r0, #0
 800f8c6:	f7fe ffe9 	bl	800e89c <set_state_idle>
             return;
 800f8ca:	e078      	b.n	800f9be <SDO_download_complete_access+0x1fe>
         }
         /* set total size in bytes */
         ESCvar.frags = bytes;
 800f8cc:	4a40      	ldr	r2, [pc, #256]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8d0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
         /* limit to mailbox size */
         size = ESC_MBXDSIZE - COE_HEADERSIZE;
 800f8d4:	4b3e      	ldr	r3, [pc, #248]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f8d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f8d8:	3b10      	subs	r3, #16
 800f8da:	61bb      	str	r3, [r7, #24]
         /* number of bytes done */
         ESCvar.fragsleft = size;
 800f8dc:	4a3c      	ldr	r2, [pc, #240]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f8de:	69bb      	ldr	r3, [r7, #24]
 800f8e0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
         ESCvar.segmented = MBXSED;
 800f8e4:	4b3a      	ldr	r3, [pc, #232]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f8e6:	2250      	movs	r2, #80	@ 0x50
 800f8e8:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
         ESCvar.data = ESCvar.mbxdata + size;
 800f8ec:	69bb      	ldr	r3, [r7, #24]
 800f8ee:	4a3a      	ldr	r2, [pc, #232]	@ (800f9d8 <SDO_download_complete_access+0x218>)
 800f8f0:	4413      	add	r3, r2
 800f8f2:	4a37      	ldr	r2, [pc, #220]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f8f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
         ESCvar.index = index;
 800f8f8:	89fa      	ldrh	r2, [r7, #14]
 800f8fa:	4b35      	ldr	r3, [pc, #212]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f8fc:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
         ESCvar.subindex = subindex;
 800f900:	7b7a      	ldrb	r2, [r7, #13]
 800f902:	4b33      	ldr	r3, [pc, #204]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f904:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
         ESCvar.flags = COMPLETE_ACCESS_FLAG;
 800f908:	4b31      	ldr	r3, [pc, #196]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f90a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800f90e:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
         /* Store the data */
         copy2mbx (mbxdata, ESCvar.mbxdata, size);
 800f912:	69ba      	ldr	r2, [r7, #24]
 800f914:	4930      	ldr	r1, [pc, #192]	@ (800f9d8 <SDO_download_complete_access+0x218>)
 800f916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f918:	f7fe ff68 	bl	800e7ec <copy2mbx>
 800f91c:	e02a      	b.n	800f974 <SDO_download_complete_access+0x1b4>
      }
      else
      {
         ESCvar.segmented = 0;
 800f91e:	4b2c      	ldr	r3, [pc, #176]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f920:	2200      	movs	r2, #0
 800f922:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
         /* copy download data to subindexes */
         complete_access_subindex_loop(objd, nidx, nsub, (uint8_t *)mbxdata, DOWNLOAD, bytes);
 800f926:	68b9      	ldr	r1, [r7, #8]
 800f928:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f92c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f92e:	9301      	str	r3, [sp, #4]
 800f930:	2301      	movs	r3, #1
 800f932:	9300      	str	r3, [sp, #0]
 800f934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f936:	69f8      	ldr	r0, [r7, #28]
 800f938:	f7ff fa0c 	bl	800ed54 <complete_access_subindex_loop>

         abortcode = ESC_download_post_objecthandler(index, subindex,
 800f93c:	89f8      	ldrh	r0, [r7, #14]
 800f93e:	7b79      	ldrb	r1, [r7, #13]
               objd->flags | COMPLETE_ACCESS_FLAG);
 800f940:	69fb      	ldr	r3, [r7, #28]
 800f942:	88da      	ldrh	r2, [r3, #6]
         abortcode = ESC_download_post_objecthandler(index, subindex,
 800f944:	4b21      	ldr	r3, [pc, #132]	@ (800f9cc <SDO_download_complete_access+0x20c>)
 800f946:	4313      	orrs	r3, r2
 800f948:	b29b      	uxth	r3, r3
 800f94a:	461a      	mov	r2, r3
 800f94c:	f7fd f8ae 	bl	800caac <ESC_download_post_objecthandler>
 800f950:	6238      	str	r0, [r7, #32]
         if (abortcode != 0)
 800f952:	6a3b      	ldr	r3, [r7, #32]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d00d      	beq.n	800f974 <SDO_download_complete_access+0x1b4>
         {
            set_state_idle (0, index, subindex, abortcode);
 800f958:	89f9      	ldrh	r1, [r7, #14]
 800f95a:	7b7a      	ldrb	r2, [r7, #13]
 800f95c:	6a3b      	ldr	r3, [r7, #32]
 800f95e:	2000      	movs	r0, #0
 800f960:	f7fe ff9c 	bl	800e89c <set_state_idle>
            return;
 800f964:	e02b      	b.n	800f9be <SDO_download_complete_access+0x1fe>
         }
      }
   }
   else
   {
      set_state_idle (0, index, subindex, ABORT_TYPEMISMATCH);
 800f966:	89f9      	ldrh	r1, [r7, #14]
 800f968:	7b7a      	ldrb	r2, [r7, #13]
 800f96a:	4b1c      	ldr	r3, [pc, #112]	@ (800f9dc <SDO_download_complete_access+0x21c>)
 800f96c:	2000      	movs	r0, #0
 800f96e:	f7fe ff95 	bl	800e89c <set_state_idle>
      return;
 800f972:	e024      	b.n	800f9be <SDO_download_complete_access+0x1fe>
   }

   uint8_t MBXout = ESC_claimbuffer ();
 800f974:	f7fd fdda 	bl	800d52c <ESC_claimbuffer>
 800f978:	4603      	mov	r3, r0
 800f97a:	75fb      	strb	r3, [r7, #23]
   if (MBXout > 0)
 800f97c:	7dfb      	ldrb	r3, [r7, #23]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d017      	beq.n	800f9b2 <SDO_download_complete_access+0x1f2>
   {
      _COEsdo *coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800f982:	7dfb      	ldrb	r3, [r7, #23]
 800f984:	4a12      	ldr	r2, [pc, #72]	@ (800f9d0 <SDO_download_complete_access+0x210>)
 800f986:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800f988:	fb02 f303 	mul.w	r3, r2, r3
 800f98c:	4a0d      	ldr	r2, [pc, #52]	@ (800f9c4 <SDO_download_complete_access+0x204>)
 800f98e:	4413      	add	r3, r2
 800f990:	613b      	str	r3, [r7, #16]
      init_coesdo(coeres, COE_SDORESPONSE,
 800f992:	89fa      	ldrh	r2, [r7, #14]
 800f994:	7b7b      	ldrb	r3, [r7, #13]
 800f996:	9300      	str	r3, [sp, #0]
 800f998:	4613      	mov	r3, r2
 800f99a:	2270      	movs	r2, #112	@ 0x70
 800f99c:	2103      	movs	r1, #3
 800f99e:	6938      	ldr	r0, [r7, #16]
 800f9a0:	f7ff fb46 	bl	800f030 <init_coesdo>
                  COE_COMMAND_DOWNLOADRESPONSE | COE_COMPLETEACCESS,
                  index, subindex);

      coeres->size = 0;
 800f9a4:	693b      	ldr	r3, [r7, #16]
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	60da      	str	r2, [r3, #12]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800f9aa:	7dfb      	ldrb	r3, [r7, #23]
 800f9ac:	4a0c      	ldr	r2, [pc, #48]	@ (800f9e0 <SDO_download_complete_access+0x220>)
 800f9ae:	2103      	movs	r1, #3
 800f9b0:	54d1      	strb	r1, [r2, r3]
   }

   set_state_idle (MBXout, index, subindex, 0);
 800f9b2:	89f9      	ldrh	r1, [r7, #14]
 800f9b4:	7b7a      	ldrb	r2, [r7, #13]
 800f9b6:	7df8      	ldrb	r0, [r7, #23]
 800f9b8:	2300      	movs	r3, #0
 800f9ba:	f7fe ff6f 	bl	800e89c <set_state_idle>
}
 800f9be:	3730      	adds	r7, #48	@ 0x30
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	bd80      	pop	{r7, pc}
 800f9c4:	24000508 	.word	0x24000508
 800f9c8:	080128d4 	.word	0x080128d4
 800f9cc:	ffff8000 	.word	0xffff8000
 800f9d0:	24000be4 	.word	0x24000be4
 800f9d4:	06010004 	.word	0x06010004
 800f9d8:	24000cce 	.word	0x24000cce
 800f9dc:	06070010 	.word	0x06070010
 800f9e0:	24000b08 	.word	0x24000b08

0800f9e4 <SDO_downloadsegment>:

static void SDO_downloadsegment (void)
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b08c      	sub	sp, #48	@ 0x30
 800f9e8:	af02      	add	r7, sp, #8
   _COEsdo *coesdo = (_COEsdo *) &MBX[0];
 800f9ea:	4b6d      	ldr	r3, [pc, #436]	@ (800fba0 <SDO_downloadsegment+0x1bc>)
 800f9ec:	623b      	str	r3, [r7, #32]
   uint8_t MBXout = ESC_claimbuffer ();
 800f9ee:	f7fd fd9d 	bl	800d52c <ESC_claimbuffer>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	77fb      	strb	r3, [r7, #31]
   if (MBXout)
 800f9f6:	7ffb      	ldrb	r3, [r7, #31]
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	f000 80c7 	beq.w	800fb8c <SDO_downloadsegment+0x1a8>
   {
      _COEsdo *coeres = (_COEsdo *) &MBX[MBXout * ESC_MBXSIZE];
 800f9fe:	7ffb      	ldrb	r3, [r7, #31]
 800fa00:	4a68      	ldr	r2, [pc, #416]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fa02:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800fa04:	fb02 f303 	mul.w	r3, r2, r3
 800fa08:	4a65      	ldr	r2, [pc, #404]	@ (800fba0 <SDO_downloadsegment+0x1bc>)
 800fa0a:	4413      	add	r3, r2
 800fa0c:	61bb      	str	r3, [r7, #24]
      uint32_t size = coesdo->mbxheader.length - 3U;
 800fa0e:	6a3b      	ldr	r3, [r7, #32]
 800fa10:	881b      	ldrh	r3, [r3, #0]
 800fa12:	3b03      	subs	r3, #3
 800fa14:	627b      	str	r3, [r7, #36]	@ 0x24
      if (size == 7)
 800fa16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa18:	2b07      	cmp	r3, #7
 800fa1a:	d107      	bne.n	800fa2c <SDO_downloadsegment+0x48>
      {
         size = 7 - ((coesdo->command >> 1) & 7);
 800fa1c:	6a3b      	ldr	r3, [r7, #32]
 800fa1e:	7a1b      	ldrb	r3, [r3, #8]
 800fa20:	085b      	lsrs	r3, r3, #1
 800fa22:	b2db      	uxtb	r3, r3
 800fa24:	43db      	mvns	r3, r3
 800fa26:	f003 0307 	and.w	r3, r3, #7
 800fa2a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      uint8_t command = COE_COMMAND_DOWNLOADSEGRESP;
 800fa2c:	2320      	movs	r3, #32
 800fa2e:	75fb      	strb	r3, [r7, #23]
      uint8_t command2 = (coesdo->command & COE_TOGGLEBIT);  /* copy toggle bit */
 800fa30:	6a3b      	ldr	r3, [r7, #32]
 800fa32:	7a1b      	ldrb	r3, [r3, #8]
 800fa34:	f003 0310 	and.w	r3, r3, #16
 800fa38:	75bb      	strb	r3, [r7, #22]
      command |= command2;
 800fa3a:	7dfa      	ldrb	r2, [r7, #23]
 800fa3c:	7dbb      	ldrb	r3, [r7, #22]
 800fa3e:	4313      	orrs	r3, r2
 800fa40:	75fb      	strb	r3, [r7, #23]
      init_coesdo(coeres, COE_SDORESPONSE, command, 0, 0);
 800fa42:	7dfa      	ldrb	r2, [r7, #23]
 800fa44:	2300      	movs	r3, #0
 800fa46:	9300      	str	r3, [sp, #0]
 800fa48:	2300      	movs	r3, #0
 800fa4a:	2103      	movs	r1, #3
 800fa4c:	69b8      	ldr	r0, [r7, #24]
 800fa4e:	f7ff faef 	bl	800f030 <init_coesdo>

      void *mbxdata = &(coesdo->index);  /* data pointer */
 800fa52:	6a3b      	ldr	r3, [r7, #32]
 800fa54:	3309      	adds	r3, #9
 800fa56:	613b      	str	r3, [r7, #16]
      copy2mbx (mbxdata, ESCvar.data, size);
 800fa58:	4b52      	ldr	r3, [pc, #328]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fa5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fa5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa60:	4619      	mov	r1, r3
 800fa62:	6938      	ldr	r0, [r7, #16]
 800fa64:	f7fe fec2 	bl	800e7ec <copy2mbx>

      if (coesdo->command & COE_COMMAND_LASTSEGMENTBIT)
 800fa68:	6a3b      	ldr	r3, [r7, #32]
 800fa6a:	7a1b      	ldrb	r3, [r3, #8]
 800fa6c:	f003 0301 	and.w	r3, r3, #1
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d077      	beq.n	800fb64 <SDO_downloadsegment+0x180>
      {
         if(ESCvar.flags == COMPLETE_ACCESS_FLAG)
 800fa74:	4b4b      	ldr	r3, [pc, #300]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fa76:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 800fa7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fa7e:	d14a      	bne.n	800fb16 <SDO_downloadsegment+0x132>
         {
            int32_t nidx;
            int16_t nsub;

            if(ESCvar.frags > ESCvar.fragsleft + size)
 800fa80:	4b48      	ldr	r3, [pc, #288]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fa82:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800fa86:	4b47      	ldr	r3, [pc, #284]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fa88:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800fa8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa8e:	440b      	add	r3, r1
 800fa90:	429a      	cmp	r2, r3
 800fa92:	d90a      	bls.n	800faaa <SDO_downloadsegment+0xc6>
            {
               set_state_idle (0, ESCvar.index, ESCvar.subindex, ABORT_TYPEMISMATCH);
 800fa94:	4b43      	ldr	r3, [pc, #268]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fa96:	f8b3 10a4 	ldrh.w	r1, [r3, #164]	@ 0xa4
 800fa9a:	4b42      	ldr	r3, [pc, #264]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fa9c:	f893 20a6 	ldrb.w	r2, [r3, #166]	@ 0xa6
 800faa0:	4b41      	ldr	r3, [pc, #260]	@ (800fba8 <SDO_downloadsegment+0x1c4>)
 800faa2:	2000      	movs	r0, #0
 800faa4:	f7fe fefa 	bl	800e89c <set_state_idle>
               return;
 800faa8:	e076      	b.n	800fb98 <SDO_downloadsegment+0x1b4>
            }

            nidx = SDO_findobject(ESCvar.index);
 800faaa:	4b3e      	ldr	r3, [pc, #248]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800faac:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 800fab0:	4618      	mov	r0, r3
 800fab2:	f7fe fd1f 	bl	800e4f4 <SDO_findobject>
 800fab6:	60f8      	str	r0, [r7, #12]
            nsub = SDO_findsubindex (nidx, ESCvar.subindex);
 800fab8:	4b3a      	ldr	r3, [pc, #232]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800faba:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 800fabe:	4619      	mov	r1, r3
 800fac0:	68f8      	ldr	r0, [r7, #12]
 800fac2:	f7fe fcb9 	bl	800e438 <SDO_findsubindex>
 800fac6:	4603      	mov	r3, r0
 800fac8:	817b      	strh	r3, [r7, #10]

            if ((nidx < 0) || (nsub < 0))
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	2b00      	cmp	r3, #0
 800face:	db03      	blt.n	800fad8 <SDO_downloadsegment+0xf4>
 800fad0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	da0a      	bge.n	800faee <SDO_downloadsegment+0x10a>
            {
               set_state_idle (0, ESCvar.index, ESCvar.subindex, ABORT_NOOBJECT);
 800fad8:	4b32      	ldr	r3, [pc, #200]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fada:	f8b3 10a4 	ldrh.w	r1, [r3, #164]	@ 0xa4
 800fade:	4b31      	ldr	r3, [pc, #196]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fae0:	f893 20a6 	ldrb.w	r2, [r3, #166]	@ 0xa6
 800fae4:	4b31      	ldr	r3, [pc, #196]	@ (800fbac <SDO_downloadsegment+0x1c8>)
 800fae6:	2000      	movs	r0, #0
 800fae8:	f7fe fed8 	bl	800e89c <set_state_idle>
               return;
 800faec:	e054      	b.n	800fb98 <SDO_downloadsegment+0x1b4>
            }

            /* copy download data to subindexes */
            const _objd *objd = SDOobjects[nidx].objdesc;
 800faee:	4a30      	ldr	r2, [pc, #192]	@ (800fbb0 <SDO_downloadsegment+0x1cc>)
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	011b      	lsls	r3, r3, #4
 800faf4:	4413      	add	r3, r2
 800faf6:	330c      	adds	r3, #12
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	607b      	str	r3, [r7, #4]
            complete_access_subindex_loop(objd,
 800fafc:	4b29      	ldr	r3, [pc, #164]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fafe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800fb02:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800fb06:	9301      	str	r3, [sp, #4]
 800fb08:	2301      	movs	r3, #1
 800fb0a:	9300      	str	r3, [sp, #0]
 800fb0c:	4b29      	ldr	r3, [pc, #164]	@ (800fbb4 <SDO_downloadsegment+0x1d0>)
 800fb0e:	68f9      	ldr	r1, [r7, #12]
 800fb10:	6878      	ldr	r0, [r7, #4]
 800fb12:	f7ff f91f 	bl	800ed54 <complete_access_subindex_loop>
                  DOWNLOAD,
                  ESCvar.frags);

         }
         /* last segment */
         ESCvar.segmented = 0;
 800fb16:	4b23      	ldr	r3, [pc, #140]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb18:	2200      	movs	r2, #0
 800fb1a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
         ESCvar.frags = 0;
 800fb1e:	4b21      	ldr	r3, [pc, #132]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb20:	2200      	movs	r2, #0
 800fb22:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
         ESCvar.fragsleft = 0;
 800fb26:	4b1f      	ldr	r3, [pc, #124]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb28:	2200      	movs	r2, #0
 800fb2a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
         /* external object write handler */
         uint32_t abort = ESC_download_post_objecthandler
 800fb2e:	4b1d      	ldr	r3, [pc, #116]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb30:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 800fb34:	4a1b      	ldr	r2, [pc, #108]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb36:	f892 10a6 	ldrb.w	r1, [r2, #166]	@ 0xa6
 800fb3a:	4a1a      	ldr	r2, [pc, #104]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb3c:	f8b2 20a8 	ldrh.w	r2, [r2, #168]	@ 0xa8
 800fb40:	4618      	mov	r0, r3
 800fb42:	f7fc ffb3 	bl	800caac <ESC_download_post_objecthandler>
 800fb46:	6038      	str	r0, [r7, #0]
               (ESCvar.index, ESCvar.subindex, ESCvar.flags);
         if (abort != 0)
 800fb48:	683b      	ldr	r3, [r7, #0]
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d01a      	beq.n	800fb84 <SDO_downloadsegment+0x1a0>
         {
            set_state_idle (MBXout, ESCvar.index, ESCvar.subindex, abort);
 800fb4e:	4b15      	ldr	r3, [pc, #84]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb50:	f8b3 10a4 	ldrh.w	r1, [r3, #164]	@ 0xa4
 800fb54:	4b13      	ldr	r3, [pc, #76]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb56:	f893 20a6 	ldrb.w	r2, [r3, #166]	@ 0xa6
 800fb5a:	7ff8      	ldrb	r0, [r7, #31]
 800fb5c:	683b      	ldr	r3, [r7, #0]
 800fb5e:	f7fe fe9d 	bl	800e89c <set_state_idle>
            return;
 800fb62:	e019      	b.n	800fb98 <SDO_downloadsegment+0x1b4>
         }
      }
      else
      {
         /* more segmented transfer needed: increase offset */
         ESCvar.data += size;
 800fb64:	4b0f      	ldr	r3, [pc, #60]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb66:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800fb6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb6c:	4413      	add	r3, r2
 800fb6e:	4a0d      	ldr	r2, [pc, #52]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
         /* number of bytes done */
         ESCvar.fragsleft += size;
 800fb74:	4b0b      	ldr	r3, [pc, #44]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb76:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800fb7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb7c:	4413      	add	r3, r2
 800fb7e:	4a09      	ldr	r2, [pc, #36]	@ (800fba4 <SDO_downloadsegment+0x1c0>)
 800fb80:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
      }

      MBXcontrol[MBXout].state = MBXstate_outreq;
 800fb84:	7ffb      	ldrb	r3, [r7, #31]
 800fb86:	4a0c      	ldr	r2, [pc, #48]	@ (800fbb8 <SDO_downloadsegment+0x1d4>)
 800fb88:	2103      	movs	r1, #3
 800fb8a:	54d1      	strb	r1, [r2, r3]
   }

   set_state_idle (0, 0, 0, 0);
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	2200      	movs	r2, #0
 800fb90:	2100      	movs	r1, #0
 800fb92:	2000      	movs	r0, #0
 800fb94:	f7fe fe82 	bl	800e89c <set_state_idle>
}
 800fb98:	3728      	adds	r7, #40	@ 0x28
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	bd80      	pop	{r7, pc}
 800fb9e:	bf00      	nop
 800fba0:	24000508 	.word	0x24000508
 800fba4:	24000be4 	.word	0x24000be4
 800fba8:	06070010 	.word	0x06070010
 800fbac:	06020000 	.word	0x06020000
 800fbb0:	080128d4 	.word	0x080128d4
 800fbb4:	24000cce 	.word	0x24000cce
 800fbb8:	24000b08 	.word	0x24000b08

0800fbbc <SDO_infoerror>:
/** Function for sending an SDO Info Error reply.
 *
 * @param[in] abortcode  = = abort code to send in reply
 */
static void SDO_infoerror (uint32_t abortcode)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b084      	sub	sp, #16
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
   uint8_t MBXout;
   _COEobjdesc *coeres;
   MBXout = ESC_claimbuffer ();
 800fbc4:	f7fd fcb2 	bl	800d52c <ESC_claimbuffer>
 800fbc8:	4603      	mov	r3, r0
 800fbca:	73fb      	strb	r3, [r7, #15]
   if (MBXout)
 800fbcc:	7bfb      	ldrb	r3, [r7, #15]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d039      	beq.n	800fc46 <SDO_infoerror+0x8a>
   {
      coeres = (_COEobjdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800fbd2:	7bfb      	ldrb	r3, [r7, #15]
 800fbd4:	4a1e      	ldr	r2, [pc, #120]	@ (800fc50 <SDO_infoerror+0x94>)
 800fbd6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800fbd8:	fb02 f303 	mul.w	r3, r2, r3
 800fbdc:	4a1d      	ldr	r2, [pc, #116]	@ (800fc54 <SDO_infoerror+0x98>)
 800fbde:	4413      	add	r3, r2
 800fbe0:	60bb      	str	r3, [r7, #8]
      coeres->mbxheader.length = htoes (COE_HEADERSIZE);
 800fbe2:	68bb      	ldr	r3, [r7, #8]
 800fbe4:	220a      	movs	r2, #10
 800fbe6:	801a      	strh	r2, [r3, #0]
      coeres->mbxheader.mbxtype = MBXCOE;
 800fbe8:	68ba      	ldr	r2, [r7, #8]
 800fbea:	7953      	ldrb	r3, [r2, #5]
 800fbec:	2103      	movs	r1, #3
 800fbee:	f361 0303 	bfi	r3, r1, #0, #4
 800fbf2:	7153      	strb	r3, [r2, #5]
      coeres->coeheader.numberservice =
 800fbf4:	68bb      	ldr	r3, [r7, #8]
 800fbf6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800fbfa:	80da      	strh	r2, [r3, #6]
         htoes ((0 & 0x01f) | (COE_SDOINFORMATION << 12));
      /* SDO info error request */
      coeres->infoheader.opcode = COE_INFOERROR;
 800fbfc:	68ba      	ldr	r2, [r7, #8]
 800fbfe:	7a13      	ldrb	r3, [r2, #8]
 800fc00:	2107      	movs	r1, #7
 800fc02:	f361 0306 	bfi	r3, r1, #0, #7
 800fc06:	7213      	strb	r3, [r2, #8]
      coeres->infoheader.incomplete = 0;
 800fc08:	68ba      	ldr	r2, [r7, #8]
 800fc0a:	7a13      	ldrb	r3, [r2, #8]
 800fc0c:	f36f 13c7 	bfc	r3, #7, #1
 800fc10:	7213      	strb	r3, [r2, #8]
      coeres->infoheader.reserved = 0x00;
 800fc12:	68bb      	ldr	r3, [r7, #8]
 800fc14:	2200      	movs	r2, #0
 800fc16:	725a      	strb	r2, [r3, #9]
      coeres->infoheader.fragmentsleft = 0;
 800fc18:	68bb      	ldr	r3, [r7, #8]
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	815a      	strh	r2, [r3, #10]
      coeres->index = (uint16_t)htoel (abortcode);
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	b29a      	uxth	r2, r3
 800fc22:	68bb      	ldr	r3, [r7, #8]
 800fc24:	819a      	strh	r2, [r3, #12]
      coeres->datatype = (uint16_t)(htoel (abortcode) >> 16);
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	0c1b      	lsrs	r3, r3, #16
 800fc2a:	b29a      	uxth	r2, r3
 800fc2c:	68bb      	ldr	r3, [r7, #8]
 800fc2e:	81da      	strh	r2, [r3, #14]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800fc30:	7bfb      	ldrb	r3, [r7, #15]
 800fc32:	4a09      	ldr	r2, [pc, #36]	@ (800fc58 <SDO_infoerror+0x9c>)
 800fc34:	2103      	movs	r1, #3
 800fc36:	54d1      	strb	r1, [r2, r3]
      MBXcontrol[0].state = MBXstate_idle;
 800fc38:	4b07      	ldr	r3, [pc, #28]	@ (800fc58 <SDO_infoerror+0x9c>)
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	701a      	strb	r2, [r3, #0]
      ESCvar.xoe = 0;
 800fc3e:	4b04      	ldr	r3, [pc, #16]	@ (800fc50 <SDO_infoerror+0x94>)
 800fc40:	2200      	movs	r2, #0
 800fc42:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
   }
}
 800fc46:	bf00      	nop
 800fc48:	3710      	adds	r7, #16
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	bd80      	pop	{r7, pc}
 800fc4e:	bf00      	nop
 800fc50:	24000be4 	.word	0x24000be4
 800fc54:	24000508 	.word	0x24000508
 800fc58:	24000b08 	.word	0x24000b08

0800fc5c <SDO_getodlist>:

/** Function for handling incoming requested SDO Get OD List, validating the
 * request and sending an response. On error an SDO Info Error will be sent.
 */
static void SDO_getodlist (void)
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b086      	sub	sp, #24
 800fc60:	af00      	add	r7, sp, #0
   uint32_t frags;
   uint8_t MBXout = 0;
 800fc62:	2300      	movs	r3, #0
 800fc64:	75fb      	strb	r3, [r7, #23]
   uint16_t entries = 0;
 800fc66:	2300      	movs	r3, #0
 800fc68:	82bb      	strh	r3, [r7, #20]
   uint16_t i, n;
   uint16_t *p;
   _COEobjdesc *coel, *coer;

   while (SDOobjects[entries].index != 0xffff)
 800fc6a:	e002      	b.n	800fc72 <SDO_getodlist+0x16>
   {
      entries++;
 800fc6c:	8abb      	ldrh	r3, [r7, #20]
 800fc6e:	3301      	adds	r3, #1
 800fc70:	82bb      	strh	r3, [r7, #20]
   while (SDOobjects[entries].index != 0xffff)
 800fc72:	8abb      	ldrh	r3, [r7, #20]
 800fc74:	4a7a      	ldr	r2, [pc, #488]	@ (800fe60 <SDO_getodlist+0x204>)
 800fc76:	011b      	lsls	r3, r3, #4
 800fc78:	4413      	add	r3, r2
 800fc7a:	881b      	ldrh	r3, [r3, #0]
 800fc7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fc80:	4293      	cmp	r3, r2
 800fc82:	d1f3      	bne.n	800fc6c <SDO_getodlist+0x10>
   }
   ESCvar.entries = entries;
 800fc84:	4a77      	ldr	r2, [pc, #476]	@ (800fe64 <SDO_getodlist+0x208>)
 800fc86:	8abb      	ldrh	r3, [r7, #20]
 800fc88:	f8a2 3098 	strh.w	r3, [r2, #152]	@ 0x98
   frags = ((uint32_t)(entries << 1) + ODLISTSIZE - 1U);
 800fc8c:	8abb      	ldrh	r3, [r7, #20]
 800fc8e:	005a      	lsls	r2, r3, #1
 800fc90:	4b74      	ldr	r3, [pc, #464]	@ (800fe64 <SDO_getodlist+0x208>)
 800fc92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc94:	885b      	ldrh	r3, [r3, #2]
 800fc96:	f1a3 010e 	sub.w	r1, r3, #14
 800fc9a:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800fc9e:	400b      	ands	r3, r1
 800fca0:	4413      	add	r3, r2
 800fca2:	3b01      	subs	r3, #1
 800fca4:	60bb      	str	r3, [r7, #8]
   frags /= ODLISTSIZE;
 800fca6:	4b6f      	ldr	r3, [pc, #444]	@ (800fe64 <SDO_getodlist+0x208>)
 800fca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcaa:	885b      	ldrh	r3, [r3, #2]
 800fcac:	f1a3 020e 	sub.w	r2, r3, #14
 800fcb0:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800fcb4:	4013      	ands	r3, r2
 800fcb6:	68ba      	ldr	r2, [r7, #8]
 800fcb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcbc:	60bb      	str	r3, [r7, #8]
   coer = (_COEobjdesc *) &MBX[0];
 800fcbe:	4b6a      	ldr	r3, [pc, #424]	@ (800fe68 <SDO_getodlist+0x20c>)
 800fcc0:	607b      	str	r3, [r7, #4]
   /* check for unsupported opcodes */
   if (etohs (coer->index) > 0x01)
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	899b      	ldrh	r3, [r3, #12]
 800fcc6:	2b01      	cmp	r3, #1
 800fcc8:	d903      	bls.n	800fcd2 <SDO_getodlist+0x76>
   {
      SDO_infoerror (ABORT_UNSUPPORTED);
 800fcca:	4868      	ldr	r0, [pc, #416]	@ (800fe6c <SDO_getodlist+0x210>)
 800fccc:	f7ff ff76 	bl	800fbbc <SDO_infoerror>
 800fcd0:	e003      	b.n	800fcda <SDO_getodlist+0x7e>
   }
   else
   {
      MBXout = ESC_claimbuffer ();
 800fcd2:	f7fd fc2b 	bl	800d52c <ESC_claimbuffer>
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	75fb      	strb	r3, [r7, #23]
   }
   if (MBXout)
 800fcda:	7dfb      	ldrb	r3, [r7, #23]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	f000 80ba 	beq.w	800fe56 <SDO_getodlist+0x1fa>
   {
      coel = (_COEobjdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800fce2:	7dfb      	ldrb	r3, [r7, #23]
 800fce4:	4a5f      	ldr	r2, [pc, #380]	@ (800fe64 <SDO_getodlist+0x208>)
 800fce6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800fce8:	fb02 f303 	mul.w	r3, r2, r3
 800fcec:	4a5e      	ldr	r2, [pc, #376]	@ (800fe68 <SDO_getodlist+0x20c>)
 800fcee:	4413      	add	r3, r2
 800fcf0:	603b      	str	r3, [r7, #0]
      coel->mbxheader.mbxtype = MBXCOE;
 800fcf2:	683a      	ldr	r2, [r7, #0]
 800fcf4:	7953      	ldrb	r3, [r2, #5]
 800fcf6:	2103      	movs	r1, #3
 800fcf8:	f361 0303 	bfi	r3, r1, #0, #4
 800fcfc:	7153      	strb	r3, [r2, #5]
      coel->coeheader.numberservice =
 800fcfe:	683b      	ldr	r3, [r7, #0]
 800fd00:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800fd04:	80da      	strh	r2, [r3, #6]
         htoes ((0 & 0x01f) | (COE_SDOINFORMATION << 12));
      coel->infoheader.opcode = COE_GETODLISTRESPONSE;
 800fd06:	683a      	ldr	r2, [r7, #0]
 800fd08:	7a13      	ldrb	r3, [r2, #8]
 800fd0a:	2102      	movs	r1, #2
 800fd0c:	f361 0306 	bfi	r3, r1, #0, #7
 800fd10:	7213      	strb	r3, [r2, #8]
      /* number of objects request */
      if (etohs (coer->index) == 0x00)
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	899b      	ldrh	r3, [r3, #12]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d13e      	bne.n	800fd98 <SDO_getodlist+0x13c>
      {
         coel->index = htoes (0x00);
 800fd1a:	683b      	ldr	r3, [r7, #0]
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	819a      	strh	r2, [r3, #12]
         coel->infoheader.incomplete = 0;
 800fd20:	683a      	ldr	r2, [r7, #0]
 800fd22:	7a13      	ldrb	r3, [r2, #8]
 800fd24:	f36f 13c7 	bfc	r3, #7, #1
 800fd28:	7213      	strb	r3, [r2, #8]
         coel->infoheader.reserved = 0x00;
 800fd2a:	683b      	ldr	r3, [r7, #0]
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	725a      	strb	r2, [r3, #9]
         coel->infoheader.fragmentsleft = htoes (0);
 800fd30:	683b      	ldr	r3, [r7, #0]
 800fd32:	2200      	movs	r2, #0
 800fd34:	815a      	strh	r2, [r3, #10]
         MBXcontrol[0].state = MBXstate_idle;
 800fd36:	4b4e      	ldr	r3, [pc, #312]	@ (800fe70 <SDO_getodlist+0x214>)
 800fd38:	2200      	movs	r2, #0
 800fd3a:	701a      	strb	r2, [r3, #0]
         ESCvar.xoe = 0;
 800fd3c:	4b49      	ldr	r3, [pc, #292]	@ (800fe64 <SDO_getodlist+0x208>)
 800fd3e:	2200      	movs	r2, #0
 800fd40:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
         ESCvar.frags = frags;
 800fd44:	4a47      	ldr	r2, [pc, #284]	@ (800fe64 <SDO_getodlist+0x208>)
 800fd46:	68bb      	ldr	r3, [r7, #8]
 800fd48:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
         ESCvar.fragsleft = frags - 1;
 800fd4c:	68bb      	ldr	r3, [r7, #8]
 800fd4e:	3b01      	subs	r3, #1
 800fd50:	4a44      	ldr	r2, [pc, #272]	@ (800fe64 <SDO_getodlist+0x208>)
 800fd52:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
         p = &(coel->datatype);
 800fd56:	683b      	ldr	r3, [r7, #0]
 800fd58:	330e      	adds	r3, #14
 800fd5a:	60fb      	str	r3, [r7, #12]
         *p = htoes (entries);
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	8aba      	ldrh	r2, [r7, #20]
 800fd60:	801a      	strh	r2, [r3, #0]
         p++;
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	3302      	adds	r3, #2
 800fd66:	60fb      	str	r3, [r7, #12]
         *p = 0;
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	2200      	movs	r2, #0
 800fd6c:	801a      	strh	r2, [r3, #0]
         p++;
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	3302      	adds	r3, #2
 800fd72:	60fb      	str	r3, [r7, #12]
         *p = 0;
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	2200      	movs	r2, #0
 800fd78:	801a      	strh	r2, [r3, #0]
         p++;
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	3302      	adds	r3, #2
 800fd7e:	60fb      	str	r3, [r7, #12]
         *p = 0;
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	2200      	movs	r2, #0
 800fd84:	801a      	strh	r2, [r3, #0]
         p++;
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	3302      	adds	r3, #2
 800fd8a:	60fb      	str	r3, [r7, #12]
         *p = 0;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	2200      	movs	r2, #0
 800fd90:	801a      	strh	r2, [r3, #0]
         coel->mbxheader.length = htoes (0x08 + (5 << 1));
 800fd92:	683b      	ldr	r3, [r7, #0]
 800fd94:	2212      	movs	r2, #18
 800fd96:	801a      	strh	r2, [r3, #0]
      }
      /* only return all objects */
      if (etohs (coer->index) == 0x01)
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	899b      	ldrh	r3, [r3, #12]
 800fd9c:	2b01      	cmp	r3, #1
 800fd9e:	d156      	bne.n	800fe4e <SDO_getodlist+0x1f2>
      {
         if (frags > 1)
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	2b01      	cmp	r3, #1
 800fda4:	d912      	bls.n	800fdcc <SDO_getodlist+0x170>
         {
            coel->infoheader.incomplete = 1;
 800fda6:	683a      	ldr	r2, [r7, #0]
 800fda8:	7a13      	ldrb	r3, [r2, #8]
 800fdaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdae:	7213      	strb	r3, [r2, #8]
            ESCvar.xoe = MBXCOE + MBXODL;
 800fdb0:	4b2c      	ldr	r3, [pc, #176]	@ (800fe64 <SDO_getodlist+0x208>)
 800fdb2:	2213      	movs	r2, #19
 800fdb4:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
            n = ODLISTSIZE >> 1;
 800fdb8:	4b2a      	ldr	r3, [pc, #168]	@ (800fe64 <SDO_getodlist+0x208>)
 800fdba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fdbc:	885b      	ldrh	r3, [r3, #2]
 800fdbe:	3b0e      	subs	r3, #14
 800fdc0:	085b      	lsrs	r3, r3, #1
 800fdc2:	b29b      	uxth	r3, r3
 800fdc4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800fdc8:	823b      	strh	r3, [r7, #16]
 800fdca:	e00d      	b.n	800fde8 <SDO_getodlist+0x18c>
         }
         else
         {
            coel->infoheader.incomplete = 0;
 800fdcc:	683a      	ldr	r2, [r7, #0]
 800fdce:	7a13      	ldrb	r3, [r2, #8]
 800fdd0:	f36f 13c7 	bfc	r3, #7, #1
 800fdd4:	7213      	strb	r3, [r2, #8]
            MBXcontrol[0].state = MBXstate_idle;
 800fdd6:	4b26      	ldr	r3, [pc, #152]	@ (800fe70 <SDO_getodlist+0x214>)
 800fdd8:	2200      	movs	r2, #0
 800fdda:	701a      	strb	r2, [r3, #0]
            ESCvar.xoe = 0;
 800fddc:	4b21      	ldr	r3, [pc, #132]	@ (800fe64 <SDO_getodlist+0x208>)
 800fdde:	2200      	movs	r2, #0
 800fde0:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
            n = entries;
 800fde4:	8abb      	ldrh	r3, [r7, #20]
 800fde6:	823b      	strh	r3, [r7, #16]
         }
         coel->infoheader.reserved = 0x00;
 800fde8:	683b      	ldr	r3, [r7, #0]
 800fdea:	2200      	movs	r2, #0
 800fdec:	725a      	strb	r2, [r3, #9]
         ESCvar.frags = frags;
 800fdee:	4a1d      	ldr	r2, [pc, #116]	@ (800fe64 <SDO_getodlist+0x208>)
 800fdf0:	68bb      	ldr	r3, [r7, #8]
 800fdf2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
         ESCvar.fragsleft = frags - 1;
 800fdf6:	68bb      	ldr	r3, [r7, #8]
 800fdf8:	3b01      	subs	r3, #1
 800fdfa:	4a1a      	ldr	r2, [pc, #104]	@ (800fe64 <SDO_getodlist+0x208>)
 800fdfc:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
         coel->infoheader.fragmentsleft = htoes (ESCvar.fragsleft);
 800fe00:	4b18      	ldr	r3, [pc, #96]	@ (800fe64 <SDO_getodlist+0x208>)
 800fe02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800fe06:	b29a      	uxth	r2, r3
 800fe08:	683b      	ldr	r3, [r7, #0]
 800fe0a:	815a      	strh	r2, [r3, #10]
         coel->index = htoes (0x01);
 800fe0c:	683b      	ldr	r3, [r7, #0]
 800fe0e:	2201      	movs	r2, #1
 800fe10:	819a      	strh	r2, [r3, #12]

         p = &(coel->datatype);
 800fe12:	683b      	ldr	r3, [r7, #0]
 800fe14:	330e      	adds	r3, #14
 800fe16:	60fb      	str	r3, [r7, #12]
         for (i = 0; i < n; i++)
 800fe18:	2300      	movs	r3, #0
 800fe1a:	827b      	strh	r3, [r7, #18]
 800fe1c:	e00c      	b.n	800fe38 <SDO_getodlist+0x1dc>
         {
            *p = htoes (SDOobjects[i].index);
 800fe1e:	8a7b      	ldrh	r3, [r7, #18]
 800fe20:	4a0f      	ldr	r2, [pc, #60]	@ (800fe60 <SDO_getodlist+0x204>)
 800fe22:	011b      	lsls	r3, r3, #4
 800fe24:	4413      	add	r3, r2
 800fe26:	881a      	ldrh	r2, [r3, #0]
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	801a      	strh	r2, [r3, #0]
            p++;
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	3302      	adds	r3, #2
 800fe30:	60fb      	str	r3, [r7, #12]
         for (i = 0; i < n; i++)
 800fe32:	8a7b      	ldrh	r3, [r7, #18]
 800fe34:	3301      	adds	r3, #1
 800fe36:	827b      	strh	r3, [r7, #18]
 800fe38:	8a7a      	ldrh	r2, [r7, #18]
 800fe3a:	8a3b      	ldrh	r3, [r7, #16]
 800fe3c:	429a      	cmp	r2, r3
 800fe3e:	d3ee      	bcc.n	800fe1e <SDO_getodlist+0x1c2>
         }

         coel->mbxheader.length = htoes (0x08 + (n << 1));
 800fe40:	8a3b      	ldrh	r3, [r7, #16]
 800fe42:	005b      	lsls	r3, r3, #1
 800fe44:	b29b      	uxth	r3, r3
 800fe46:	3308      	adds	r3, #8
 800fe48:	b29a      	uxth	r2, r3
 800fe4a:	683b      	ldr	r3, [r7, #0]
 800fe4c:	801a      	strh	r2, [r3, #0]
      }
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800fe4e:	7dfb      	ldrb	r3, [r7, #23]
 800fe50:	4a07      	ldr	r2, [pc, #28]	@ (800fe70 <SDO_getodlist+0x214>)
 800fe52:	2103      	movs	r1, #3
 800fe54:	54d1      	strb	r1, [r2, r3]
   }
}
 800fe56:	bf00      	nop
 800fe58:	3718      	adds	r7, #24
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
 800fe5e:	bf00      	nop
 800fe60:	080128d4 	.word	0x080128d4
 800fe64:	24000be4 	.word	0x24000be4
 800fe68:	24000508 	.word	0x24000508
 800fe6c:	06010000 	.word	0x06010000
 800fe70:	24000b08 	.word	0x24000b08

0800fe74 <SDO_getodlistcont>:
/** Function for continuing sending left overs from previous requested
 * SDO Get OD List, validating the request and sending an response.
 */
static void SDO_getodlistcont (void)
{
 800fe74:	b580      	push	{r7, lr}
 800fe76:	b086      	sub	sp, #24
 800fe78:	af00      	add	r7, sp, #0
   uint8_t MBXout;
   uint16_t i, n, s;
   uint16_t *p;
   _COEobjdesc *coel;

   MBXout = ESC_claimbuffer ();
 800fe7a:	f7fd fb57 	bl	800d52c <ESC_claimbuffer>
 800fe7e:	4603      	mov	r3, r0
 800fe80:	73fb      	strb	r3, [r7, #15]
   if (MBXout)
 800fe82:	7bfb      	ldrb	r3, [r7, #15]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	f000 8088 	beq.w	800ff9a <SDO_getodlistcont+0x126>
   {
      coel = (_COEobjdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800fe8a:	7bfb      	ldrb	r3, [r7, #15]
 800fe8c:	4a45      	ldr	r2, [pc, #276]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800fe8e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800fe90:	fb02 f303 	mul.w	r3, r2, r3
 800fe94:	4a44      	ldr	r2, [pc, #272]	@ (800ffa8 <SDO_getodlistcont+0x134>)
 800fe96:	4413      	add	r3, r2
 800fe98:	60bb      	str	r3, [r7, #8]
      coel->mbxheader.mbxtype = MBXCOE;
 800fe9a:	68ba      	ldr	r2, [r7, #8]
 800fe9c:	7953      	ldrb	r3, [r2, #5]
 800fe9e:	2103      	movs	r1, #3
 800fea0:	f361 0303 	bfi	r3, r1, #0, #4
 800fea4:	7153      	strb	r3, [r2, #5]
      coel->coeheader.numberservice =
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800feac:	80da      	strh	r2, [r3, #6]
         htoes (COE_SDOINFORMATION << 12);
      coel->infoheader.opcode = COE_GETODLISTRESPONSE;
 800feae:	68ba      	ldr	r2, [r7, #8]
 800feb0:	7a13      	ldrb	r3, [r2, #8]
 800feb2:	2102      	movs	r1, #2
 800feb4:	f361 0306 	bfi	r3, r1, #0, #7
 800feb8:	7213      	strb	r3, [r2, #8]
      s = (uint16_t)((ESCvar.frags - ESCvar.fragsleft) * (ODLISTSIZE >> 1));
 800feba:	4b3a      	ldr	r3, [pc, #232]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800febc:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800fec0:	4b38      	ldr	r3, [pc, #224]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800fec2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800fec6:	1ad3      	subs	r3, r2, r3
 800fec8:	b29a      	uxth	r2, r3
 800feca:	4b36      	ldr	r3, [pc, #216]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800fecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fece:	885b      	ldrh	r3, [r3, #2]
 800fed0:	3b0e      	subs	r3, #14
 800fed2:	085b      	lsrs	r3, r3, #1
 800fed4:	b29b      	uxth	r3, r3
 800fed6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800feda:	b29b      	uxth	r3, r3
 800fedc:	fb12 f303 	smulbb	r3, r2, r3
 800fee0:	80fb      	strh	r3, [r7, #6]
      if (ESCvar.fragsleft > 1)
 800fee2:	4b30      	ldr	r3, [pc, #192]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800fee4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800fee8:	2b01      	cmp	r3, #1
 800feea:	d911      	bls.n	800ff10 <SDO_getodlistcont+0x9c>
      {
         coel->infoheader.incomplete = 1;
 800feec:	68ba      	ldr	r2, [r7, #8]
 800feee:	7a13      	ldrb	r3, [r2, #8]
 800fef0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fef4:	7213      	strb	r3, [r2, #8]
         n = (uint16_t)(s + (ODLISTSIZE >> 1));
 800fef6:	4b2b      	ldr	r3, [pc, #172]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800fef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fefa:	885b      	ldrh	r3, [r3, #2]
 800fefc:	3b0e      	subs	r3, #14
 800fefe:	085b      	lsrs	r3, r3, #1
 800ff00:	b29b      	uxth	r3, r3
 800ff02:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800ff06:	b29a      	uxth	r2, r3
 800ff08:	88fb      	ldrh	r3, [r7, #6]
 800ff0a:	4413      	add	r3, r2
 800ff0c:	82bb      	strh	r3, [r7, #20]
 800ff0e:	e00f      	b.n	800ff30 <SDO_getodlistcont+0xbc>
      }
      else
      {
         coel->infoheader.incomplete = 0;
 800ff10:	68ba      	ldr	r2, [r7, #8]
 800ff12:	7a13      	ldrb	r3, [r2, #8]
 800ff14:	f36f 13c7 	bfc	r3, #7, #1
 800ff18:	7213      	strb	r3, [r2, #8]
         MBXcontrol[0].state = MBXstate_idle;
 800ff1a:	4b24      	ldr	r3, [pc, #144]	@ (800ffac <SDO_getodlistcont+0x138>)
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	701a      	strb	r2, [r3, #0]
         ESCvar.xoe = 0;
 800ff20:	4b20      	ldr	r3, [pc, #128]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800ff22:	2200      	movs	r2, #0
 800ff24:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
         n = ESCvar.entries;
 800ff28:	4b1e      	ldr	r3, [pc, #120]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800ff2a:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 800ff2e:	82bb      	strh	r3, [r7, #20]
      }
      coel->infoheader.reserved = 0x00;
 800ff30:	68bb      	ldr	r3, [r7, #8]
 800ff32:	2200      	movs	r2, #0
 800ff34:	725a      	strb	r2, [r3, #9]
      ESCvar.fragsleft--;
 800ff36:	4b1b      	ldr	r3, [pc, #108]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800ff38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ff3c:	3b01      	subs	r3, #1
 800ff3e:	4a19      	ldr	r2, [pc, #100]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800ff40:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
      coel->infoheader.fragmentsleft = htoes ((uint16_t)ESCvar.fragsleft);
 800ff44:	4b17      	ldr	r3, [pc, #92]	@ (800ffa4 <SDO_getodlistcont+0x130>)
 800ff46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ff4a:	b29a      	uxth	r2, r3
 800ff4c:	68bb      	ldr	r3, [r7, #8]
 800ff4e:	815a      	strh	r2, [r3, #10]
      /* pointer 2 bytes back to exclude index */
      p = &(coel->index);
 800ff50:	68bb      	ldr	r3, [r7, #8]
 800ff52:	330c      	adds	r3, #12
 800ff54:	613b      	str	r3, [r7, #16]
      for (i = s; i < n; i++)
 800ff56:	88fb      	ldrh	r3, [r7, #6]
 800ff58:	82fb      	strh	r3, [r7, #22]
 800ff5a:	e00c      	b.n	800ff76 <SDO_getodlistcont+0x102>
      {
         *p = htoes (SDOobjects[i].index);
 800ff5c:	8afb      	ldrh	r3, [r7, #22]
 800ff5e:	4a14      	ldr	r2, [pc, #80]	@ (800ffb0 <SDO_getodlistcont+0x13c>)
 800ff60:	011b      	lsls	r3, r3, #4
 800ff62:	4413      	add	r3, r2
 800ff64:	881a      	ldrh	r2, [r3, #0]
 800ff66:	693b      	ldr	r3, [r7, #16]
 800ff68:	801a      	strh	r2, [r3, #0]
         p++;
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	3302      	adds	r3, #2
 800ff6e:	613b      	str	r3, [r7, #16]
      for (i = s; i < n; i++)
 800ff70:	8afb      	ldrh	r3, [r7, #22]
 800ff72:	3301      	adds	r3, #1
 800ff74:	82fb      	strh	r3, [r7, #22]
 800ff76:	8afa      	ldrh	r2, [r7, #22]
 800ff78:	8abb      	ldrh	r3, [r7, #20]
 800ff7a:	429a      	cmp	r2, r3
 800ff7c:	d3ee      	bcc.n	800ff5c <SDO_getodlistcont+0xe8>
      }
      coel->mbxheader.length = htoes (0x06 + ((n - s) << 1));
 800ff7e:	8aba      	ldrh	r2, [r7, #20]
 800ff80:	88fb      	ldrh	r3, [r7, #6]
 800ff82:	1ad3      	subs	r3, r2, r3
 800ff84:	b29b      	uxth	r3, r3
 800ff86:	005b      	lsls	r3, r3, #1
 800ff88:	b29b      	uxth	r3, r3
 800ff8a:	3306      	adds	r3, #6
 800ff8c:	b29a      	uxth	r2, r3
 800ff8e:	68bb      	ldr	r3, [r7, #8]
 800ff90:	801a      	strh	r2, [r3, #0]
      MBXcontrol[MBXout].state = MBXstate_outreq;
 800ff92:	7bfb      	ldrb	r3, [r7, #15]
 800ff94:	4a05      	ldr	r2, [pc, #20]	@ (800ffac <SDO_getodlistcont+0x138>)
 800ff96:	2103      	movs	r1, #3
 800ff98:	54d1      	strb	r1, [r2, r3]
   }
}
 800ff9a:	bf00      	nop
 800ff9c:	3718      	adds	r7, #24
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	bd80      	pop	{r7, pc}
 800ffa2:	bf00      	nop
 800ffa4:	24000be4 	.word	0x24000be4
 800ffa8:	24000508 	.word	0x24000508
 800ffac:	24000b08 	.word	0x24000b08
 800ffb0:	080128d4 	.word	0x080128d4

0800ffb4 <SDO_getod>:
/** Function for handling incoming requested SDO Get Object Description,
 * validating the request and sending an response. On error an
 * SDO Info Error will be sent.
 */
static void SDO_getod (void)
{
 800ffb4:	b580      	push	{r7, lr}
 800ffb6:	b08c      	sub	sp, #48	@ 0x30
 800ffb8:	af00      	add	r7, sp, #0
   uint8_t MBXout;
   uint16_t index;
   int32_t nidx;
   uint8_t *d;
   const uint8_t *s;
   uint8_t n = 0;
 800ffba:	2300      	movs	r3, #0
 800ffbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
   _COEobjdesc *coer, *coel;
   coer = (_COEobjdesc *) &MBX[0];
 800ffc0:	4b74      	ldr	r3, [pc, #464]	@ (8010194 <SDO_getod+0x1e0>)
 800ffc2:	623b      	str	r3, [r7, #32]
   index = etohs (coer->index);
 800ffc4:	6a3b      	ldr	r3, [r7, #32]
 800ffc6:	899b      	ldrh	r3, [r3, #12]
 800ffc8:	83fb      	strh	r3, [r7, #30]
   nidx = SDO_findobject (index);
 800ffca:	8bfb      	ldrh	r3, [r7, #30]
 800ffcc:	4618      	mov	r0, r3
 800ffce:	f7fe fa91 	bl	800e4f4 <SDO_findobject>
 800ffd2:	61b8      	str	r0, [r7, #24]
   if (nidx >= 0)
 800ffd4:	69bb      	ldr	r3, [r7, #24]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	f2c0 80d4 	blt.w	8010184 <SDO_getod+0x1d0>
   {
      MBXout = ESC_claimbuffer ();
 800ffdc:	f7fd faa6 	bl	800d52c <ESC_claimbuffer>
 800ffe0:	4603      	mov	r3, r0
 800ffe2:	75fb      	strb	r3, [r7, #23]
      if (MBXout)
 800ffe4:	7dfb      	ldrb	r3, [r7, #23]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	f000 80cf 	beq.w	801018a <SDO_getod+0x1d6>
      {
         coel = (_COEobjdesc *) &MBX[MBXout * ESC_MBXSIZE];
 800ffec:	7dfb      	ldrb	r3, [r7, #23]
 800ffee:	4a6a      	ldr	r2, [pc, #424]	@ (8010198 <SDO_getod+0x1e4>)
 800fff0:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800fff2:	fb02 f303 	mul.w	r3, r2, r3
 800fff6:	4a67      	ldr	r2, [pc, #412]	@ (8010194 <SDO_getod+0x1e0>)
 800fff8:	4413      	add	r3, r2
 800fffa:	613b      	str	r3, [r7, #16]
         coel->mbxheader.mbxtype = MBXCOE;
 800fffc:	693a      	ldr	r2, [r7, #16]
 800fffe:	7953      	ldrb	r3, [r2, #5]
 8010000:	2103      	movs	r1, #3
 8010002:	f361 0303 	bfi	r3, r1, #0, #4
 8010006:	7153      	strb	r3, [r2, #5]
         coel->coeheader.numberservice =
 8010008:	693b      	ldr	r3, [r7, #16]
 801000a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 801000e:	80da      	strh	r2, [r3, #6]
            htoes (COE_SDOINFORMATION << 12);
         coel->infoheader.opcode = COE_GETODRESPONSE;
 8010010:	693a      	ldr	r2, [r7, #16]
 8010012:	7a13      	ldrb	r3, [r2, #8]
 8010014:	2104      	movs	r1, #4
 8010016:	f361 0306 	bfi	r3, r1, #0, #7
 801001a:	7213      	strb	r3, [r2, #8]
         coel->infoheader.incomplete = 0;
 801001c:	693a      	ldr	r2, [r7, #16]
 801001e:	7a13      	ldrb	r3, [r2, #8]
 8010020:	f36f 13c7 	bfc	r3, #7, #1
 8010024:	7213      	strb	r3, [r2, #8]
         coel->infoheader.reserved = 0x00;
 8010026:	693b      	ldr	r3, [r7, #16]
 8010028:	2200      	movs	r2, #0
 801002a:	725a      	strb	r2, [r3, #9]
         coel->infoheader.fragmentsleft = htoes (0);
 801002c:	693b      	ldr	r3, [r7, #16]
 801002e:	2200      	movs	r2, #0
 8010030:	815a      	strh	r2, [r3, #10]
         coel->index = htoes (index);
 8010032:	693b      	ldr	r3, [r7, #16]
 8010034:	8bfa      	ldrh	r2, [r7, #30]
 8010036:	819a      	strh	r2, [r3, #12]
         if (SDOobjects[nidx].objtype == OTYPE_VAR)
 8010038:	4a58      	ldr	r2, [pc, #352]	@ (801019c <SDO_getod+0x1e8>)
 801003a:	69bb      	ldr	r3, [r7, #24]
 801003c:	011b      	lsls	r3, r3, #4
 801003e:	4413      	add	r3, r2
 8010040:	3302      	adds	r3, #2
 8010042:	881b      	ldrh	r3, [r3, #0]
 8010044:	2b07      	cmp	r3, #7
 8010046:	d120      	bne.n	801008a <SDO_getod+0xd6>
         {
            int32_t nsub = SDO_findsubindex (nidx, 0);
 8010048:	2100      	movs	r1, #0
 801004a:	69b8      	ldr	r0, [r7, #24]
 801004c:	f7fe f9f4 	bl	800e438 <SDO_findsubindex>
 8010050:	4603      	mov	r3, r0
 8010052:	607b      	str	r3, [r7, #4]
            const _objd *objd = SDOobjects[nidx].objdesc;
 8010054:	4a51      	ldr	r2, [pc, #324]	@ (801019c <SDO_getod+0x1e8>)
 8010056:	69bb      	ldr	r3, [r7, #24]
 8010058:	011b      	lsls	r3, r3, #4
 801005a:	4413      	add	r3, r2
 801005c:	330c      	adds	r3, #12
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	603b      	str	r3, [r7, #0]
            coel->datatype = htoes ((objd + nsub)->datatype);
 8010062:	687a      	ldr	r2, [r7, #4]
 8010064:	4613      	mov	r3, r2
 8010066:	009b      	lsls	r3, r3, #2
 8010068:	4413      	add	r3, r2
 801006a:	009b      	lsls	r3, r3, #2
 801006c:	461a      	mov	r2, r3
 801006e:	683b      	ldr	r3, [r7, #0]
 8010070:	4413      	add	r3, r2
 8010072:	885a      	ldrh	r2, [r3, #2]
 8010074:	693b      	ldr	r3, [r7, #16]
 8010076:	81da      	strh	r2, [r3, #14]
            coel->maxsub = SDOobjects[nidx].maxsub;
 8010078:	4a48      	ldr	r2, [pc, #288]	@ (801019c <SDO_getod+0x1e8>)
 801007a:	69bb      	ldr	r3, [r7, #24]
 801007c:	011b      	lsls	r3, r3, #4
 801007e:	4413      	add	r3, r2
 8010080:	3304      	adds	r3, #4
 8010082:	781a      	ldrb	r2, [r3, #0]
 8010084:	693b      	ldr	r3, [r7, #16]
 8010086:	741a      	strb	r2, [r3, #16]
 8010088:	e037      	b.n	80100fa <SDO_getod+0x146>
         }
         else if (SDOobjects[nidx].objtype == OTYPE_ARRAY)
 801008a:	4a44      	ldr	r2, [pc, #272]	@ (801019c <SDO_getod+0x1e8>)
 801008c:	69bb      	ldr	r3, [r7, #24]
 801008e:	011b      	lsls	r3, r3, #4
 8010090:	4413      	add	r3, r2
 8010092:	3302      	adds	r3, #2
 8010094:	881b      	ldrh	r3, [r3, #0]
 8010096:	2b08      	cmp	r3, #8
 8010098:	d122      	bne.n	80100e0 <SDO_getod+0x12c>
         {
            int32_t nsub = SDO_findsubindex (nidx, 0);
 801009a:	2100      	movs	r1, #0
 801009c:	69b8      	ldr	r0, [r7, #24]
 801009e:	f7fe f9cb 	bl	800e438 <SDO_findsubindex>
 80100a2:	4603      	mov	r3, r0
 80100a4:	60fb      	str	r3, [r7, #12]
            const _objd *objd = SDOobjects[nidx].objdesc;
 80100a6:	4a3d      	ldr	r2, [pc, #244]	@ (801019c <SDO_getod+0x1e8>)
 80100a8:	69bb      	ldr	r3, [r7, #24]
 80100aa:	011b      	lsls	r3, r3, #4
 80100ac:	4413      	add	r3, r2
 80100ae:	330c      	adds	r3, #12
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	60bb      	str	r3, [r7, #8]
            coel->datatype = htoes ((objd + nsub)->datatype);
 80100b4:	68fa      	ldr	r2, [r7, #12]
 80100b6:	4613      	mov	r3, r2
 80100b8:	009b      	lsls	r3, r3, #2
 80100ba:	4413      	add	r3, r2
 80100bc:	009b      	lsls	r3, r3, #2
 80100be:	461a      	mov	r2, r3
 80100c0:	68bb      	ldr	r3, [r7, #8]
 80100c2:	4413      	add	r3, r2
 80100c4:	885a      	ldrh	r2, [r3, #2]
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	81da      	strh	r2, [r3, #14]
            coel->maxsub = (uint8_t)SDOobjects[nidx].objdesc->value;
 80100ca:	4a34      	ldr	r2, [pc, #208]	@ (801019c <SDO_getod+0x1e8>)
 80100cc:	69bb      	ldr	r3, [r7, #24]
 80100ce:	011b      	lsls	r3, r3, #4
 80100d0:	4413      	add	r3, r2
 80100d2:	330c      	adds	r3, #12
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	68db      	ldr	r3, [r3, #12]
 80100d8:	b2da      	uxtb	r2, r3
 80100da:	693b      	ldr	r3, [r7, #16]
 80100dc:	741a      	strb	r2, [r3, #16]
 80100de:	e00c      	b.n	80100fa <SDO_getod+0x146>
         }
         else
         {
            coel->datatype = htoes (0);
 80100e0:	693b      	ldr	r3, [r7, #16]
 80100e2:	2200      	movs	r2, #0
 80100e4:	81da      	strh	r2, [r3, #14]
            coel->maxsub = (uint8_t)SDOobjects[nidx].objdesc->value;
 80100e6:	4a2d      	ldr	r2, [pc, #180]	@ (801019c <SDO_getod+0x1e8>)
 80100e8:	69bb      	ldr	r3, [r7, #24]
 80100ea:	011b      	lsls	r3, r3, #4
 80100ec:	4413      	add	r3, r2
 80100ee:	330c      	adds	r3, #12
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	68db      	ldr	r3, [r3, #12]
 80100f4:	b2da      	uxtb	r2, r3
 80100f6:	693b      	ldr	r3, [r7, #16]
 80100f8:	741a      	strb	r2, [r3, #16]
         }
         coel->objectcode = (uint8_t)SDOobjects[nidx].objtype;
 80100fa:	4a28      	ldr	r2, [pc, #160]	@ (801019c <SDO_getod+0x1e8>)
 80100fc:	69bb      	ldr	r3, [r7, #24]
 80100fe:	011b      	lsls	r3, r3, #4
 8010100:	4413      	add	r3, r2
 8010102:	3302      	adds	r3, #2
 8010104:	881b      	ldrh	r3, [r3, #0]
 8010106:	b2da      	uxtb	r2, r3
 8010108:	693b      	ldr	r3, [r7, #16]
 801010a:	745a      	strb	r2, [r3, #17]
         s = (uint8_t *) SDOobjects[nidx].name;
 801010c:	4a23      	ldr	r2, [pc, #140]	@ (801019c <SDO_getod+0x1e8>)
 801010e:	69bb      	ldr	r3, [r7, #24]
 8010110:	011b      	lsls	r3, r3, #4
 8010112:	4413      	add	r3, r2
 8010114:	3308      	adds	r3, #8
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	62bb      	str	r3, [r7, #40]	@ 0x28
         d = (uint8_t *) &(coel->name);
 801011a:	693b      	ldr	r3, [r7, #16]
 801011c:	3312      	adds	r3, #18
 801011e:	62fb      	str	r3, [r7, #44]	@ 0x2c
         while (*s && (n < (ESC_MBXDSIZE - 0x0c)))
 8010120:	e00e      	b.n	8010140 <SDO_getod+0x18c>
         {
            *d = *s;
 8010122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010124:	781a      	ldrb	r2, [r3, #0]
 8010126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010128:	701a      	strb	r2, [r3, #0]
            n++;
 801012a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801012e:	3301      	adds	r3, #1
 8010130:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            s++;
 8010134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010136:	3301      	adds	r3, #1
 8010138:	62bb      	str	r3, [r7, #40]	@ 0x28
            d++;
 801013a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801013c:	3301      	adds	r3, #1
 801013e:	62fb      	str	r3, [r7, #44]	@ 0x2c
         while (*s && (n < (ESC_MBXDSIZE - 0x0c)))
 8010140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010142:	781b      	ldrb	r3, [r3, #0]
 8010144:	2b00      	cmp	r3, #0
 8010146:	d006      	beq.n	8010156 <SDO_getod+0x1a2>
 8010148:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801014c:	4b12      	ldr	r3, [pc, #72]	@ (8010198 <SDO_getod+0x1e4>)
 801014e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010150:	3b12      	subs	r3, #18
 8010152:	429a      	cmp	r2, r3
 8010154:	d3e5      	bcc.n	8010122 <SDO_getod+0x16e>
         }
         *d = *s;
 8010156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010158:	781a      	ldrb	r2, [r3, #0]
 801015a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801015c:	701a      	strb	r2, [r3, #0]
         coel->mbxheader.length = htoes (0x0C + n);
 801015e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010162:	b29b      	uxth	r3, r3
 8010164:	330c      	adds	r3, #12
 8010166:	b29a      	uxth	r2, r3
 8010168:	693b      	ldr	r3, [r7, #16]
 801016a:	801a      	strh	r2, [r3, #0]
         MBXcontrol[MBXout].state = MBXstate_outreq;
 801016c:	7dfb      	ldrb	r3, [r7, #23]
 801016e:	4a0c      	ldr	r2, [pc, #48]	@ (80101a0 <SDO_getod+0x1ec>)
 8010170:	2103      	movs	r1, #3
 8010172:	54d1      	strb	r1, [r2, r3]
         MBXcontrol[0].state = MBXstate_idle;
 8010174:	4b0a      	ldr	r3, [pc, #40]	@ (80101a0 <SDO_getod+0x1ec>)
 8010176:	2200      	movs	r2, #0
 8010178:	701a      	strb	r2, [r3, #0]
         ESCvar.xoe = 0;
 801017a:	4b07      	ldr	r3, [pc, #28]	@ (8010198 <SDO_getod+0x1e4>)
 801017c:	2200      	movs	r2, #0
 801017e:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
   }
   else
   {
      SDO_infoerror (ABORT_NOOBJECT);
   }
}
 8010182:	e002      	b.n	801018a <SDO_getod+0x1d6>
      SDO_infoerror (ABORT_NOOBJECT);
 8010184:	4807      	ldr	r0, [pc, #28]	@ (80101a4 <SDO_getod+0x1f0>)
 8010186:	f7ff fd19 	bl	800fbbc <SDO_infoerror>
}
 801018a:	bf00      	nop
 801018c:	3730      	adds	r7, #48	@ 0x30
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}
 8010192:	bf00      	nop
 8010194:	24000508 	.word	0x24000508
 8010198:	24000be4 	.word	0x24000be4
 801019c:	080128d4 	.word	0x080128d4
 80101a0:	24000b08 	.word	0x24000b08
 80101a4:	06020000 	.word	0x06020000

080101a8 <SDO_geted>:
/** Function for handling incoming requested SDO Get Entry Description,
 * validating the request and sending an response. On error an
 * SDO Info Error will be sent.
 */
static void SDO_geted (void)
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b08a      	sub	sp, #40	@ 0x28
 80101ac:	af00      	add	r7, sp, #0
   int16_t nsub;
   uint8_t subindex;
   uint8_t *d;
   const uint8_t *s;
   const _objd *objd;
   uint8_t n = 0;
 80101ae:	2300      	movs	r3, #0
 80101b0:	77fb      	strb	r3, [r7, #31]
   _COEentdesc *coer, *coel;
   coer = (_COEentdesc *) &MBX[0];
 80101b2:	4b65      	ldr	r3, [pc, #404]	@ (8010348 <SDO_geted+0x1a0>)
 80101b4:	61bb      	str	r3, [r7, #24]
   index = etohs (coer->index);
 80101b6:	69bb      	ldr	r3, [r7, #24]
 80101b8:	7b1a      	ldrb	r2, [r3, #12]
 80101ba:	7b5b      	ldrb	r3, [r3, #13]
 80101bc:	021b      	lsls	r3, r3, #8
 80101be:	4313      	orrs	r3, r2
 80101c0:	82fb      	strh	r3, [r7, #22]
   subindex = coer->subindex;
 80101c2:	69bb      	ldr	r3, [r7, #24]
 80101c4:	7b9b      	ldrb	r3, [r3, #14]
 80101c6:	757b      	strb	r3, [r7, #21]
   nidx = SDO_findobject (index);
 80101c8:	8afb      	ldrh	r3, [r7, #22]
 80101ca:	4618      	mov	r0, r3
 80101cc:	f7fe f992 	bl	800e4f4 <SDO_findobject>
 80101d0:	6138      	str	r0, [r7, #16]
   if (nidx >= 0)
 80101d2:	693b      	ldr	r3, [r7, #16]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	f2c0 80b0 	blt.w	801033a <SDO_geted+0x192>
   {
      nsub = SDO_findsubindex (nidx, subindex);
 80101da:	7d7b      	ldrb	r3, [r7, #21]
 80101dc:	4619      	mov	r1, r3
 80101de:	6938      	ldr	r0, [r7, #16]
 80101e0:	f7fe f92a 	bl	800e438 <SDO_findsubindex>
 80101e4:	4603      	mov	r3, r0
 80101e6:	81fb      	strh	r3, [r7, #14]
      if (nsub >= 0)
 80101e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	f2c0 80a0 	blt.w	8010332 <SDO_geted+0x18a>
      {
         objd = SDOobjects[nidx].objdesc;
 80101f2:	4a56      	ldr	r2, [pc, #344]	@ (801034c <SDO_geted+0x1a4>)
 80101f4:	693b      	ldr	r3, [r7, #16]
 80101f6:	011b      	lsls	r3, r3, #4
 80101f8:	4413      	add	r3, r2
 80101fa:	330c      	adds	r3, #12
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	60bb      	str	r3, [r7, #8]
         MBXout = ESC_claimbuffer ();
 8010200:	f7fd f994 	bl	800d52c <ESC_claimbuffer>
 8010204:	4603      	mov	r3, r0
 8010206:	71fb      	strb	r3, [r7, #7]
         if (MBXout)
 8010208:	79fb      	ldrb	r3, [r7, #7]
 801020a:	2b00      	cmp	r3, #0
 801020c:	f000 8098 	beq.w	8010340 <SDO_geted+0x198>
         {
            coel = (_COEentdesc *) &MBX[MBXout * ESC_MBXSIZE];
 8010210:	79fb      	ldrb	r3, [r7, #7]
 8010212:	4a4f      	ldr	r2, [pc, #316]	@ (8010350 <SDO_geted+0x1a8>)
 8010214:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8010216:	fb02 f303 	mul.w	r3, r2, r3
 801021a:	4a4b      	ldr	r2, [pc, #300]	@ (8010348 <SDO_geted+0x1a0>)
 801021c:	4413      	add	r3, r2
 801021e:	603b      	str	r3, [r7, #0]
            coel->mbxheader.mbxtype = MBXCOE;
 8010220:	683a      	ldr	r2, [r7, #0]
 8010222:	7953      	ldrb	r3, [r2, #5]
 8010224:	2103      	movs	r1, #3
 8010226:	f361 0303 	bfi	r3, r1, #0, #4
 801022a:	7153      	strb	r3, [r2, #5]
            coel->coeheader.numberservice =
 801022c:	683b      	ldr	r3, [r7, #0]
 801022e:	2200      	movs	r2, #0
 8010230:	719a      	strb	r2, [r3, #6]
 8010232:	2200      	movs	r2, #0
 8010234:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8010238:	71da      	strb	r2, [r3, #7]
               htoes ((0 & 0x01f) | (COE_SDOINFORMATION << 12));
            coel->infoheader.opcode = COE_ENTRYDESCRIPTIONRESPONSE;
 801023a:	683a      	ldr	r2, [r7, #0]
 801023c:	7a13      	ldrb	r3, [r2, #8]
 801023e:	2106      	movs	r1, #6
 8010240:	f361 0306 	bfi	r3, r1, #0, #7
 8010244:	7213      	strb	r3, [r2, #8]
            coel->infoheader.incomplete = 0;
 8010246:	683a      	ldr	r2, [r7, #0]
 8010248:	7a13      	ldrb	r3, [r2, #8]
 801024a:	f36f 13c7 	bfc	r3, #7, #1
 801024e:	7213      	strb	r3, [r2, #8]
            coel->infoheader.reserved = 0x00;
 8010250:	683b      	ldr	r3, [r7, #0]
 8010252:	2200      	movs	r2, #0
 8010254:	725a      	strb	r2, [r3, #9]
            coel->infoheader.fragmentsleft = htoes (0);
 8010256:	683b      	ldr	r3, [r7, #0]
 8010258:	2200      	movs	r2, #0
 801025a:	729a      	strb	r2, [r3, #10]
 801025c:	2200      	movs	r2, #0
 801025e:	72da      	strb	r2, [r3, #11]
            coel->index = htoes (index);
 8010260:	683b      	ldr	r3, [r7, #0]
 8010262:	8afa      	ldrh	r2, [r7, #22]
 8010264:	819a      	strh	r2, [r3, #12]
            coel->subindex = subindex;
 8010266:	683b      	ldr	r3, [r7, #0]
 8010268:	7d7a      	ldrb	r2, [r7, #21]
 801026a:	739a      	strb	r2, [r3, #14]
            coel->valueinfo = COE_VALUEINFO_ACCESS +
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	2207      	movs	r2, #7
 8010270:	73da      	strb	r2, [r3, #15]
               COE_VALUEINFO_OBJECT + COE_VALUEINFO_MAPPABLE;
            coel->datatype = htoes ((objd + nsub)->datatype);
 8010272:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8010276:	4613      	mov	r3, r2
 8010278:	009b      	lsls	r3, r3, #2
 801027a:	4413      	add	r3, r2
 801027c:	009b      	lsls	r3, r3, #2
 801027e:	461a      	mov	r2, r3
 8010280:	68bb      	ldr	r3, [r7, #8]
 8010282:	4413      	add	r3, r2
 8010284:	885a      	ldrh	r2, [r3, #2]
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	821a      	strh	r2, [r3, #16]
            coel->bitlength = htoes ((objd + nsub)->bitlength);
 801028a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801028e:	4613      	mov	r3, r2
 8010290:	009b      	lsls	r3, r3, #2
 8010292:	4413      	add	r3, r2
 8010294:	009b      	lsls	r3, r3, #2
 8010296:	461a      	mov	r2, r3
 8010298:	68bb      	ldr	r3, [r7, #8]
 801029a:	4413      	add	r3, r2
 801029c:	889a      	ldrh	r2, [r3, #4]
 801029e:	683b      	ldr	r3, [r7, #0]
 80102a0:	825a      	strh	r2, [r3, #18]
            coel->access = htoes ((objd + nsub)->flags);
 80102a2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80102a6:	4613      	mov	r3, r2
 80102a8:	009b      	lsls	r3, r3, #2
 80102aa:	4413      	add	r3, r2
 80102ac:	009b      	lsls	r3, r3, #2
 80102ae:	461a      	mov	r2, r3
 80102b0:	68bb      	ldr	r3, [r7, #8]
 80102b2:	4413      	add	r3, r2
 80102b4:	88da      	ldrh	r2, [r3, #6]
 80102b6:	683b      	ldr	r3, [r7, #0]
 80102b8:	829a      	strh	r2, [r3, #20]
            s = (uint8_t *) (objd + nsub)->name;
 80102ba:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80102be:	4613      	mov	r3, r2
 80102c0:	009b      	lsls	r3, r3, #2
 80102c2:	4413      	add	r3, r2
 80102c4:	009b      	lsls	r3, r3, #2
 80102c6:	461a      	mov	r2, r3
 80102c8:	68bb      	ldr	r3, [r7, #8]
 80102ca:	4413      	add	r3, r2
 80102cc:	689b      	ldr	r3, [r3, #8]
 80102ce:	623b      	str	r3, [r7, #32]
            d = (uint8_t *) &(coel->name);
 80102d0:	683b      	ldr	r3, [r7, #0]
 80102d2:	3316      	adds	r3, #22
 80102d4:	627b      	str	r3, [r7, #36]	@ 0x24
            while (*s && (n < (ESC_MBXDSIZE - 0x10)))
 80102d6:	e00c      	b.n	80102f2 <SDO_geted+0x14a>
            {
               *d = *s;
 80102d8:	6a3b      	ldr	r3, [r7, #32]
 80102da:	781a      	ldrb	r2, [r3, #0]
 80102dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102de:	701a      	strb	r2, [r3, #0]
               n++;
 80102e0:	7ffb      	ldrb	r3, [r7, #31]
 80102e2:	3301      	adds	r3, #1
 80102e4:	77fb      	strb	r3, [r7, #31]
               s++;
 80102e6:	6a3b      	ldr	r3, [r7, #32]
 80102e8:	3301      	adds	r3, #1
 80102ea:	623b      	str	r3, [r7, #32]
               d++;
 80102ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102ee:	3301      	adds	r3, #1
 80102f0:	627b      	str	r3, [r7, #36]	@ 0x24
            while (*s && (n < (ESC_MBXDSIZE - 0x10)))
 80102f2:	6a3b      	ldr	r3, [r7, #32]
 80102f4:	781b      	ldrb	r3, [r3, #0]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d005      	beq.n	8010306 <SDO_geted+0x15e>
 80102fa:	7ffa      	ldrb	r2, [r7, #31]
 80102fc:	4b14      	ldr	r3, [pc, #80]	@ (8010350 <SDO_geted+0x1a8>)
 80102fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010300:	3b16      	subs	r3, #22
 8010302:	429a      	cmp	r2, r3
 8010304:	d3e8      	bcc.n	80102d8 <SDO_geted+0x130>
            }
            *d = *s;
 8010306:	6a3b      	ldr	r3, [r7, #32]
 8010308:	781a      	ldrb	r2, [r3, #0]
 801030a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801030c:	701a      	strb	r2, [r3, #0]
            coel->mbxheader.length = htoes (0x10 + n);
 801030e:	7ffb      	ldrb	r3, [r7, #31]
 8010310:	b29b      	uxth	r3, r3
 8010312:	3310      	adds	r3, #16
 8010314:	b29a      	uxth	r2, r3
 8010316:	683b      	ldr	r3, [r7, #0]
 8010318:	801a      	strh	r2, [r3, #0]
            MBXcontrol[MBXout].state = MBXstate_outreq;
 801031a:	79fb      	ldrb	r3, [r7, #7]
 801031c:	4a0d      	ldr	r2, [pc, #52]	@ (8010354 <SDO_geted+0x1ac>)
 801031e:	2103      	movs	r1, #3
 8010320:	54d1      	strb	r1, [r2, r3]
            MBXcontrol[0].state = MBXstate_idle;
 8010322:	4b0c      	ldr	r3, [pc, #48]	@ (8010354 <SDO_geted+0x1ac>)
 8010324:	2200      	movs	r2, #0
 8010326:	701a      	strb	r2, [r3, #0]
            ESCvar.xoe = 0;
 8010328:	4b09      	ldr	r3, [pc, #36]	@ (8010350 <SDO_geted+0x1a8>)
 801032a:	2200      	movs	r2, #0
 801032c:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
   }
   else
   {
      SDO_infoerror (ABORT_NOOBJECT);
   }
}
 8010330:	e006      	b.n	8010340 <SDO_geted+0x198>
         SDO_infoerror (ABORT_NOSUBINDEX);
 8010332:	4809      	ldr	r0, [pc, #36]	@ (8010358 <SDO_geted+0x1b0>)
 8010334:	f7ff fc42 	bl	800fbbc <SDO_infoerror>
}
 8010338:	e002      	b.n	8010340 <SDO_geted+0x198>
      SDO_infoerror (ABORT_NOOBJECT);
 801033a:	4808      	ldr	r0, [pc, #32]	@ (801035c <SDO_geted+0x1b4>)
 801033c:	f7ff fc3e 	bl	800fbbc <SDO_infoerror>
}
 8010340:	bf00      	nop
 8010342:	3728      	adds	r7, #40	@ 0x28
 8010344:	46bd      	mov	sp, r7
 8010346:	bd80      	pop	{r7, pc}
 8010348:	24000508 	.word	0x24000508
 801034c:	080128d4 	.word	0x080128d4
 8010350:	24000be4 	.word	0x24000be4
 8010354:	24000b08 	.word	0x24000b08
 8010358:	06090011 	.word	0x06090011
 801035c:	06020000 	.word	0x06020000

08010360 <ESC_coeprocess>:
/** Main CoE function checking the status on current mailbox buffers carrying
 * data, distributing the mailboxes to appropriate CoE functions.
 * On Error an MBX_error or SDO Abort will be sent depending on error cause.
 */
void ESC_coeprocess (void)
{
 8010360:	b580      	push	{r7, lr}
 8010362:	b084      	sub	sp, #16
 8010364:	af00      	add	r7, sp, #0
   _MBXh *mbh;
   _COEsdo *coesdo;
   _COEobjdesc *coeobjdesc;
   uint16_t service;
   if (ESCvar.MBXrun == 0)
 8010366:	4b67      	ldr	r3, [pc, #412]	@ (8010504 <ESC_coeprocess+0x1a4>)
 8010368:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 801036c:	2b00      	cmp	r3, #0
 801036e:	f000 80c4 	beq.w	80104fa <ESC_coeprocess+0x19a>
   {
      return;
   }
   if (!ESCvar.xoe && (MBXcontrol[0].state == MBXstate_inclaim))
 8010372:	4b64      	ldr	r3, [pc, #400]	@ (8010504 <ESC_coeprocess+0x1a4>)
 8010374:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 8010378:	2b00      	cmp	r3, #0
 801037a:	d119      	bne.n	80103b0 <ESC_coeprocess+0x50>
 801037c:	4b62      	ldr	r3, [pc, #392]	@ (8010508 <ESC_coeprocess+0x1a8>)
 801037e:	781b      	ldrb	r3, [r3, #0]
 8010380:	2b01      	cmp	r3, #1
 8010382:	d115      	bne.n	80103b0 <ESC_coeprocess+0x50>
   {
      mbh = (_MBXh *) &MBX[0];
 8010384:	4b61      	ldr	r3, [pc, #388]	@ (801050c <ESC_coeprocess+0x1ac>)
 8010386:	60fb      	str	r3, [r7, #12]
      if (mbh->mbxtype == MBXCOE)
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	795b      	ldrb	r3, [r3, #5]
 801038c:	f003 030f 	and.w	r3, r3, #15
 8010390:	b2db      	uxtb	r3, r3
 8010392:	2b03      	cmp	r3, #3
 8010394:	d10c      	bne.n	80103b0 <ESC_coeprocess+0x50>
      {
         if (etohs (mbh->length) < COE_MINIMUM_LENGTH)
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	881b      	ldrh	r3, [r3, #0]
 801039a:	b29b      	uxth	r3, r3
 801039c:	2b07      	cmp	r3, #7
 801039e:	d803      	bhi.n	80103a8 <ESC_coeprocess+0x48>
         {
            MBX_error (MBXERR_INVALIDSIZE);
 80103a0:	2008      	movs	r0, #8
 80103a2:	f7fd f947 	bl	800d634 <MBX_error>
 80103a6:	e003      	b.n	80103b0 <ESC_coeprocess+0x50>
         }
         else
         {
            ESCvar.xoe = MBXCOE;
 80103a8:	4b56      	ldr	r3, [pc, #344]	@ (8010504 <ESC_coeprocess+0x1a4>)
 80103aa:	2203      	movs	r2, #3
 80103ac:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
         }
      }
   }
   if ((ESCvar.xoe == (MBXCOE + MBXODL)) && (!ESCvar.mbxoutpost))
 80103b0:	4b54      	ldr	r3, [pc, #336]	@ (8010504 <ESC_coeprocess+0x1a4>)
 80103b2:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 80103b6:	2b13      	cmp	r3, #19
 80103b8:	d106      	bne.n	80103c8 <ESC_coeprocess+0x68>
 80103ba:	4b52      	ldr	r3, [pc, #328]	@ (8010504 <ESC_coeprocess+0x1a4>)
 80103bc:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d101      	bne.n	80103c8 <ESC_coeprocess+0x68>
   {
      /* continue get OD list */
      SDO_getodlistcont ();
 80103c4:	f7ff fd56 	bl	800fe74 <SDO_getodlistcont>
   }
   if (ESCvar.xoe == MBXCOE)
 80103c8:	4b4e      	ldr	r3, [pc, #312]	@ (8010504 <ESC_coeprocess+0x1a4>)
 80103ca:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 80103ce:	2b03      	cmp	r3, #3
 80103d0:	f040 8094 	bne.w	80104fc <ESC_coeprocess+0x19c>
   {
      coesdo = (_COEsdo *) &MBX[0];
 80103d4:	4b4d      	ldr	r3, [pc, #308]	@ (801050c <ESC_coeprocess+0x1ac>)
 80103d6:	60bb      	str	r3, [r7, #8]
      coeobjdesc = (_COEobjdesc *) &MBX[0];
 80103d8:	4b4c      	ldr	r3, [pc, #304]	@ (801050c <ESC_coeprocess+0x1ac>)
 80103da:	607b      	str	r3, [r7, #4]
      service = etohs (coesdo->coeheader.numberservice) >> 12;
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	88db      	ldrh	r3, [r3, #6]
 80103e0:	0b1b      	lsrs	r3, r3, #12
 80103e2:	807b      	strh	r3, [r7, #2]
      if (service == COE_SDOREQUEST)
 80103e4:	887b      	ldrh	r3, [r7, #2]
 80103e6:	2b02      	cmp	r3, #2
 80103e8:	d142      	bne.n	8010470 <ESC_coeprocess+0x110>
      {
         if ((SDO_COMMAND(coesdo->command) == COE_COMMAND_UPLOADREQUEST)
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	7a1b      	ldrb	r3, [r3, #8]
 80103ee:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80103f2:	2b40      	cmp	r3, #64	@ 0x40
 80103f4:	d10f      	bne.n	8010416 <ESC_coeprocess+0xb6>
               && (etohs (coesdo->mbxheader.length) == COE_HEADERSIZE))
 80103f6:	68bb      	ldr	r3, [r7, #8]
 80103f8:	881b      	ldrh	r3, [r3, #0]
 80103fa:	2b0a      	cmp	r3, #10
 80103fc:	d10b      	bne.n	8010416 <ESC_coeprocess+0xb6>
         {
            /* initiate SDO upload request */
            if (SDO_COMPLETE_ACCESS(coesdo->command))
 80103fe:	68bb      	ldr	r3, [r7, #8]
 8010400:	7a1b      	ldrb	r3, [r3, #8]
 8010402:	f003 0310 	and.w	r3, r3, #16
 8010406:	2b00      	cmp	r3, #0
 8010408:	d002      	beq.n	8010410 <ESC_coeprocess+0xb0>
            {
               SDO_upload_complete_access ();
 801040a:	f7fe fe3d 	bl	800f088 <SDO_upload_complete_access>
            if (SDO_COMPLETE_ACCESS(coesdo->command))
 801040e:	e075      	b.n	80104fc <ESC_coeprocess+0x19c>
            }
            else
            {
               SDO_upload ();
 8010410:	f7fe fa66 	bl	800e8e0 <SDO_upload>
            if (SDO_COMPLETE_ACCESS(coesdo->command))
 8010414:	e072      	b.n	80104fc <ESC_coeprocess+0x19c>
            }
         }
         else if (((coesdo->command & 0xef) == COE_COMMAND_UPLOADSEGREQ)
 8010416:	68bb      	ldr	r3, [r7, #8]
 8010418:	7a1b      	ldrb	r3, [r3, #8]
 801041a:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 801041e:	2b60      	cmp	r3, #96	@ 0x60
 8010420:	d10b      	bne.n	801043a <ESC_coeprocess+0xda>
               && (etohs (coesdo->mbxheader.length) == COE_HEADERSIZE)
 8010422:	68bb      	ldr	r3, [r7, #8]
 8010424:	881b      	ldrh	r3, [r3, #0]
 8010426:	2b0a      	cmp	r3, #10
 8010428:	d107      	bne.n	801043a <ESC_coeprocess+0xda>
               && (ESCvar.segmented == MBXSEU))
 801042a:	4b36      	ldr	r3, [pc, #216]	@ (8010504 <ESC_coeprocess+0x1a4>)
 801042c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8010430:	2b40      	cmp	r3, #64	@ 0x40
 8010432:	d102      	bne.n	801043a <ESC_coeprocess+0xda>
         {
            /* SDO upload segment request */
            SDO_uploadsegment ();
 8010434:	f7fe ff46 	bl	800f2c4 <SDO_uploadsegment>
 8010438:	e060      	b.n	80104fc <ESC_coeprocess+0x19c>
         }
         else if (SDO_COMMAND(coesdo->command) == COE_COMMAND_DOWNLOADREQUEST)
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	7a1b      	ldrb	r3, [r3, #8]
 801043e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8010442:	2b20      	cmp	r3, #32
 8010444:	d10b      	bne.n	801045e <ESC_coeprocess+0xfe>
         {
            /* initiate SDO download request */
            if (SDO_COMPLETE_ACCESS(coesdo->command))
 8010446:	68bb      	ldr	r3, [r7, #8]
 8010448:	7a1b      	ldrb	r3, [r3, #8]
 801044a:	f003 0310 	and.w	r3, r3, #16
 801044e:	2b00      	cmp	r3, #0
 8010450:	d002      	beq.n	8010458 <ESC_coeprocess+0xf8>
            {
               SDO_download_complete_access ();
 8010452:	f7ff f9b5 	bl	800f7c0 <SDO_download_complete_access>
 8010456:	e051      	b.n	80104fc <ESC_coeprocess+0x19c>
            }
            else
            {
               SDO_download ();
 8010458:	f7fe ffee 	bl	800f438 <SDO_download>
 801045c:	e04e      	b.n	80104fc <ESC_coeprocess+0x19c>
            }
         }
         else if (SDO_COMMAND(coesdo->command) == COE_COMMAND_DOWNLOADSEGREQ)
 801045e:	68bb      	ldr	r3, [r7, #8]
 8010460:	7a1b      	ldrb	r3, [r3, #8]
 8010462:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8010466:	2b00      	cmp	r3, #0
 8010468:	d148      	bne.n	80104fc <ESC_coeprocess+0x19c>
         {
            /* SDO download segment request */
            SDO_downloadsegment ();
 801046a:	f7ff fabb 	bl	800f9e4 <SDO_downloadsegment>
 801046e:	e045      	b.n	80104fc <ESC_coeprocess+0x19c>
         }
      }
      /* initiate SDO get OD list */
      else
      {
         if ((service == COE_SDOINFORMATION)
 8010470:	887b      	ldrh	r3, [r7, #2]
 8010472:	2b08      	cmp	r3, #8
 8010474:	d109      	bne.n	801048a <ESC_coeprocess+0x12a>
               && (coeobjdesc->infoheader.opcode == 0x01))
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	7a1b      	ldrb	r3, [r3, #8]
 801047a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801047e:	b2db      	uxtb	r3, r3
 8010480:	2b01      	cmp	r3, #1
 8010482:	d102      	bne.n	801048a <ESC_coeprocess+0x12a>
         {
            SDO_getodlist ();
 8010484:	f7ff fbea 	bl	800fc5c <SDO_getodlist>
 8010488:	e038      	b.n	80104fc <ESC_coeprocess+0x19c>
         }
         /* initiate SDO get OD */
         else
         {
            if ((service == COE_SDOINFORMATION)
 801048a:	887b      	ldrh	r3, [r7, #2]
 801048c:	2b08      	cmp	r3, #8
 801048e:	d109      	bne.n	80104a4 <ESC_coeprocess+0x144>
                  && (coeobjdesc->infoheader.opcode == 0x03))
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	7a1b      	ldrb	r3, [r3, #8]
 8010494:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010498:	b2db      	uxtb	r3, r3
 801049a:	2b03      	cmp	r3, #3
 801049c:	d102      	bne.n	80104a4 <ESC_coeprocess+0x144>
            {
               SDO_getod ();
 801049e:	f7ff fd89 	bl	800ffb4 <SDO_getod>
 80104a2:	e02b      	b.n	80104fc <ESC_coeprocess+0x19c>
            }
            /* initiate SDO get ED */
            else
            {
               if ((service == COE_SDOINFORMATION)
 80104a4:	887b      	ldrh	r3, [r7, #2]
 80104a6:	2b08      	cmp	r3, #8
 80104a8:	d109      	bne.n	80104be <ESC_coeprocess+0x15e>
                     && (coeobjdesc->infoheader.opcode == 0x05))
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	7a1b      	ldrb	r3, [r3, #8]
 80104ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80104b2:	b2db      	uxtb	r3, r3
 80104b4:	2b05      	cmp	r3, #5
 80104b6:	d102      	bne.n	80104be <ESC_coeprocess+0x15e>
               {
                  SDO_geted ();
 80104b8:	f7ff fe76 	bl	80101a8 <SDO_geted>
 80104bc:	e01e      	b.n	80104fc <ESC_coeprocess+0x19c>
               }
               else
               {
                  /* COE not recognised above */
                  if (ESCvar.xoe == MBXCOE)
 80104be:	4b11      	ldr	r3, [pc, #68]	@ (8010504 <ESC_coeprocess+0x1a4>)
 80104c0:	f893 308e 	ldrb.w	r3, [r3, #142]	@ 0x8e
 80104c4:	2b03      	cmp	r3, #3
 80104c6:	d119      	bne.n	80104fc <ESC_coeprocess+0x19c>
                  {
                     if (service == 0)
 80104c8:	887b      	ldrh	r3, [r7, #2]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d103      	bne.n	80104d6 <ESC_coeprocess+0x176>
                     {
                        MBX_error (MBXERR_INVALIDHEADER);
 80104ce:	2005      	movs	r0, #5
 80104d0:	f7fd f8b0 	bl	800d634 <MBX_error>
 80104d4:	e009      	b.n	80104ea <ESC_coeprocess+0x18a>
                     }
                     else
                     {
                        SDO_abort (0, etohs (coesdo->index), coesdo->subindex, ABORT_UNSUPPORTED);
 80104d6:	68bb      	ldr	r3, [r7, #8]
 80104d8:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80104dc:	b299      	uxth	r1, r3
 80104de:	68bb      	ldr	r3, [r7, #8]
 80104e0:	7ada      	ldrb	r2, [r3, #11]
 80104e2:	4b0b      	ldr	r3, [pc, #44]	@ (8010510 <ESC_coeprocess+0x1b0>)
 80104e4:	2000      	movs	r0, #0
 80104e6:	f7fe f991 	bl	800e80c <SDO_abort>
                     }
                     MBXcontrol[0].state = MBXstate_idle;
 80104ea:	4b07      	ldr	r3, [pc, #28]	@ (8010508 <ESC_coeprocess+0x1a8>)
 80104ec:	2200      	movs	r2, #0
 80104ee:	701a      	strb	r2, [r3, #0]
                     ESCvar.xoe = 0;
 80104f0:	4b04      	ldr	r3, [pc, #16]	@ (8010504 <ESC_coeprocess+0x1a4>)
 80104f2:	2200      	movs	r2, #0
 80104f4:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
 80104f8:	e000      	b.n	80104fc <ESC_coeprocess+0x19c>
      return;
 80104fa:	bf00      	nop
               }
            }
         }
      }
   }
}
 80104fc:	3710      	adds	r7, #16
 80104fe:	46bd      	mov	sp, r7
 8010500:	bd80      	pop	{r7, pc}
 8010502:	bf00      	nop
 8010504:	24000be4 	.word	0x24000be4
 8010508:	24000b08 	.word	0x24000b08
 801050c:	24000508 	.word	0x24000508
 8010510:	06010000 	.word	0x06010000

08010514 <COE_bitsliceGet>:
 * @param[in] offset = start offset
 * @param[in] length = number of bits to get
 * @return bitslice value
 */
static uint64_t COE_bitsliceGet (uint64_t * bitmap, unsigned int offset, unsigned int length)
{
 8010514:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010518:	b092      	sub	sp, #72	@ 0x48
 801051a:	af00      	add	r7, sp, #0
 801051c:	6278      	str	r0, [r7, #36]	@ 0x24
 801051e:	6239      	str	r1, [r7, #32]
 8010520:	61fa      	str	r2, [r7, #28]
   const unsigned int word_offset = offset / 64;
 8010522:	6a3b      	ldr	r3, [r7, #32]
 8010524:	099b      	lsrs	r3, r3, #6
 8010526:	63fb      	str	r3, [r7, #60]	@ 0x3c
   const unsigned int bit_offset = offset % 64;
 8010528:	6a3b      	ldr	r3, [r7, #32]
 801052a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801052e:	63bb      	str	r3, [r7, #56]	@ 0x38
   const uint64_t mask = (length == 64) ? UINT64_MAX : (1ULL << length) - 1;
 8010530:	69fb      	ldr	r3, [r7, #28]
 8010532:	2b40      	cmp	r3, #64	@ 0x40
 8010534:	d018      	beq.n	8010568 <COE_bitsliceGet+0x54>
 8010536:	f04f 0201 	mov.w	r2, #1
 801053a:	f04f 0300 	mov.w	r3, #0
 801053e:	69fe      	ldr	r6, [r7, #28]
 8010540:	f1a6 0120 	sub.w	r1, r6, #32
 8010544:	f1c6 0020 	rsb	r0, r6, #32
 8010548:	fa03 f506 	lsl.w	r5, r3, r6
 801054c:	fa02 f101 	lsl.w	r1, r2, r1
 8010550:	430d      	orrs	r5, r1
 8010552:	fa22 f000 	lsr.w	r0, r2, r0
 8010556:	4305      	orrs	r5, r0
 8010558:	fa02 f406 	lsl.w	r4, r2, r6
 801055c:	1e63      	subs	r3, r4, #1
 801055e:	613b      	str	r3, [r7, #16]
 8010560:	f145 33ff 	adc.w	r3, r5, #4294967295
 8010564:	617b      	str	r3, [r7, #20]
 8010566:	e005      	b.n	8010574 <COE_bitsliceGet+0x60>
 8010568:	f04f 33ff 	mov.w	r3, #4294967295
 801056c:	f04f 34ff 	mov.w	r4, #4294967295
 8010570:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8010574:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8010578:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
   uint64_t w0;
   uint64_t w1 = 0;
 801057c:	f04f 0200 	mov.w	r2, #0
 8010580:	f04f 0300 	mov.w	r3, #0
 8010584:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

   /* Get the least significant word */
   w0 = bitmap[word_offset];
 8010588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801058a:	00db      	lsls	r3, r3, #3
 801058c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801058e:	4413      	add	r3, r2
 8010590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010594:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
   w0 = w0 >> bit_offset;
 8010598:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801059c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801059e:	f1c1 0420 	rsb	r4, r1, #32
 80105a2:	f1a1 0020 	sub.w	r0, r1, #32
 80105a6:	fa22 fa01 	lsr.w	sl, r2, r1
 80105aa:	fa03 f404 	lsl.w	r4, r3, r4
 80105ae:	ea4a 0a04 	orr.w	sl, sl, r4
 80105b2:	fa23 f000 	lsr.w	r0, r3, r0
 80105b6:	ea4a 0a00 	orr.w	sl, sl, r0
 80105ba:	fa23 fb01 	lsr.w	fp, r3, r1
 80105be:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28

   /* Get the most significant word, if required */
   if (length + bit_offset > 64)
 80105c2:	69fa      	ldr	r2, [r7, #28]
 80105c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105c6:	4413      	add	r3, r2
 80105c8:	2b40      	cmp	r3, #64	@ 0x40
 80105ca:	d91f      	bls.n	801060c <COE_bitsliceGet+0xf8>
   {
      w1 = bitmap[word_offset + 1];
 80105cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80105ce:	3301      	adds	r3, #1
 80105d0:	00db      	lsls	r3, r3, #3
 80105d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80105d4:	4413      	add	r3, r2
 80105d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105da:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
      w1 = w1 << (64 - bit_offset);
 80105de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105e0:	f1c3 0140 	rsb	r1, r3, #64	@ 0x40
 80105e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80105e8:	f1a1 0420 	sub.w	r4, r1, #32
 80105ec:	f1c1 0020 	rsb	r0, r1, #32
 80105f0:	fa03 f901 	lsl.w	r9, r3, r1
 80105f4:	fa02 f404 	lsl.w	r4, r2, r4
 80105f8:	ea49 0904 	orr.w	r9, r9, r4
 80105fc:	fa22 f000 	lsr.w	r0, r2, r0
 8010600:	ea49 0900 	orr.w	r9, r9, r0
 8010604:	fa02 f801 	lsl.w	r8, r2, r1
 8010608:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40
   }

   w0 = (w1 | w0);
 801060c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8010610:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8010614:	ea40 0402 	orr.w	r4, r0, r2
 8010618:	603c      	str	r4, [r7, #0]
 801061a:	430b      	orrs	r3, r1
 801061c:	607b      	str	r3, [r7, #4]
 801061e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8010622:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
   return (w0 & mask);
 8010626:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 801062a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 801062e:	ea00 0402 	and.w	r4, r0, r2
 8010632:	60bc      	str	r4, [r7, #8]
 8010634:	400b      	ands	r3, r1
 8010636:	60fb      	str	r3, [r7, #12]
 8010638:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 801063c:	4610      	mov	r0, r2
 801063e:	4619      	mov	r1, r3
 8010640:	3748      	adds	r7, #72	@ 0x48
 8010642:	46bd      	mov	sp, r7
 8010644:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010648:	4770      	bx	lr

0801064a <COE_bitsliceSet>:
 * @param[in] length = number of bits to set
 * @param[in] value  = value to set
 */
static void COE_bitsliceSet (uint64_t * bitmap, unsigned int offset, unsigned int length,
                             uint64_t value)
{
 801064a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 801064e:	b0aa      	sub	sp, #168	@ 0xa8
 8010650:	af00      	add	r7, sp, #0
 8010652:	6678      	str	r0, [r7, #100]	@ 0x64
 8010654:	6639      	str	r1, [r7, #96]	@ 0x60
 8010656:	65fa      	str	r2, [r7, #92]	@ 0x5c
   const unsigned int word_offset = offset / 64;
 8010658:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801065a:	099b      	lsrs	r3, r3, #6
 801065c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   const unsigned int bit_offset = offset % 64;
 8010660:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010662:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010666:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   const uint64_t mask = (length == 64) ? UINT64_MAX : (1ULL << length) - 1;
 801066a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801066c:	2b40      	cmp	r3, #64	@ 0x40
 801066e:	d018      	beq.n	80106a2 <COE_bitsliceSet+0x58>
 8010670:	f04f 0201 	mov.w	r2, #1
 8010674:	f04f 0300 	mov.w	r3, #0
 8010678:	6dfe      	ldr	r6, [r7, #92]	@ 0x5c
 801067a:	f1a6 0120 	sub.w	r1, r6, #32
 801067e:	f1c6 0020 	rsb	r0, r6, #32
 8010682:	fa03 f506 	lsl.w	r5, r3, r6
 8010686:	fa02 f101 	lsl.w	r1, r2, r1
 801068a:	430d      	orrs	r5, r1
 801068c:	fa22 f000 	lsr.w	r0, r2, r0
 8010690:	4305      	orrs	r5, r0
 8010692:	fa02 f406 	lsl.w	r4, r2, r6
 8010696:	1e63      	subs	r3, r4, #1
 8010698:	643b      	str	r3, [r7, #64]	@ 0x40
 801069a:	f145 33ff 	adc.w	r3, r5, #4294967295
 801069e:	647b      	str	r3, [r7, #68]	@ 0x44
 80106a0:	e005      	b.n	80106ae <COE_bitsliceSet+0x64>
 80106a2:	f04f 33ff 	mov.w	r3, #4294967295
 80106a6:	f04f 34ff 	mov.w	r4, #4294967295
 80106aa:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
 80106ae:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80106b2:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
   const uint64_t mask0 = mask << bit_offset;
 80106b6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80106ba:	f8d7 40a0 	ldr.w	r4, [r7, #160]	@ 0xa0
 80106be:	f1a4 0120 	sub.w	r1, r4, #32
 80106c2:	f1c4 0020 	rsb	r0, r4, #32
 80106c6:	fa03 f904 	lsl.w	r9, r3, r4
 80106ca:	fa02 f101 	lsl.w	r1, r2, r1
 80106ce:	ea49 0901 	orr.w	r9, r9, r1
 80106d2:	fa22 f000 	lsr.w	r0, r2, r0
 80106d6:	ea49 0900 	orr.w	r9, r9, r0
 80106da:	fa02 f804 	lsl.w	r8, r2, r4
 80106de:	e9c7 8924 	strd	r8, r9, [r7, #144]	@ 0x90
   uint64_t v0 = value << bit_offset;
 80106e2:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 80106e6:	f8d7 40a0 	ldr.w	r4, [r7, #160]	@ 0xa0
 80106ea:	f1a4 0120 	sub.w	r1, r4, #32
 80106ee:	f1c4 0020 	rsb	r0, r4, #32
 80106f2:	fa03 fb04 	lsl.w	fp, r3, r4
 80106f6:	fa02 f101 	lsl.w	r1, r2, r1
 80106fa:	ea4b 0b01 	orr.w	fp, fp, r1
 80106fe:	fa22 f000 	lsr.w	r0, r2, r0
 8010702:	ea4b 0b00 	orr.w	fp, fp, r0
 8010706:	fa02 fa04 	lsl.w	sl, r2, r4
 801070a:	e9c7 ab22 	strd	sl, fp, [r7, #136]	@ 0x88
   uint64_t w0 = bitmap[word_offset];
 801070e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010712:	00da      	lsls	r2, r3, #3
 8010714:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010716:	4413      	add	r3, r2
 8010718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801071c:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80

   /* Set the least significant word */
   w0 = (w0 & ~mask0) | (v0 & mask0);
 8010720:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8010724:	43d1      	mvns	r1, r2
 8010726:	63b9      	str	r1, [r7, #56]	@ 0x38
 8010728:	43db      	mvns	r3, r3
 801072a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801072c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8010730:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8010734:	4621      	mov	r1, r4
 8010736:	4011      	ands	r1, r2
 8010738:	6339      	str	r1, [r7, #48]	@ 0x30
 801073a:	4629      	mov	r1, r5
 801073c:	4019      	ands	r1, r3
 801073e:	6379      	str	r1, [r7, #52]	@ 0x34
 8010740:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8010744:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8010748:	ea00 0402 	and.w	r4, r0, r2
 801074c:	62bc      	str	r4, [r7, #40]	@ 0x28
 801074e:	400b      	ands	r3, r1
 8010750:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010752:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8010756:	4623      	mov	r3, r4
 8010758:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 801075c:	4602      	mov	r2, r0
 801075e:	4313      	orrs	r3, r2
 8010760:	60bb      	str	r3, [r7, #8]
 8010762:	462b      	mov	r3, r5
 8010764:	460a      	mov	r2, r1
 8010766:	4313      	orrs	r3, r2
 8010768:	60fb      	str	r3, [r7, #12]
 801076a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 801076e:	e9c7 3420 	strd	r3, r4, [r7, #128]	@ 0x80
   bitmap[word_offset] = w0;
 8010772:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010776:	00db      	lsls	r3, r3, #3
 8010778:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801077a:	18d1      	adds	r1, r2, r3
 801077c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8010780:	e9c1 2300 	strd	r2, r3, [r1]

   /* Set the most significant word, if required */
   if (length + bit_offset > 64)
 8010784:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010786:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801078a:	4413      	add	r3, r2
 801078c:	2b40      	cmp	r3, #64	@ 0x40
 801078e:	d976      	bls.n	801087e <COE_bitsliceSet+0x234>
   {
      const uint64_t mask1 = mask >> (64 - bit_offset);
 8010790:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010794:	f1c3 0440 	rsb	r4, r3, #64	@ 0x40
 8010798:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 801079c:	f1c4 0120 	rsb	r1, r4, #32
 80107a0:	f1a4 0020 	sub.w	r0, r4, #32
 80107a4:	fa22 f504 	lsr.w	r5, r2, r4
 80107a8:	653d      	str	r5, [r7, #80]	@ 0x50
 80107aa:	fa03 f101 	lsl.w	r1, r3, r1
 80107ae:	6d3d      	ldr	r5, [r7, #80]	@ 0x50
 80107b0:	430d      	orrs	r5, r1
 80107b2:	653d      	str	r5, [r7, #80]	@ 0x50
 80107b4:	fa23 f000 	lsr.w	r0, r3, r0
 80107b8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80107ba:	4301      	orrs	r1, r0
 80107bc:	6539      	str	r1, [r7, #80]	@ 0x50
 80107be:	40e3      	lsrs	r3, r4
 80107c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80107c2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 80107c6:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
      uint64_t v1 = value >> (64 - bit_offset);
 80107ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80107ce:	f1c3 0040 	rsb	r0, r3, #64	@ 0x40
 80107d2:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 80107d6:	f1c0 0420 	rsb	r4, r0, #32
 80107da:	f1a0 0120 	sub.w	r1, r0, #32
 80107de:	fa22 f500 	lsr.w	r5, r2, r0
 80107e2:	64bd      	str	r5, [r7, #72]	@ 0x48
 80107e4:	fa03 f404 	lsl.w	r4, r3, r4
 80107e8:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 80107ea:	4325      	orrs	r5, r4
 80107ec:	64bd      	str	r5, [r7, #72]	@ 0x48
 80107ee:	fa23 f101 	lsr.w	r1, r3, r1
 80107f2:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 80107f4:	430c      	orrs	r4, r1
 80107f6:	64bc      	str	r4, [r7, #72]	@ 0x48
 80107f8:	40c3      	lsrs	r3, r0
 80107fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80107fc:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8010800:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
      uint64_t w1 = bitmap[word_offset + 1];
 8010804:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010808:	3301      	adds	r3, #1
 801080a:	00db      	lsls	r3, r3, #3
 801080c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801080e:	4413      	add	r3, r2
 8010810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010814:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68

      w1 = (w1 & ~mask1) | (v1 & mask1);
 8010818:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 801081c:	43d1      	mvns	r1, r2
 801081e:	6239      	str	r1, [r7, #32]
 8010820:	43db      	mvns	r3, r3
 8010822:	627b      	str	r3, [r7, #36]	@ 0x24
 8010824:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8010828:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 801082c:	4621      	mov	r1, r4
 801082e:	4011      	ands	r1, r2
 8010830:	61b9      	str	r1, [r7, #24]
 8010832:	4629      	mov	r1, r5
 8010834:	4019      	ands	r1, r3
 8010836:	61f9      	str	r1, [r7, #28]
 8010838:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 801083c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8010840:	ea00 0402 	and.w	r4, r0, r2
 8010844:	613c      	str	r4, [r7, #16]
 8010846:	400b      	ands	r3, r1
 8010848:	617b      	str	r3, [r7, #20]
 801084a:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 801084e:	4623      	mov	r3, r4
 8010850:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8010854:	4602      	mov	r2, r0
 8010856:	4313      	orrs	r3, r2
 8010858:	603b      	str	r3, [r7, #0]
 801085a:	462b      	mov	r3, r5
 801085c:	460a      	mov	r2, r1
 801085e:	4313      	orrs	r3, r2
 8010860:	607b      	str	r3, [r7, #4]
 8010862:	e9d7 3400 	ldrd	r3, r4, [r7]
 8010866:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
      bitmap[word_offset + 1] = w1;
 801086a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801086e:	3301      	adds	r3, #1
 8010870:	00db      	lsls	r3, r3, #3
 8010872:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010874:	18d1      	adds	r1, r2, r3
 8010876:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 801087a:	e9c1 2300 	strd	r2, r3, [r1]
   }
}
 801087e:	bf00      	nop
 8010880:	37a8      	adds	r7, #168	@ 0xa8
 8010882:	46bd      	mov	sp, r7
 8010884:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010888:	4770      	bx	lr
	...

0801088c <COE_getValue>:
 *
 * @param[in] obj   = object description
 * @return object value
 */
static uint64_t COE_getValue (const _objd * obj)
{
 801088c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010890:	b084      	sub	sp, #16
 8010892:	af00      	add	r7, sp, #0
 8010894:	6078      	str	r0, [r7, #4]
   uint64_t value = 0;
 8010896:	f04f 0200 	mov.w	r2, #0
 801089a:	f04f 0300 	mov.w	r3, #0
 801089e:	e9c7 2302 	strd	r2, r3, [r7, #8]

   /* TODO: const data */

   switch(obj->datatype)
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	885b      	ldrh	r3, [r3, #2]
 80108a6:	3b01      	subs	r3, #1
 80108a8:	2b36      	cmp	r3, #54	@ 0x36
 80108aa:	f200 8095 	bhi.w	80109d8 <COE_getValue+0x14c>
 80108ae:	a201      	add	r2, pc, #4	@ (adr r2, 80108b4 <COE_getValue+0x28>)
 80108b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108b4:	08010991 	.word	0x08010991
 80108b8:	08010991 	.word	0x08010991
 80108bc:	080109a5 	.word	0x080109a5
 80108c0:	080109b9 	.word	0x080109b9
 80108c4:	08010991 	.word	0x08010991
 80108c8:	080109a5 	.word	0x080109a5
 80108cc:	080109b9 	.word	0x080109b9
 80108d0:	080109b9 	.word	0x080109b9
 80108d4:	080109d9 	.word	0x080109d9
 80108d8:	080109d9 	.word	0x080109d9
 80108dc:	080109d9 	.word	0x080109d9
 80108e0:	080109d9 	.word	0x080109d9
 80108e4:	080109d9 	.word	0x080109d9
 80108e8:	080109d9 	.word	0x080109d9
 80108ec:	080109d9 	.word	0x080109d9
 80108f0:	080109d9 	.word	0x080109d9
 80108f4:	080109cb 	.word	0x080109cb
 80108f8:	080109d9 	.word	0x080109d9
 80108fc:	080109d9 	.word	0x080109d9
 8010900:	080109d9 	.word	0x080109d9
 8010904:	080109cb 	.word	0x080109cb
 8010908:	080109d9 	.word	0x080109d9
 801090c:	080109d9 	.word	0x080109d9
 8010910:	080109d9 	.word	0x080109d9
 8010914:	080109d9 	.word	0x080109d9
 8010918:	080109d9 	.word	0x080109d9
 801091c:	080109cb 	.word	0x080109cb
 8010920:	080109d9 	.word	0x080109d9
 8010924:	080109d9 	.word	0x080109d9
 8010928:	080109d9 	.word	0x080109d9
 801092c:	080109d9 	.word	0x080109d9
 8010930:	080109d9 	.word	0x080109d9
 8010934:	080109d9 	.word	0x080109d9
 8010938:	080109d9 	.word	0x080109d9
 801093c:	080109d9 	.word	0x080109d9
 8010940:	080109d9 	.word	0x080109d9
 8010944:	080109d9 	.word	0x080109d9
 8010948:	080109d9 	.word	0x080109d9
 801094c:	080109d9 	.word	0x080109d9
 8010950:	080109d9 	.word	0x080109d9
 8010954:	080109d9 	.word	0x080109d9
 8010958:	080109d9 	.word	0x080109d9
 801095c:	080109d9 	.word	0x080109d9
 8010960:	080109d9 	.word	0x080109d9
 8010964:	08010991 	.word	0x08010991
 8010968:	080109a5 	.word	0x080109a5
 801096c:	080109b9 	.word	0x080109b9
 8010970:	08010991 	.word	0x08010991
 8010974:	08010991 	.word	0x08010991
 8010978:	08010991 	.word	0x08010991
 801097c:	08010991 	.word	0x08010991
 8010980:	08010991 	.word	0x08010991
 8010984:	08010991 	.word	0x08010991
 8010988:	08010991 	.word	0x08010991
 801098c:	08010991 	.word	0x08010991
   case DTYPE_BIT8:
   case DTYPE_BOOLEAN:
   case DTYPE_UNSIGNED8:
   case DTYPE_INTEGER8:
   case DTYPE_BITARR8:
      value = *(uint8_t *)obj->data;
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	691b      	ldr	r3, [r3, #16]
 8010994:	781b      	ldrb	r3, [r3, #0]
 8010996:	b2db      	uxtb	r3, r3
 8010998:	2200      	movs	r2, #0
 801099a:	469a      	mov	sl, r3
 801099c:	4693      	mov	fp, r2
 801099e:	e9c7 ab02 	strd	sl, fp, [r7, #8]
      break;
 80109a2:	e020      	b.n	80109e6 <COE_getValue+0x15a>

   case DTYPE_UNSIGNED16:
   case DTYPE_INTEGER16:
   case DTYPE_BITARR16:
      value = *(uint16_t *)obj->data;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	691b      	ldr	r3, [r3, #16]
 80109a8:	881b      	ldrh	r3, [r3, #0]
 80109aa:	b29b      	uxth	r3, r3
 80109ac:	2200      	movs	r2, #0
 80109ae:	4698      	mov	r8, r3
 80109b0:	4691      	mov	r9, r2
 80109b2:	e9c7 8902 	strd	r8, r9, [r7, #8]
      break;
 80109b6:	e016      	b.n	80109e6 <COE_getValue+0x15a>

   case DTYPE_REAL32:
   case DTYPE_UNSIGNED32:
   case DTYPE_INTEGER32:
   case DTYPE_BITARR32:
      value = *(uint32_t *)obj->data;
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	691b      	ldr	r3, [r3, #16]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	2200      	movs	r2, #0
 80109c0:	461c      	mov	r4, r3
 80109c2:	4615      	mov	r5, r2
 80109c4:	e9c7 4502 	strd	r4, r5, [r7, #8]
      break;
 80109c8:	e00d      	b.n	80109e6 <COE_getValue+0x15a>

   case DTYPE_REAL64:
   case DTYPE_UNSIGNED64:
   case DTYPE_INTEGER64:
      /* FIXME: must be atomic */
      value = *(uint64_t *)obj->data;
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	691b      	ldr	r3, [r3, #16]
 80109ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109d2:	e9c7 2302 	strd	r2, r3, [r7, #8]
      break;
 80109d6:	e006      	b.n	80109e6 <COE_getValue+0x15a>

   default:
      CC_ASSERT (0);
 80109d8:	4b07      	ldr	r3, [pc, #28]	@ (80109f8 <COE_getValue+0x16c>)
 80109da:	4a08      	ldr	r2, [pc, #32]	@ (80109fc <COE_getValue+0x170>)
 80109dc:	f240 618b 	movw	r1, #1675	@ 0x68b
 80109e0:	4807      	ldr	r0, [pc, #28]	@ (8010a00 <COE_getValue+0x174>)
 80109e2:	f000 fb2f 	bl	8011044 <__assert_func>
   }

   return value;
 80109e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 80109ea:	4610      	mov	r0, r2
 80109ec:	4619      	mov	r1, r3
 80109ee:	3710      	adds	r7, #16
 80109f0:	46bd      	mov	sp, r7
 80109f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80109f6:	bf00      	nop
 80109f8:	08011ff4 	.word	0x08011ff4
 80109fc:	0801205c 	.word	0x0801205c
 8010a00:	08011ff8 	.word	0x08011ff8

08010a04 <COE_setValue>:
 *
 * @param[in] obj   = object description
 * @param[in] value = new value
 */
static void COE_setValue (const _objd * obj, uint64_t value)
{
 8010a04:	b480      	push	{r7}
 8010a06:	b085      	sub	sp, #20
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	60f8      	str	r0, [r7, #12]
 8010a0c:	e9c7 2300 	strd	r2, r3, [r7]
   switch(obj->datatype)
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	885b      	ldrh	r3, [r3, #2]
 8010a14:	3b01      	subs	r3, #1
 8010a16:	2b36      	cmp	r3, #54	@ 0x36
 8010a18:	f200 8088 	bhi.w	8010b2c <COE_setValue+0x128>
 8010a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8010a24 <COE_setValue+0x20>)
 8010a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a22:	bf00      	nop
 8010a24:	08010b01 	.word	0x08010b01
 8010a28:	08010b01 	.word	0x08010b01
 8010a2c:	08010b0b 	.word	0x08010b0b
 8010a30:	08010b15 	.word	0x08010b15
 8010a34:	08010b01 	.word	0x08010b01
 8010a38:	08010b0b 	.word	0x08010b0b
 8010a3c:	08010b15 	.word	0x08010b15
 8010a40:	08010b15 	.word	0x08010b15
 8010a44:	08010b2d 	.word	0x08010b2d
 8010a48:	08010b2d 	.word	0x08010b2d
 8010a4c:	08010b2d 	.word	0x08010b2d
 8010a50:	08010b2d 	.word	0x08010b2d
 8010a54:	08010b2d 	.word	0x08010b2d
 8010a58:	08010b2d 	.word	0x08010b2d
 8010a5c:	08010b2d 	.word	0x08010b2d
 8010a60:	08010b2d 	.word	0x08010b2d
 8010a64:	08010b1f 	.word	0x08010b1f
 8010a68:	08010b2d 	.word	0x08010b2d
 8010a6c:	08010b2d 	.word	0x08010b2d
 8010a70:	08010b2d 	.word	0x08010b2d
 8010a74:	08010b1f 	.word	0x08010b1f
 8010a78:	08010b2d 	.word	0x08010b2d
 8010a7c:	08010b2d 	.word	0x08010b2d
 8010a80:	08010b2d 	.word	0x08010b2d
 8010a84:	08010b2d 	.word	0x08010b2d
 8010a88:	08010b2d 	.word	0x08010b2d
 8010a8c:	08010b1f 	.word	0x08010b1f
 8010a90:	08010b2d 	.word	0x08010b2d
 8010a94:	08010b2d 	.word	0x08010b2d
 8010a98:	08010b2d 	.word	0x08010b2d
 8010a9c:	08010b2d 	.word	0x08010b2d
 8010aa0:	08010b2d 	.word	0x08010b2d
 8010aa4:	08010b2d 	.word	0x08010b2d
 8010aa8:	08010b2d 	.word	0x08010b2d
 8010aac:	08010b2d 	.word	0x08010b2d
 8010ab0:	08010b2d 	.word	0x08010b2d
 8010ab4:	08010b2d 	.word	0x08010b2d
 8010ab8:	08010b2d 	.word	0x08010b2d
 8010abc:	08010b2d 	.word	0x08010b2d
 8010ac0:	08010b2d 	.word	0x08010b2d
 8010ac4:	08010b2d 	.word	0x08010b2d
 8010ac8:	08010b2d 	.word	0x08010b2d
 8010acc:	08010b2d 	.word	0x08010b2d
 8010ad0:	08010b2d 	.word	0x08010b2d
 8010ad4:	08010b01 	.word	0x08010b01
 8010ad8:	08010b0b 	.word	0x08010b0b
 8010adc:	08010b15 	.word	0x08010b15
 8010ae0:	08010b01 	.word	0x08010b01
 8010ae4:	08010b01 	.word	0x08010b01
 8010ae8:	08010b01 	.word	0x08010b01
 8010aec:	08010b01 	.word	0x08010b01
 8010af0:	08010b01 	.word	0x08010b01
 8010af4:	08010b01 	.word	0x08010b01
 8010af8:	08010b01 	.word	0x08010b01
 8010afc:	08010b01 	.word	0x08010b01
   case DTYPE_BIT8:
   case DTYPE_BOOLEAN:
   case DTYPE_UNSIGNED8:
   case DTYPE_INTEGER8:
   case DTYPE_BITARR8:
      *(uint8_t *)obj->data = value & UINT8_MAX;
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	691b      	ldr	r3, [r3, #16]
 8010b04:	783a      	ldrb	r2, [r7, #0]
 8010b06:	701a      	strb	r2, [r3, #0]
      break;
 8010b08:	e011      	b.n	8010b2e <COE_setValue+0x12a>

   case DTYPE_UNSIGNED16:
   case DTYPE_INTEGER16:
   case DTYPE_BITARR16:
      *(uint16_t *)obj->data = value & UINT16_MAX;
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	691b      	ldr	r3, [r3, #16]
 8010b0e:	883a      	ldrh	r2, [r7, #0]
 8010b10:	801a      	strh	r2, [r3, #0]
      break;
 8010b12:	e00c      	b.n	8010b2e <COE_setValue+0x12a>

   case DTYPE_REAL32:
   case DTYPE_UNSIGNED32:
   case DTYPE_INTEGER32:
   case DTYPE_BITARR32:
      *(uint32_t *)obj->data = value & UINT32_MAX;
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	691b      	ldr	r3, [r3, #16]
 8010b18:	683a      	ldr	r2, [r7, #0]
 8010b1a:	601a      	str	r2, [r3, #0]
      break;
 8010b1c:	e007      	b.n	8010b2e <COE_setValue+0x12a>

   case DTYPE_REAL64:
   case DTYPE_UNSIGNED64:
   case DTYPE_INTEGER64:
      /* FIXME: must be atomic */
      *(uint64_t *)obj->data = value;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	6919      	ldr	r1, [r3, #16]
 8010b22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010b26:	e9c1 2300 	strd	r2, r3, [r1]
      break;
 8010b2a:	e000      	b.n	8010b2e <COE_setValue+0x12a>

   default:
      DPRINT ("ignored\n");
      break;
 8010b2c:	bf00      	nop
   }
}
 8010b2e:	bf00      	nop
 8010b30:	3714      	adds	r7, #20
 8010b32:	46bd      	mov	sp, r7
 8010b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b38:	4770      	bx	lr
 8010b3a:	bf00      	nop

08010b3c <COE_initDefaultValues>:

/**
 * Init default values for SDO objects
 */
void COE_initDefaultValues (void)
{
 8010b3c:	b5b0      	push	{r4, r5, r7, lr}
 8010b3e:	b084      	sub	sp, #16
 8010b40:	af00      	add	r7, sp, #0
   const _objd *objd;
   int n;
   uint8_t maxsub;

   /* Let application decide if initialization will be skipped */
   if (ESCvar.skip_default_initialization)
 8010b42:	4b32      	ldr	r3, [pc, #200]	@ (8010c0c <COE_initDefaultValues+0xd0>)
 8010b44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d15a      	bne.n	8010c02 <COE_initDefaultValues+0xc6>
   {
      return;
   }

   /* Set default values from object descriptor */
   for (n = 0; SDOobjects[n].index != 0xffff; n++)
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	60bb      	str	r3, [r7, #8]
 8010b50:	e046      	b.n	8010be0 <COE_initDefaultValues+0xa4>
   {
      objd = SDOobjects[n].objdesc;
 8010b52:	4a2f      	ldr	r2, [pc, #188]	@ (8010c10 <COE_initDefaultValues+0xd4>)
 8010b54:	68bb      	ldr	r3, [r7, #8]
 8010b56:	011b      	lsls	r3, r3, #4
 8010b58:	4413      	add	r3, r2
 8010b5a:	330c      	adds	r3, #12
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	607b      	str	r3, [r7, #4]
      maxsub = SDOobjects[n].maxsub;
 8010b60:	4a2b      	ldr	r2, [pc, #172]	@ (8010c10 <COE_initDefaultValues+0xd4>)
 8010b62:	68bb      	ldr	r3, [r7, #8]
 8010b64:	011b      	lsls	r3, r3, #4
 8010b66:	4413      	add	r3, r2
 8010b68:	3304      	adds	r3, #4
 8010b6a:	781b      	ldrb	r3, [r3, #0]
 8010b6c:	70fb      	strb	r3, [r7, #3]

      i = 0;
 8010b6e:	2300      	movs	r3, #0
 8010b70:	60fb      	str	r3, [r7, #12]
      do
      {
         if (objd[i].data != NULL)
 8010b72:	68fa      	ldr	r2, [r7, #12]
 8010b74:	4613      	mov	r3, r2
 8010b76:	009b      	lsls	r3, r3, #2
 8010b78:	4413      	add	r3, r2
 8010b7a:	009b      	lsls	r3, r3, #2
 8010b7c:	461a      	mov	r2, r3
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	4413      	add	r3, r2
 8010b82:	691b      	ldr	r3, [r3, #16]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d018      	beq.n	8010bba <COE_initDefaultValues+0x7e>
         {
            COE_setValue (&objd[i], objd[i].value);
 8010b88:	68fa      	ldr	r2, [r7, #12]
 8010b8a:	4613      	mov	r3, r2
 8010b8c:	009b      	lsls	r3, r3, #2
 8010b8e:	4413      	add	r3, r2
 8010b90:	009b      	lsls	r3, r3, #2
 8010b92:	461a      	mov	r2, r3
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	1899      	adds	r1, r3, r2
 8010b98:	68fa      	ldr	r2, [r7, #12]
 8010b9a:	4613      	mov	r3, r2
 8010b9c:	009b      	lsls	r3, r3, #2
 8010b9e:	4413      	add	r3, r2
 8010ba0:	009b      	lsls	r3, r3, #2
 8010ba2:	461a      	mov	r2, r3
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	4413      	add	r3, r2
 8010ba8:	68db      	ldr	r3, [r3, #12]
 8010baa:	2200      	movs	r2, #0
 8010bac:	461c      	mov	r4, r3
 8010bae:	4615      	mov	r5, r2
 8010bb0:	4622      	mov	r2, r4
 8010bb2:	462b      	mov	r3, r5
 8010bb4:	4608      	mov	r0, r1
 8010bb6:	f7ff ff25 	bl	8010a04 <COE_setValue>
            DPRINT ("%04"PRIx32":%02"PRIx32" = %"PRIx32"\n",
                  SDOobjects[n].index,
                  objd[i].subindex,
                  objd[i].value);
         }
      } while (objd[i++].subindex < maxsub);
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	1c5a      	adds	r2, r3, #1
 8010bbe:	60fa      	str	r2, [r7, #12]
 8010bc0:	461a      	mov	r2, r3
 8010bc2:	4613      	mov	r3, r2
 8010bc4:	009b      	lsls	r3, r3, #2
 8010bc6:	4413      	add	r3, r2
 8010bc8:	009b      	lsls	r3, r3, #2
 8010bca:	461a      	mov	r2, r3
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	4413      	add	r3, r2
 8010bd0:	881a      	ldrh	r2, [r3, #0]
 8010bd2:	78fb      	ldrb	r3, [r7, #3]
 8010bd4:	b29b      	uxth	r3, r3
 8010bd6:	429a      	cmp	r2, r3
 8010bd8:	d3cb      	bcc.n	8010b72 <COE_initDefaultValues+0x36>
   for (n = 0; SDOobjects[n].index != 0xffff; n++)
 8010bda:	68bb      	ldr	r3, [r7, #8]
 8010bdc:	3301      	adds	r3, #1
 8010bde:	60bb      	str	r3, [r7, #8]
 8010be0:	4a0b      	ldr	r2, [pc, #44]	@ (8010c10 <COE_initDefaultValues+0xd4>)
 8010be2:	68bb      	ldr	r3, [r7, #8]
 8010be4:	011b      	lsls	r3, r3, #4
 8010be6:	4413      	add	r3, r2
 8010be8:	881b      	ldrh	r3, [r3, #0]
 8010bea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010bee:	4293      	cmp	r3, r2
 8010bf0:	d1af      	bne.n	8010b52 <COE_initDefaultValues+0x16>
   }

   /* Let application override default values */
   if (ESCvar.set_defaults_hook != NULL)
 8010bf2:	4b06      	ldr	r3, [pc, #24]	@ (8010c0c <COE_initDefaultValues+0xd0>)
 8010bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d004      	beq.n	8010c04 <COE_initDefaultValues+0xc8>
   {
      ESCvar.set_defaults_hook();
 8010bfa:	4b04      	ldr	r3, [pc, #16]	@ (8010c0c <COE_initDefaultValues+0xd0>)
 8010bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010bfe:	4798      	blx	r3
 8010c00:	e000      	b.n	8010c04 <COE_initDefaultValues+0xc8>
      return;
 8010c02:	bf00      	nop
   }
}
 8010c04:	3710      	adds	r7, #16
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bdb0      	pop	{r4, r5, r7, pc}
 8010c0a:	bf00      	nop
 8010c0c:	24000be4 	.word	0x24000be4
 8010c10:	080128d4 	.word	0x080128d4

08010c14 <COE_pdoPack>:
 * @param[in] buffer     = input process data
 * @param[in] nmappings  = number of mappings in sync manager
 * @param[in] mappings   = list of mapped objects in sync manager
 */
void COE_pdoPack (uint8_t * buffer, int nmappings, _SMmap * mappings)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b08c      	sub	sp, #48	@ 0x30
 8010c18:	af02      	add	r7, sp, #8
 8010c1a:	60f8      	str	r0, [r7, #12]
 8010c1c:	60b9      	str	r1, [r7, #8]
 8010c1e:	607a      	str	r2, [r7, #4]
   int ix;

   /* Check that buffer is aligned on 64-bit boundary */
   CC_ASSERT (((uintptr_t)buffer & 0x07) == 0);
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	f003 0307 	and.w	r3, r3, #7
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d006      	beq.n	8010c38 <COE_pdoPack+0x24>
 8010c2a:	4b28      	ldr	r3, [pc, #160]	@ (8010ccc <COE_pdoPack+0xb8>)
 8010c2c:	4a28      	ldr	r2, [pc, #160]	@ (8010cd0 <COE_pdoPack+0xbc>)
 8010c2e:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8010c32:	4828      	ldr	r0, [pc, #160]	@ (8010cd4 <COE_pdoPack+0xc0>)
 8010c34:	f000 fa06 	bl	8011044 <__assert_func>

   for (ix = 0; ix < nmappings; ix++)
 8010c38:	2300      	movs	r3, #0
 8010c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010c3c:	e03c      	b.n	8010cb8 <COE_pdoPack+0xa4>
   {
      const _objd * obj = mappings[ix].obj;
 8010c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c40:	4613      	mov	r3, r2
 8010c42:	005b      	lsls	r3, r3, #1
 8010c44:	4413      	add	r3, r2
 8010c46:	009b      	lsls	r3, r3, #2
 8010c48:	461a      	mov	r2, r3
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	4413      	add	r3, r2
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	623b      	str	r3, [r7, #32]
      uint32_t offset = mappings[ix].offset;
 8010c52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c54:	4613      	mov	r3, r2
 8010c56:	005b      	lsls	r3, r3, #1
 8010c58:	4413      	add	r3, r2
 8010c5a:	009b      	lsls	r3, r3, #2
 8010c5c:	461a      	mov	r2, r3
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	4413      	add	r3, r2
 8010c62:	689b      	ldr	r3, [r3, #8]
 8010c64:	61fb      	str	r3, [r7, #28]

      if (obj != NULL)
 8010c66:	6a3b      	ldr	r3, [r7, #32]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d022      	beq.n	8010cb2 <COE_pdoPack+0x9e>
      {
         if (obj->bitlength > 64)
 8010c6c:	6a3b      	ldr	r3, [r7, #32]
 8010c6e:	889b      	ldrh	r3, [r3, #4]
 8010c70:	2b40      	cmp	r3, #64	@ 0x40
 8010c72:	d90d      	bls.n	8010c90 <COE_pdoPack+0x7c>
         {
            memcpy (
               &buffer[BITSPOS2BYTESOFFSET (offset)],
 8010c74:	69fb      	ldr	r3, [r7, #28]
 8010c76:	08db      	lsrs	r3, r3, #3
 8010c78:	68fa      	ldr	r2, [r7, #12]
 8010c7a:	18d0      	adds	r0, r2, r3
               obj->data,
 8010c7c:	6a3b      	ldr	r3, [r7, #32]
 8010c7e:	6919      	ldr	r1, [r3, #16]
               BITS2BYTES (obj->bitlength)
 8010c80:	6a3b      	ldr	r3, [r7, #32]
 8010c82:	889b      	ldrh	r3, [r3, #4]
 8010c84:	3307      	adds	r3, #7
            memcpy (
 8010c86:	08db      	lsrs	r3, r3, #3
 8010c88:	461a      	mov	r2, r3
 8010c8a:	f000 fb8c 	bl	80113a6 <memcpy>
 8010c8e:	e010      	b.n	8010cb2 <COE_pdoPack+0x9e>
            );
         }
         else
         {
            /* Atomically get object value */
            uint64_t value = COE_getValue (obj);
 8010c90:	6a38      	ldr	r0, [r7, #32]
 8010c92:	f7ff fdfb 	bl	801088c <COE_getValue>
 8010c96:	e9c7 0104 	strd	r0, r1, [r7, #16]
            COE_bitsliceSet (
               (uint64_t *)buffer,
               offset,
               obj->bitlength,
 8010c9a:	6a3b      	ldr	r3, [r7, #32]
 8010c9c:	889b      	ldrh	r3, [r3, #4]
            COE_bitsliceSet (
 8010c9e:	4619      	mov	r1, r3
 8010ca0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8010ca4:	e9cd 2300 	strd	r2, r3, [sp]
 8010ca8:	460a      	mov	r2, r1
 8010caa:	69f9      	ldr	r1, [r7, #28]
 8010cac:	68f8      	ldr	r0, [r7, #12]
 8010cae:	f7ff fccc 	bl	801064a <COE_bitsliceSet>
   for (ix = 0; ix < nmappings; ix++)
 8010cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cb4:	3301      	adds	r3, #1
 8010cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8010cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010cba:	68bb      	ldr	r3, [r7, #8]
 8010cbc:	429a      	cmp	r2, r3
 8010cbe:	dbbe      	blt.n	8010c3e <COE_pdoPack+0x2a>
               value
            );
         }
      }
   }
}
 8010cc0:	bf00      	nop
 8010cc2:	bf00      	nop
 8010cc4:	3728      	adds	r7, #40	@ 0x28
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}
 8010cca:	bf00      	nop
 8010ccc:	08012010 	.word	0x08012010
 8010cd0:	0801206c 	.word	0x0801206c
 8010cd4:	08011ff8 	.word	0x08011ff8

08010cd8 <COE_pdoUnpack>:
 * @param[in] buffer    = output process data
 * @param[in] nmappings = number of mappings in sync manager
 * @param[in] mappings  = list of mapped objects in sync manager
 */
void COE_pdoUnpack (uint8_t * buffer, int nmappings, _SMmap * mappings)
{
 8010cd8:	b580      	push	{r7, lr}
 8010cda:	b08a      	sub	sp, #40	@ 0x28
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	60f8      	str	r0, [r7, #12]
 8010ce0:	60b9      	str	r1, [r7, #8]
 8010ce2:	607a      	str	r2, [r7, #4]
   int ix;

   /* Check that buffer is aligned on 64-bit boundary */
   CC_ASSERT (((uintptr_t)buffer & 0x07) == 0);
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	f003 0307 	and.w	r3, r3, #7
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d006      	beq.n	8010cfc <COE_pdoUnpack+0x24>
 8010cee:	4b26      	ldr	r3, [pc, #152]	@ (8010d88 <COE_pdoUnpack+0xb0>)
 8010cf0:	4a26      	ldr	r2, [pc, #152]	@ (8010d8c <COE_pdoUnpack+0xb4>)
 8010cf2:	f240 712f 	movw	r1, #1839	@ 0x72f
 8010cf6:	4826      	ldr	r0, [pc, #152]	@ (8010d90 <COE_pdoUnpack+0xb8>)
 8010cf8:	f000 f9a4 	bl	8011044 <__assert_func>

   for (ix = 0; ix < nmappings; ix++)
 8010cfc:	2300      	movs	r3, #0
 8010cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8010d00:	e039      	b.n	8010d76 <COE_pdoUnpack+0x9e>
   {
      const _objd * obj = mappings[ix].obj;
 8010d02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d04:	4613      	mov	r3, r2
 8010d06:	005b      	lsls	r3, r3, #1
 8010d08:	4413      	add	r3, r2
 8010d0a:	009b      	lsls	r3, r3, #2
 8010d0c:	461a      	mov	r2, r3
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	4413      	add	r3, r2
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	623b      	str	r3, [r7, #32]
      uint32_t offset = mappings[ix].offset;
 8010d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d18:	4613      	mov	r3, r2
 8010d1a:	005b      	lsls	r3, r3, #1
 8010d1c:	4413      	add	r3, r2
 8010d1e:	009b      	lsls	r3, r3, #2
 8010d20:	461a      	mov	r2, r3
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	4413      	add	r3, r2
 8010d26:	689b      	ldr	r3, [r3, #8]
 8010d28:	61fb      	str	r3, [r7, #28]

      if (obj != NULL)
 8010d2a:	6a3b      	ldr	r3, [r7, #32]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d01f      	beq.n	8010d70 <COE_pdoUnpack+0x98>
      {
         if (obj->bitlength > 64)
 8010d30:	6a3b      	ldr	r3, [r7, #32]
 8010d32:	889b      	ldrh	r3, [r3, #4]
 8010d34:	2b40      	cmp	r3, #64	@ 0x40
 8010d36:	d90d      	bls.n	8010d54 <COE_pdoUnpack+0x7c>
         {
            memcpy (
               obj->data,
 8010d38:	6a3b      	ldr	r3, [r7, #32]
 8010d3a:	6918      	ldr	r0, [r3, #16]
               &buffer[BITSPOS2BYTESOFFSET (offset)],
 8010d3c:	69fb      	ldr	r3, [r7, #28]
 8010d3e:	08db      	lsrs	r3, r3, #3
 8010d40:	68fa      	ldr	r2, [r7, #12]
 8010d42:	18d1      	adds	r1, r2, r3
               BITS2BYTES (obj->bitlength)
 8010d44:	6a3b      	ldr	r3, [r7, #32]
 8010d46:	889b      	ldrh	r3, [r3, #4]
 8010d48:	3307      	adds	r3, #7
            memcpy (
 8010d4a:	08db      	lsrs	r3, r3, #3
 8010d4c:	461a      	mov	r2, r3
 8010d4e:	f000 fb2a 	bl	80113a6 <memcpy>
 8010d52:	e00d      	b.n	8010d70 <COE_pdoUnpack+0x98>
         {
            /* Atomically set object value */
            uint64_t value = COE_bitsliceGet (
               (uint64_t *)buffer,
               offset,
               obj->bitlength
 8010d54:	6a3b      	ldr	r3, [r7, #32]
 8010d56:	889b      	ldrh	r3, [r3, #4]
            uint64_t value = COE_bitsliceGet (
 8010d58:	461a      	mov	r2, r3
 8010d5a:	69f9      	ldr	r1, [r7, #28]
 8010d5c:	68f8      	ldr	r0, [r7, #12]
 8010d5e:	f7ff fbd9 	bl	8010514 <COE_bitsliceGet>
 8010d62:	e9c7 0104 	strd	r0, r1, [r7, #16]
            );
            COE_setValue (obj, value);
 8010d66:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8010d6a:	6a38      	ldr	r0, [r7, #32]
 8010d6c:	f7ff fe4a 	bl	8010a04 <COE_setValue>
   for (ix = 0; ix < nmappings; ix++)
 8010d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d72:	3301      	adds	r3, #1
 8010d74:	627b      	str	r3, [r7, #36]	@ 0x24
 8010d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d78:	68bb      	ldr	r3, [r7, #8]
 8010d7a:	429a      	cmp	r2, r3
 8010d7c:	dbc1      	blt.n	8010d02 <COE_pdoUnpack+0x2a>
         }
      }
   }
}
 8010d7e:	bf00      	nop
 8010d80:	bf00      	nop
 8010d82:	3728      	adds	r7, #40	@ 0x28
 8010d84:	46bd      	mov	sp, r7
 8010d86:	bd80      	pop	{r7, pc}
 8010d88:	08012010 	.word	0x08012010
 8010d8c:	08012078 	.word	0x08012078
 8010d90:	08011ff8 	.word	0x08011ff8

08010d94 <COE_maxSub>:
 * This function fetches the value of subindex 0 (max subindex).
 *
 * @param[in] index = object index
 */
uint8_t COE_maxSub (uint16_t index)
{
 8010d94:	b580      	push	{r7, lr}
 8010d96:	b084      	sub	sp, #16
 8010d98:	af00      	add	r7, sp, #0
 8010d9a:	4603      	mov	r3, r0
 8010d9c:	80fb      	strh	r3, [r7, #6]
   int32_t nidx;
   uint8_t maxsub;

   nidx = SDO_findobject (index);
 8010d9e:	88fb      	ldrh	r3, [r7, #6]
 8010da0:	4618      	mov	r0, r3
 8010da2:	f7fd fba7 	bl	800e4f4 <SDO_findobject>
 8010da6:	60f8      	str	r0, [r7, #12]
   if (nidx == -1)
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dae:	d101      	bne.n	8010db4 <COE_maxSub+0x20>
      return 0;
 8010db0:	2300      	movs	r3, #0
 8010db2:	e01b      	b.n	8010dec <COE_maxSub+0x58>

   maxsub = OBJ_VALUE_FETCH (maxsub, SDOobjects[nidx].objdesc[0]);
 8010db4:	4a0f      	ldr	r2, [pc, #60]	@ (8010df4 <COE_maxSub+0x60>)
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	011b      	lsls	r3, r3, #4
 8010dba:	4413      	add	r3, r2
 8010dbc:	330c      	adds	r3, #12
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	691b      	ldr	r3, [r3, #16]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d008      	beq.n	8010dd8 <COE_maxSub+0x44>
 8010dc6:	4a0b      	ldr	r2, [pc, #44]	@ (8010df4 <COE_maxSub+0x60>)
 8010dc8:	68fb      	ldr	r3, [r7, #12]
 8010dca:	011b      	lsls	r3, r3, #4
 8010dcc:	4413      	add	r3, r2
 8010dce:	330c      	adds	r3, #12
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	691b      	ldr	r3, [r3, #16]
 8010dd4:	781b      	ldrb	r3, [r3, #0]
 8010dd6:	e007      	b.n	8010de8 <COE_maxSub+0x54>
 8010dd8:	4a06      	ldr	r2, [pc, #24]	@ (8010df4 <COE_maxSub+0x60>)
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	011b      	lsls	r3, r3, #4
 8010dde:	4413      	add	r3, r2
 8010de0:	330c      	adds	r3, #12
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	68db      	ldr	r3, [r3, #12]
 8010de6:	b2db      	uxtb	r3, r3
 8010de8:	72fb      	strb	r3, [r7, #11]
   return maxsub;
 8010dea:	7afb      	ldrb	r3, [r7, #11]
}
 8010dec:	4618      	mov	r0, r3
 8010dee:	3710      	adds	r7, #16
 8010df0:	46bd      	mov	sp, r7
 8010df2:	bd80      	pop	{r7, pc}
 8010df4:	080128d4 	.word	0x080128d4

08010df8 <esc_address>:
#define GPIO_ECAT_RESET 1 /* specific function to hold ESC reset on startup \
                           * when emulating EEPROM                          \
                           */

static void esc_address(uint16_t address, uint8_t command)
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b084      	sub	sp, #16
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	4603      	mov	r3, r0
 8010e00:	460a      	mov	r2, r1
 8010e02:	80fb      	strh	r3, [r7, #6]
 8010e04:	4613      	mov	r3, r2
 8010e06:	717b      	strb	r3, [r7, #5]
    * We use 2 bytes addressing.
    */
   uint8_t data[2];

   /* address 12:5 */
   data[0] = (address >> 5);
 8010e08:	88fb      	ldrh	r3, [r7, #6]
 8010e0a:	095b      	lsrs	r3, r3, #5
 8010e0c:	b29b      	uxth	r3, r3
 8010e0e:	b2db      	uxtb	r3, r3
 8010e10:	733b      	strb	r3, [r7, #12]
   /* address 4:0 and cmd 2:0 */
   data[1] = ((address & 0x1F) << 3) | command;
 8010e12:	88fb      	ldrh	r3, [r7, #6]
 8010e14:	00db      	lsls	r3, r3, #3
 8010e16:	b25a      	sxtb	r2, r3
 8010e18:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8010e1c:	4313      	orrs	r3, r2
 8010e1e:	b25b      	sxtb	r3, r3
 8010e20:	b2db      	uxtb	r3, r3
 8010e22:	737b      	strb	r3, [r7, #13]

   /* Write (and read AL interrupt register) */
   spi_bidirectionally_transfer(et1100, (uint8_t *)&ESCvar.ALevent,
 8010e24:	4b0a      	ldr	r3, [pc, #40]	@ (8010e50 <esc_address+0x58>)
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	b258      	sxtb	r0, r3
 8010e2a:	f107 020c 	add.w	r2, r7, #12
 8010e2e:	2302      	movs	r3, #2
 8010e30:	4908      	ldr	r1, [pc, #32]	@ (8010e54 <esc_address+0x5c>)
 8010e32:	f000 f8ed 	bl	8011010 <spi_bidirectionally_transfer>
                                data, sizeof(data));
   ESCvar.ALevent = etohs(ESCvar.ALevent);
 8010e36:	4b08      	ldr	r3, [pc, #32]	@ (8010e58 <esc_address+0x60>)
 8010e38:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8010e3c:	b29b      	uxth	r3, r3
 8010e3e:	461a      	mov	r2, r3
 8010e40:	4b05      	ldr	r3, [pc, #20]	@ (8010e58 <esc_address+0x60>)
 8010e42:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
}
 8010e46:	bf00      	nop
 8010e48:	3710      	adds	r7, #16
 8010e4a:	46bd      	mov	sp, r7
 8010e4c:	bd80      	pop	{r7, pc}
 8010e4e:	bf00      	nop
 8010e50:	24000088 	.word	0x24000088
 8010e54:	24000cc8 	.word	0x24000cc8
 8010e58:	24000be4 	.word	0x24000be4

08010e5c <ESC_read>:
 * @param[out]  buf         = pointer to buffer to read in
 * @param[in]   len         = number of bytes to read
 */

void ESC_read(uint16_t address, void *buf, uint16_t len)
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b082      	sub	sp, #8
 8010e60:	af00      	add	r7, sp, #0
 8010e62:	4603      	mov	r3, r0
 8010e64:	6039      	str	r1, [r7, #0]
 8010e66:	80fb      	strh	r3, [r7, #6]
 8010e68:	4613      	mov	r3, r2
 8010e6a:	80bb      	strh	r3, [r7, #4]
   if (len > MAX_READ_SIZE)
 8010e6c:	88bb      	ldrh	r3, [r7, #4]
 8010e6e:	2b80      	cmp	r3, #128	@ 0x80
 8010e70:	d81f      	bhi.n	8010eb2 <ESC_read+0x56>
   {
      return;
   }

   /* Select device. */
   spi_select(et1100);
 8010e72:	4b12      	ldr	r3, [pc, #72]	@ (8010ebc <ESC_read+0x60>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	b25b      	sxtb	r3, r3
 8010e78:	4618      	mov	r0, r3
 8010e7a:	f000 f893 	bl	8010fa4 <spi_select>

   /* Write address and command to device. */
   esc_address(address, ESC_CMD_READ);
 8010e7e:	88fb      	ldrh	r3, [r7, #6]
 8010e80:	2102      	movs	r1, #2
 8010e82:	4618      	mov	r0, r3
 8010e84:	f7ff ffb8 	bl	8010df8 <esc_address>

   /* Here we want to read data and keep MOSI low (0x00) during
    * all bytes except the last one where we want to pull it high (0xFF).
    * Read (and write termination bytes).
    */
   spi_bidirectionally_transfer(et1100, buf, read_termination + (MAX_READ_SIZE - len), len);
 8010e88:	4b0c      	ldr	r3, [pc, #48]	@ (8010ebc <ESC_read+0x60>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	b258      	sxtb	r0, r3
 8010e8e:	88bb      	ldrh	r3, [r7, #4]
 8010e90:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8010e94:	461a      	mov	r2, r3
 8010e96:	4b0a      	ldr	r3, [pc, #40]	@ (8010ec0 <ESC_read+0x64>)
 8010e98:	441a      	add	r2, r3
 8010e9a:	88bb      	ldrh	r3, [r7, #4]
 8010e9c:	b2db      	uxtb	r3, r3
 8010e9e:	6839      	ldr	r1, [r7, #0]
 8010ea0:	f000 f8b6 	bl	8011010 <spi_bidirectionally_transfer>

   /* Un-select device. */
   spi_unselect(et1100);
 8010ea4:	4b05      	ldr	r3, [pc, #20]	@ (8010ebc <ESC_read+0x60>)
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	b25b      	sxtb	r3, r3
 8010eaa:	4618      	mov	r0, r3
 8010eac:	f000 f88a 	bl	8010fc4 <spi_unselect>
 8010eb0:	e000      	b.n	8010eb4 <ESC_read+0x58>
      return;
 8010eb2:	bf00      	nop
}
 8010eb4:	3708      	adds	r7, #8
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	24000088 	.word	0x24000088
 8010ec0:	240016d8 	.word	0x240016d8

08010ec4 <ESC_write>:
 * @param[in]   address     = address of ESC register to write
 * @param[out]  buf         = pointer to buffer to write from
 * @param[in]   len         = number of bytes to write
 */
void ESC_write(uint16_t address, void *buf, uint16_t len)
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b082      	sub	sp, #8
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	4603      	mov	r3, r0
 8010ecc:	6039      	str	r1, [r7, #0]
 8010ece:	80fb      	strh	r3, [r7, #6]
 8010ed0:	4613      	mov	r3, r2
 8010ed2:	80bb      	strh	r3, [r7, #4]
   /* Select device. */
   spi_select(et1100);
 8010ed4:	4b0e      	ldr	r3, [pc, #56]	@ (8010f10 <ESC_write+0x4c>)
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	b25b      	sxtb	r3, r3
 8010eda:	4618      	mov	r0, r3
 8010edc:	f000 f862 	bl	8010fa4 <spi_select>
   /* Write address and command to device. */
   esc_address(address, ESC_CMD_WRITE);
 8010ee0:	88fb      	ldrh	r3, [r7, #6]
 8010ee2:	2104      	movs	r1, #4
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	f7ff ff87 	bl	8010df8 <esc_address>
   /* Write data. */
   spi_write(et1100, buf, len);
 8010eea:	4b09      	ldr	r3, [pc, #36]	@ (8010f10 <ESC_write+0x4c>)
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	b25b      	sxtb	r3, r3
 8010ef0:	88ba      	ldrh	r2, [r7, #4]
 8010ef2:	b2d2      	uxtb	r2, r2
 8010ef4:	6839      	ldr	r1, [r7, #0]
 8010ef6:	4618      	mov	r0, r3
 8010ef8:	f000 f874 	bl	8010fe4 <spi_write>
   /* Un-select device. */
   spi_unselect(et1100);
 8010efc:	4b04      	ldr	r3, [pc, #16]	@ (8010f10 <ESC_write+0x4c>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	b25b      	sxtb	r3, r3
 8010f02:	4618      	mov	r0, r3
 8010f04:	f000 f85e 	bl	8010fc4 <spi_unselect>
}
 8010f08:	bf00      	nop
 8010f0a:	3708      	adds	r7, #8
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	bd80      	pop	{r7, pc}
 8010f10:	24000088 	.word	0x24000088

08010f14 <ESC_init>:
   }
   DPRINT("esc_reset_ended\n");
}

void ESC_init(const esc_cfg_t *config)
{
 8010f14:	b580      	push	{r7, lr}
 8010f16:	b082      	sub	sp, #8
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	6078      	str	r0, [r7, #4]
   rst_setup();
 8010f1c:	f000 f814 	bl	8010f48 <rst_setup>
   rst_high();
 8010f20:	f000 f82c 	bl	8010f7c <rst_high>
   spi_setup();
 8010f24:	f000 f836 	bl	8010f94 <spi_setup>
   et1100 = 1;
 8010f28:	4b05      	ldr	r3, [pc, #20]	@ (8010f40 <ESC_init+0x2c>)
 8010f2a:	2201      	movs	r2, #1
 8010f2c:	601a      	str	r2, [r3, #0]
   read_termination[MAX_READ_SIZE - 1] = 0xFF;
 8010f2e:	4b05      	ldr	r3, [pc, #20]	@ (8010f44 <ESC_init+0x30>)
 8010f30:	22ff      	movs	r2, #255	@ 0xff
 8010f32:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
   //       DPRINT("ESC init successful");
   //    }
   // }
   // task_delay(1000); // allow ESC to load EEPROM, or if EEP_DONE can be read
   // then wait while EEP_DONE is low.
}
 8010f36:	bf00      	nop
 8010f38:	3708      	adds	r7, #8
 8010f3a:	46bd      	mov	sp, r7
 8010f3c:	bd80      	pop	{r7, pc}
 8010f3e:	bf00      	nop
 8010f40:	24000088 	.word	0x24000088
 8010f44:	240016d8 	.word	0x240016d8

08010f48 <rst_setup>:
#include "rst.h"

void rst_setup(void)
{
 8010f48:	b580      	push	{r7, lr}
 8010f4a:	b086      	sub	sp, #24
 8010f4c:	af00      	add	r7, sp, #0
    /* Setup NRST as GPIO out and pull it high */
	GPIO_InitTypeDef gpio;
 

    gpio.Pin   = ESC_GPIO_Pin_RSTN;
 8010f4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010f52:	607b      	str	r3, [r7, #4]
    gpio.Mode  = GPIO_MODE_OUTPUT_PP;
 8010f54:	2301      	movs	r3, #1
 8010f56:	60bb      	str	r3, [r7, #8]
    gpio.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8010f58:	2301      	movs	r3, #1
 8010f5a:	613b      	str	r3, [r7, #16]
    gpio.Pull  = GPIO_PULLUP;
 8010f5c:	2301      	movs	r3, #1
 8010f5e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(ESC_GPIOX_RSTN, &gpio);
 8010f60:	1d3b      	adds	r3, r7, #4
 8010f62:	4619      	mov	r1, r3
 8010f64:	4804      	ldr	r0, [pc, #16]	@ (8010f78 <rst_setup+0x30>)
 8010f66:	f7f4 ffb3 	bl	8005ed0 <HAL_GPIO_Init>
    
    rst_high();
 8010f6a:	f000 f807 	bl	8010f7c <rst_high>
}
 8010f6e:	bf00      	nop
 8010f70:	3718      	adds	r7, #24
 8010f72:	46bd      	mov	sp, r7
 8010f74:	bd80      	pop	{r7, pc}
 8010f76:	bf00      	nop
 8010f78:	58020400 	.word	0x58020400

08010f7c <rst_high>:
{    /* Set RSTN line low */
	HAL_GPIO_WritePin(ESC_GPIOX_RSTN, ESC_GPIO_Pin_RSTN, 0);
}

void rst_high(void)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	af00      	add	r7, sp, #0
    /* Set RSTN line high */
	HAL_GPIO_WritePin(ESC_GPIOX_RSTN, ESC_GPIO_Pin_RSTN, 1);
 8010f80:	2201      	movs	r2, #1
 8010f82:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8010f86:	4802      	ldr	r0, [pc, #8]	@ (8010f90 <rst_high+0x14>)
 8010f88:	f7f5 f952 	bl	8006230 <HAL_GPIO_WritePin>
}
 8010f8c:	bf00      	nop
 8010f8e:	bd80      	pop	{r7, pc}
 8010f90:	58020400 	.word	0x58020400

08010f94 <spi_setup>:


}

void spi_setup(void)
{
 8010f94:	b480      	push	{r7}
 8010f96:	af00      	add	r7, sp, #0

}
 8010f98:	bf00      	nop
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa0:	4770      	bx	lr
	...

08010fa4 <spi_select>:

void spi_select (int8_t board)
{
 8010fa4:	b580      	push	{r7, lr}
 8010fa6:	b082      	sub	sp, #8
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	4603      	mov	r3, r0
 8010fac:	71fb      	strb	r3, [r7, #7]
    // Soft CSM
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 8010fae:	2200      	movs	r2, #0
 8010fb0:	2110      	movs	r1, #16
 8010fb2:	4803      	ldr	r0, [pc, #12]	@ (8010fc0 <spi_select+0x1c>)
 8010fb4:	f7f5 f93c 	bl	8006230 <HAL_GPIO_WritePin>
}
 8010fb8:	bf00      	nop
 8010fba:	3708      	adds	r7, #8
 8010fbc:	46bd      	mov	sp, r7
 8010fbe:	bd80      	pop	{r7, pc}
 8010fc0:	58020000 	.word	0x58020000

08010fc4 <spi_unselect>:

void spi_unselect (int8_t board)
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b082      	sub	sp, #8
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	4603      	mov	r3, r0
 8010fcc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 8010fce:	2201      	movs	r2, #1
 8010fd0:	2110      	movs	r1, #16
 8010fd2:	4803      	ldr	r0, [pc, #12]	@ (8010fe0 <spi_unselect+0x1c>)
 8010fd4:	f7f5 f92c 	bl	8006230 <HAL_GPIO_WritePin>
}
 8010fd8:	bf00      	nop
 8010fda:	3708      	adds	r7, #8
 8010fdc:	46bd      	mov	sp, r7
 8010fde:	bd80      	pop	{r7, pc}
 8010fe0:	58020000 	.word	0x58020000

08010fe4 <spi_write>:

    return receive;
}

void spi_write (int8_t board, uint8_t *data, uint8_t size)
{
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b082      	sub	sp, #8
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	4603      	mov	r3, r0
 8010fec:	6039      	str	r1, [r7, #0]
 8010fee:	71fb      	strb	r3, [r7, #7]
 8010ff0:	4613      	mov	r3, r2
 8010ff2:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi1, data, size, 100);
 8010ff4:	79bb      	ldrb	r3, [r7, #6]
 8010ff6:	b29a      	uxth	r2, r3
 8010ff8:	2364      	movs	r3, #100	@ 0x64
 8010ffa:	6839      	ldr	r1, [r7, #0]
 8010ffc:	4803      	ldr	r0, [pc, #12]	@ (801100c <spi_write+0x28>)
 8010ffe:	f7fa fc6d 	bl	800b8dc <HAL_SPI_Transmit>
}
 8011002:	bf00      	nop
 8011004:	3708      	adds	r7, #8
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
 801100a:	bf00      	nop
 801100c:	240002d4 	.word	0x240002d4

08011010 <spi_bidirectionally_transfer>:
	HAL_SPI_Receive(&hspi1, result, size, 100);
}


void spi_bidirectionally_transfer (int8_t board, uint8_t *result, uint8_t *data, uint8_t size)
{
 8011010:	b580      	push	{r7, lr}
 8011012:	b086      	sub	sp, #24
 8011014:	af02      	add	r7, sp, #8
 8011016:	60b9      	str	r1, [r7, #8]
 8011018:	607a      	str	r2, [r7, #4]
 801101a:	461a      	mov	r2, r3
 801101c:	4603      	mov	r3, r0
 801101e:	73fb      	strb	r3, [r7, #15]
 8011020:	4613      	mov	r3, r2
 8011022:	73bb      	strb	r3, [r7, #14]

	HAL_SPI_TransmitReceive(&hspi1, data, result, size, 50);
 8011024:	7bbb      	ldrb	r3, [r7, #14]
 8011026:	b29b      	uxth	r3, r3
 8011028:	2232      	movs	r2, #50	@ 0x32
 801102a:	9200      	str	r2, [sp, #0]
 801102c:	68ba      	ldr	r2, [r7, #8]
 801102e:	6879      	ldr	r1, [r7, #4]
 8011030:	4803      	ldr	r0, [pc, #12]	@ (8011040 <spi_bidirectionally_transfer+0x30>)
 8011032:	f7fa fe41 	bl	800bcb8 <HAL_SPI_TransmitReceive>
}
 8011036:	bf00      	nop
 8011038:	3710      	adds	r7, #16
 801103a:	46bd      	mov	sp, r7
 801103c:	bd80      	pop	{r7, pc}
 801103e:	bf00      	nop
 8011040:	240002d4 	.word	0x240002d4

08011044 <__assert_func>:
 8011044:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011046:	4614      	mov	r4, r2
 8011048:	461a      	mov	r2, r3
 801104a:	4b09      	ldr	r3, [pc, #36]	@ (8011070 <__assert_func+0x2c>)
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	4605      	mov	r5, r0
 8011050:	68d8      	ldr	r0, [r3, #12]
 8011052:	b954      	cbnz	r4, 801106a <__assert_func+0x26>
 8011054:	4b07      	ldr	r3, [pc, #28]	@ (8011074 <__assert_func+0x30>)
 8011056:	461c      	mov	r4, r3
 8011058:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801105c:	9100      	str	r1, [sp, #0]
 801105e:	462b      	mov	r3, r5
 8011060:	4905      	ldr	r1, [pc, #20]	@ (8011078 <__assert_func+0x34>)
 8011062:	f000 f8b1 	bl	80111c8 <fiprintf>
 8011066:	f000 f9ac 	bl	80113c2 <abort>
 801106a:	4b04      	ldr	r3, [pc, #16]	@ (801107c <__assert_func+0x38>)
 801106c:	e7f4      	b.n	8011058 <__assert_func+0x14>
 801106e:	bf00      	nop
 8011070:	24000098 	.word	0x24000098
 8011074:	08012a1f 	.word	0x08012a1f
 8011078:	080129f1 	.word	0x080129f1
 801107c:	080129e4 	.word	0x080129e4

08011080 <std>:
 8011080:	2300      	movs	r3, #0
 8011082:	b510      	push	{r4, lr}
 8011084:	4604      	mov	r4, r0
 8011086:	e9c0 3300 	strd	r3, r3, [r0]
 801108a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801108e:	6083      	str	r3, [r0, #8]
 8011090:	8181      	strh	r1, [r0, #12]
 8011092:	6643      	str	r3, [r0, #100]	@ 0x64
 8011094:	81c2      	strh	r2, [r0, #14]
 8011096:	6183      	str	r3, [r0, #24]
 8011098:	4619      	mov	r1, r3
 801109a:	2208      	movs	r2, #8
 801109c:	305c      	adds	r0, #92	@ 0x5c
 801109e:	f000 f906 	bl	80112ae <memset>
 80110a2:	4b0d      	ldr	r3, [pc, #52]	@ (80110d8 <std+0x58>)
 80110a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80110a6:	4b0d      	ldr	r3, [pc, #52]	@ (80110dc <std+0x5c>)
 80110a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80110aa:	4b0d      	ldr	r3, [pc, #52]	@ (80110e0 <std+0x60>)
 80110ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80110ae:	4b0d      	ldr	r3, [pc, #52]	@ (80110e4 <std+0x64>)
 80110b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80110b2:	4b0d      	ldr	r3, [pc, #52]	@ (80110e8 <std+0x68>)
 80110b4:	6224      	str	r4, [r4, #32]
 80110b6:	429c      	cmp	r4, r3
 80110b8:	d006      	beq.n	80110c8 <std+0x48>
 80110ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80110be:	4294      	cmp	r4, r2
 80110c0:	d002      	beq.n	80110c8 <std+0x48>
 80110c2:	33d0      	adds	r3, #208	@ 0xd0
 80110c4:	429c      	cmp	r4, r3
 80110c6:	d105      	bne.n	80110d4 <std+0x54>
 80110c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80110cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80110d0:	f000 b966 	b.w	80113a0 <__retarget_lock_init_recursive>
 80110d4:	bd10      	pop	{r4, pc}
 80110d6:	bf00      	nop
 80110d8:	08011229 	.word	0x08011229
 80110dc:	0801124b 	.word	0x0801124b
 80110e0:	08011283 	.word	0x08011283
 80110e4:	080112a7 	.word	0x080112a7
 80110e8:	24001758 	.word	0x24001758

080110ec <stdio_exit_handler>:
 80110ec:	4a02      	ldr	r2, [pc, #8]	@ (80110f8 <stdio_exit_handler+0xc>)
 80110ee:	4903      	ldr	r1, [pc, #12]	@ (80110fc <stdio_exit_handler+0x10>)
 80110f0:	4803      	ldr	r0, [pc, #12]	@ (8011100 <stdio_exit_handler+0x14>)
 80110f2:	f000 b87b 	b.w	80111ec <_fwalk_sglue>
 80110f6:	bf00      	nop
 80110f8:	2400008c 	.word	0x2400008c
 80110fc:	08011c69 	.word	0x08011c69
 8011100:	2400009c 	.word	0x2400009c

08011104 <cleanup_stdio>:
 8011104:	6841      	ldr	r1, [r0, #4]
 8011106:	4b0c      	ldr	r3, [pc, #48]	@ (8011138 <cleanup_stdio+0x34>)
 8011108:	4299      	cmp	r1, r3
 801110a:	b510      	push	{r4, lr}
 801110c:	4604      	mov	r4, r0
 801110e:	d001      	beq.n	8011114 <cleanup_stdio+0x10>
 8011110:	f000 fdaa 	bl	8011c68 <_fflush_r>
 8011114:	68a1      	ldr	r1, [r4, #8]
 8011116:	4b09      	ldr	r3, [pc, #36]	@ (801113c <cleanup_stdio+0x38>)
 8011118:	4299      	cmp	r1, r3
 801111a:	d002      	beq.n	8011122 <cleanup_stdio+0x1e>
 801111c:	4620      	mov	r0, r4
 801111e:	f000 fda3 	bl	8011c68 <_fflush_r>
 8011122:	68e1      	ldr	r1, [r4, #12]
 8011124:	4b06      	ldr	r3, [pc, #24]	@ (8011140 <cleanup_stdio+0x3c>)
 8011126:	4299      	cmp	r1, r3
 8011128:	d004      	beq.n	8011134 <cleanup_stdio+0x30>
 801112a:	4620      	mov	r0, r4
 801112c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011130:	f000 bd9a 	b.w	8011c68 <_fflush_r>
 8011134:	bd10      	pop	{r4, pc}
 8011136:	bf00      	nop
 8011138:	24001758 	.word	0x24001758
 801113c:	240017c0 	.word	0x240017c0
 8011140:	24001828 	.word	0x24001828

08011144 <global_stdio_init.part.0>:
 8011144:	b510      	push	{r4, lr}
 8011146:	4b0b      	ldr	r3, [pc, #44]	@ (8011174 <global_stdio_init.part.0+0x30>)
 8011148:	4c0b      	ldr	r4, [pc, #44]	@ (8011178 <global_stdio_init.part.0+0x34>)
 801114a:	4a0c      	ldr	r2, [pc, #48]	@ (801117c <global_stdio_init.part.0+0x38>)
 801114c:	601a      	str	r2, [r3, #0]
 801114e:	4620      	mov	r0, r4
 8011150:	2200      	movs	r2, #0
 8011152:	2104      	movs	r1, #4
 8011154:	f7ff ff94 	bl	8011080 <std>
 8011158:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801115c:	2201      	movs	r2, #1
 801115e:	2109      	movs	r1, #9
 8011160:	f7ff ff8e 	bl	8011080 <std>
 8011164:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011168:	2202      	movs	r2, #2
 801116a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801116e:	2112      	movs	r1, #18
 8011170:	f7ff bf86 	b.w	8011080 <std>
 8011174:	24001890 	.word	0x24001890
 8011178:	24001758 	.word	0x24001758
 801117c:	080110ed 	.word	0x080110ed

08011180 <__sfp_lock_acquire>:
 8011180:	4801      	ldr	r0, [pc, #4]	@ (8011188 <__sfp_lock_acquire+0x8>)
 8011182:	f000 b90e 	b.w	80113a2 <__retarget_lock_acquire_recursive>
 8011186:	bf00      	nop
 8011188:	24001899 	.word	0x24001899

0801118c <__sfp_lock_release>:
 801118c:	4801      	ldr	r0, [pc, #4]	@ (8011194 <__sfp_lock_release+0x8>)
 801118e:	f000 b909 	b.w	80113a4 <__retarget_lock_release_recursive>
 8011192:	bf00      	nop
 8011194:	24001899 	.word	0x24001899

08011198 <__sinit>:
 8011198:	b510      	push	{r4, lr}
 801119a:	4604      	mov	r4, r0
 801119c:	f7ff fff0 	bl	8011180 <__sfp_lock_acquire>
 80111a0:	6a23      	ldr	r3, [r4, #32]
 80111a2:	b11b      	cbz	r3, 80111ac <__sinit+0x14>
 80111a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80111a8:	f7ff bff0 	b.w	801118c <__sfp_lock_release>
 80111ac:	4b04      	ldr	r3, [pc, #16]	@ (80111c0 <__sinit+0x28>)
 80111ae:	6223      	str	r3, [r4, #32]
 80111b0:	4b04      	ldr	r3, [pc, #16]	@ (80111c4 <__sinit+0x2c>)
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d1f5      	bne.n	80111a4 <__sinit+0xc>
 80111b8:	f7ff ffc4 	bl	8011144 <global_stdio_init.part.0>
 80111bc:	e7f2      	b.n	80111a4 <__sinit+0xc>
 80111be:	bf00      	nop
 80111c0:	08011105 	.word	0x08011105
 80111c4:	24001890 	.word	0x24001890

080111c8 <fiprintf>:
 80111c8:	b40e      	push	{r1, r2, r3}
 80111ca:	b503      	push	{r0, r1, lr}
 80111cc:	4601      	mov	r1, r0
 80111ce:	ab03      	add	r3, sp, #12
 80111d0:	4805      	ldr	r0, [pc, #20]	@ (80111e8 <fiprintf+0x20>)
 80111d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80111d6:	6800      	ldr	r0, [r0, #0]
 80111d8:	9301      	str	r3, [sp, #4]
 80111da:	f000 fa1b 	bl	8011614 <_vfiprintf_r>
 80111de:	b002      	add	sp, #8
 80111e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80111e4:	b003      	add	sp, #12
 80111e6:	4770      	bx	lr
 80111e8:	24000098 	.word	0x24000098

080111ec <_fwalk_sglue>:
 80111ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80111f0:	4607      	mov	r7, r0
 80111f2:	4688      	mov	r8, r1
 80111f4:	4614      	mov	r4, r2
 80111f6:	2600      	movs	r6, #0
 80111f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80111fc:	f1b9 0901 	subs.w	r9, r9, #1
 8011200:	d505      	bpl.n	801120e <_fwalk_sglue+0x22>
 8011202:	6824      	ldr	r4, [r4, #0]
 8011204:	2c00      	cmp	r4, #0
 8011206:	d1f7      	bne.n	80111f8 <_fwalk_sglue+0xc>
 8011208:	4630      	mov	r0, r6
 801120a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801120e:	89ab      	ldrh	r3, [r5, #12]
 8011210:	2b01      	cmp	r3, #1
 8011212:	d907      	bls.n	8011224 <_fwalk_sglue+0x38>
 8011214:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011218:	3301      	adds	r3, #1
 801121a:	d003      	beq.n	8011224 <_fwalk_sglue+0x38>
 801121c:	4629      	mov	r1, r5
 801121e:	4638      	mov	r0, r7
 8011220:	47c0      	blx	r8
 8011222:	4306      	orrs	r6, r0
 8011224:	3568      	adds	r5, #104	@ 0x68
 8011226:	e7e9      	b.n	80111fc <_fwalk_sglue+0x10>

08011228 <__sread>:
 8011228:	b510      	push	{r4, lr}
 801122a:	460c      	mov	r4, r1
 801122c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011230:	f000 f868 	bl	8011304 <_read_r>
 8011234:	2800      	cmp	r0, #0
 8011236:	bfab      	itete	ge
 8011238:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801123a:	89a3      	ldrhlt	r3, [r4, #12]
 801123c:	181b      	addge	r3, r3, r0
 801123e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011242:	bfac      	ite	ge
 8011244:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011246:	81a3      	strhlt	r3, [r4, #12]
 8011248:	bd10      	pop	{r4, pc}

0801124a <__swrite>:
 801124a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801124e:	461f      	mov	r7, r3
 8011250:	898b      	ldrh	r3, [r1, #12]
 8011252:	05db      	lsls	r3, r3, #23
 8011254:	4605      	mov	r5, r0
 8011256:	460c      	mov	r4, r1
 8011258:	4616      	mov	r6, r2
 801125a:	d505      	bpl.n	8011268 <__swrite+0x1e>
 801125c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011260:	2302      	movs	r3, #2
 8011262:	2200      	movs	r2, #0
 8011264:	f000 f83c 	bl	80112e0 <_lseek_r>
 8011268:	89a3      	ldrh	r3, [r4, #12]
 801126a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801126e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011272:	81a3      	strh	r3, [r4, #12]
 8011274:	4632      	mov	r2, r6
 8011276:	463b      	mov	r3, r7
 8011278:	4628      	mov	r0, r5
 801127a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801127e:	f000 b853 	b.w	8011328 <_write_r>

08011282 <__sseek>:
 8011282:	b510      	push	{r4, lr}
 8011284:	460c      	mov	r4, r1
 8011286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801128a:	f000 f829 	bl	80112e0 <_lseek_r>
 801128e:	1c43      	adds	r3, r0, #1
 8011290:	89a3      	ldrh	r3, [r4, #12]
 8011292:	bf15      	itete	ne
 8011294:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011296:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801129a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801129e:	81a3      	strheq	r3, [r4, #12]
 80112a0:	bf18      	it	ne
 80112a2:	81a3      	strhne	r3, [r4, #12]
 80112a4:	bd10      	pop	{r4, pc}

080112a6 <__sclose>:
 80112a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80112aa:	f000 b809 	b.w	80112c0 <_close_r>

080112ae <memset>:
 80112ae:	4402      	add	r2, r0
 80112b0:	4603      	mov	r3, r0
 80112b2:	4293      	cmp	r3, r2
 80112b4:	d100      	bne.n	80112b8 <memset+0xa>
 80112b6:	4770      	bx	lr
 80112b8:	f803 1b01 	strb.w	r1, [r3], #1
 80112bc:	e7f9      	b.n	80112b2 <memset+0x4>
	...

080112c0 <_close_r>:
 80112c0:	b538      	push	{r3, r4, r5, lr}
 80112c2:	4d06      	ldr	r5, [pc, #24]	@ (80112dc <_close_r+0x1c>)
 80112c4:	2300      	movs	r3, #0
 80112c6:	4604      	mov	r4, r0
 80112c8:	4608      	mov	r0, r1
 80112ca:	602b      	str	r3, [r5, #0]
 80112cc:	f7f0 fb36 	bl	800193c <_close>
 80112d0:	1c43      	adds	r3, r0, #1
 80112d2:	d102      	bne.n	80112da <_close_r+0x1a>
 80112d4:	682b      	ldr	r3, [r5, #0]
 80112d6:	b103      	cbz	r3, 80112da <_close_r+0x1a>
 80112d8:	6023      	str	r3, [r4, #0]
 80112da:	bd38      	pop	{r3, r4, r5, pc}
 80112dc:	24001894 	.word	0x24001894

080112e0 <_lseek_r>:
 80112e0:	b538      	push	{r3, r4, r5, lr}
 80112e2:	4d07      	ldr	r5, [pc, #28]	@ (8011300 <_lseek_r+0x20>)
 80112e4:	4604      	mov	r4, r0
 80112e6:	4608      	mov	r0, r1
 80112e8:	4611      	mov	r1, r2
 80112ea:	2200      	movs	r2, #0
 80112ec:	602a      	str	r2, [r5, #0]
 80112ee:	461a      	mov	r2, r3
 80112f0:	f7f0 fb4b 	bl	800198a <_lseek>
 80112f4:	1c43      	adds	r3, r0, #1
 80112f6:	d102      	bne.n	80112fe <_lseek_r+0x1e>
 80112f8:	682b      	ldr	r3, [r5, #0]
 80112fa:	b103      	cbz	r3, 80112fe <_lseek_r+0x1e>
 80112fc:	6023      	str	r3, [r4, #0]
 80112fe:	bd38      	pop	{r3, r4, r5, pc}
 8011300:	24001894 	.word	0x24001894

08011304 <_read_r>:
 8011304:	b538      	push	{r3, r4, r5, lr}
 8011306:	4d07      	ldr	r5, [pc, #28]	@ (8011324 <_read_r+0x20>)
 8011308:	4604      	mov	r4, r0
 801130a:	4608      	mov	r0, r1
 801130c:	4611      	mov	r1, r2
 801130e:	2200      	movs	r2, #0
 8011310:	602a      	str	r2, [r5, #0]
 8011312:	461a      	mov	r2, r3
 8011314:	f7f0 fad9 	bl	80018ca <_read>
 8011318:	1c43      	adds	r3, r0, #1
 801131a:	d102      	bne.n	8011322 <_read_r+0x1e>
 801131c:	682b      	ldr	r3, [r5, #0]
 801131e:	b103      	cbz	r3, 8011322 <_read_r+0x1e>
 8011320:	6023      	str	r3, [r4, #0]
 8011322:	bd38      	pop	{r3, r4, r5, pc}
 8011324:	24001894 	.word	0x24001894

08011328 <_write_r>:
 8011328:	b538      	push	{r3, r4, r5, lr}
 801132a:	4d07      	ldr	r5, [pc, #28]	@ (8011348 <_write_r+0x20>)
 801132c:	4604      	mov	r4, r0
 801132e:	4608      	mov	r0, r1
 8011330:	4611      	mov	r1, r2
 8011332:	2200      	movs	r2, #0
 8011334:	602a      	str	r2, [r5, #0]
 8011336:	461a      	mov	r2, r3
 8011338:	f7f0 fae4 	bl	8001904 <_write>
 801133c:	1c43      	adds	r3, r0, #1
 801133e:	d102      	bne.n	8011346 <_write_r+0x1e>
 8011340:	682b      	ldr	r3, [r5, #0]
 8011342:	b103      	cbz	r3, 8011346 <_write_r+0x1e>
 8011344:	6023      	str	r3, [r4, #0]
 8011346:	bd38      	pop	{r3, r4, r5, pc}
 8011348:	24001894 	.word	0x24001894

0801134c <__errno>:
 801134c:	4b01      	ldr	r3, [pc, #4]	@ (8011354 <__errno+0x8>)
 801134e:	6818      	ldr	r0, [r3, #0]
 8011350:	4770      	bx	lr
 8011352:	bf00      	nop
 8011354:	24000098 	.word	0x24000098

08011358 <__libc_init_array>:
 8011358:	b570      	push	{r4, r5, r6, lr}
 801135a:	4d0d      	ldr	r5, [pc, #52]	@ (8011390 <__libc_init_array+0x38>)
 801135c:	4c0d      	ldr	r4, [pc, #52]	@ (8011394 <__libc_init_array+0x3c>)
 801135e:	1b64      	subs	r4, r4, r5
 8011360:	10a4      	asrs	r4, r4, #2
 8011362:	2600      	movs	r6, #0
 8011364:	42a6      	cmp	r6, r4
 8011366:	d109      	bne.n	801137c <__libc_init_array+0x24>
 8011368:	4d0b      	ldr	r5, [pc, #44]	@ (8011398 <__libc_init_array+0x40>)
 801136a:	4c0c      	ldr	r4, [pc, #48]	@ (801139c <__libc_init_array+0x44>)
 801136c:	f000 fe10 	bl	8011f90 <_init>
 8011370:	1b64      	subs	r4, r4, r5
 8011372:	10a4      	asrs	r4, r4, #2
 8011374:	2600      	movs	r6, #0
 8011376:	42a6      	cmp	r6, r4
 8011378:	d105      	bne.n	8011386 <__libc_init_array+0x2e>
 801137a:	bd70      	pop	{r4, r5, r6, pc}
 801137c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011380:	4798      	blx	r3
 8011382:	3601      	adds	r6, #1
 8011384:	e7ee      	b.n	8011364 <__libc_init_array+0xc>
 8011386:	f855 3b04 	ldr.w	r3, [r5], #4
 801138a:	4798      	blx	r3
 801138c:	3601      	adds	r6, #1
 801138e:	e7f2      	b.n	8011376 <__libc_init_array+0x1e>
 8011390:	08012a5c 	.word	0x08012a5c
 8011394:	08012a5c 	.word	0x08012a5c
 8011398:	08012a5c 	.word	0x08012a5c
 801139c:	08012a60 	.word	0x08012a60

080113a0 <__retarget_lock_init_recursive>:
 80113a0:	4770      	bx	lr

080113a2 <__retarget_lock_acquire_recursive>:
 80113a2:	4770      	bx	lr

080113a4 <__retarget_lock_release_recursive>:
 80113a4:	4770      	bx	lr

080113a6 <memcpy>:
 80113a6:	440a      	add	r2, r1
 80113a8:	4291      	cmp	r1, r2
 80113aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80113ae:	d100      	bne.n	80113b2 <memcpy+0xc>
 80113b0:	4770      	bx	lr
 80113b2:	b510      	push	{r4, lr}
 80113b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80113b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80113bc:	4291      	cmp	r1, r2
 80113be:	d1f9      	bne.n	80113b4 <memcpy+0xe>
 80113c0:	bd10      	pop	{r4, pc}

080113c2 <abort>:
 80113c2:	b508      	push	{r3, lr}
 80113c4:	2006      	movs	r0, #6
 80113c6:	f000 fd33 	bl	8011e30 <raise>
 80113ca:	2001      	movs	r0, #1
 80113cc:	f7f0 fa72 	bl	80018b4 <_exit>

080113d0 <_free_r>:
 80113d0:	b538      	push	{r3, r4, r5, lr}
 80113d2:	4605      	mov	r5, r0
 80113d4:	2900      	cmp	r1, #0
 80113d6:	d041      	beq.n	801145c <_free_r+0x8c>
 80113d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113dc:	1f0c      	subs	r4, r1, #4
 80113de:	2b00      	cmp	r3, #0
 80113e0:	bfb8      	it	lt
 80113e2:	18e4      	addlt	r4, r4, r3
 80113e4:	f000 f8e0 	bl	80115a8 <__malloc_lock>
 80113e8:	4a1d      	ldr	r2, [pc, #116]	@ (8011460 <_free_r+0x90>)
 80113ea:	6813      	ldr	r3, [r2, #0]
 80113ec:	b933      	cbnz	r3, 80113fc <_free_r+0x2c>
 80113ee:	6063      	str	r3, [r4, #4]
 80113f0:	6014      	str	r4, [r2, #0]
 80113f2:	4628      	mov	r0, r5
 80113f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80113f8:	f000 b8dc 	b.w	80115b4 <__malloc_unlock>
 80113fc:	42a3      	cmp	r3, r4
 80113fe:	d908      	bls.n	8011412 <_free_r+0x42>
 8011400:	6820      	ldr	r0, [r4, #0]
 8011402:	1821      	adds	r1, r4, r0
 8011404:	428b      	cmp	r3, r1
 8011406:	bf01      	itttt	eq
 8011408:	6819      	ldreq	r1, [r3, #0]
 801140a:	685b      	ldreq	r3, [r3, #4]
 801140c:	1809      	addeq	r1, r1, r0
 801140e:	6021      	streq	r1, [r4, #0]
 8011410:	e7ed      	b.n	80113ee <_free_r+0x1e>
 8011412:	461a      	mov	r2, r3
 8011414:	685b      	ldr	r3, [r3, #4]
 8011416:	b10b      	cbz	r3, 801141c <_free_r+0x4c>
 8011418:	42a3      	cmp	r3, r4
 801141a:	d9fa      	bls.n	8011412 <_free_r+0x42>
 801141c:	6811      	ldr	r1, [r2, #0]
 801141e:	1850      	adds	r0, r2, r1
 8011420:	42a0      	cmp	r0, r4
 8011422:	d10b      	bne.n	801143c <_free_r+0x6c>
 8011424:	6820      	ldr	r0, [r4, #0]
 8011426:	4401      	add	r1, r0
 8011428:	1850      	adds	r0, r2, r1
 801142a:	4283      	cmp	r3, r0
 801142c:	6011      	str	r1, [r2, #0]
 801142e:	d1e0      	bne.n	80113f2 <_free_r+0x22>
 8011430:	6818      	ldr	r0, [r3, #0]
 8011432:	685b      	ldr	r3, [r3, #4]
 8011434:	6053      	str	r3, [r2, #4]
 8011436:	4408      	add	r0, r1
 8011438:	6010      	str	r0, [r2, #0]
 801143a:	e7da      	b.n	80113f2 <_free_r+0x22>
 801143c:	d902      	bls.n	8011444 <_free_r+0x74>
 801143e:	230c      	movs	r3, #12
 8011440:	602b      	str	r3, [r5, #0]
 8011442:	e7d6      	b.n	80113f2 <_free_r+0x22>
 8011444:	6820      	ldr	r0, [r4, #0]
 8011446:	1821      	adds	r1, r4, r0
 8011448:	428b      	cmp	r3, r1
 801144a:	bf04      	itt	eq
 801144c:	6819      	ldreq	r1, [r3, #0]
 801144e:	685b      	ldreq	r3, [r3, #4]
 8011450:	6063      	str	r3, [r4, #4]
 8011452:	bf04      	itt	eq
 8011454:	1809      	addeq	r1, r1, r0
 8011456:	6021      	streq	r1, [r4, #0]
 8011458:	6054      	str	r4, [r2, #4]
 801145a:	e7ca      	b.n	80113f2 <_free_r+0x22>
 801145c:	bd38      	pop	{r3, r4, r5, pc}
 801145e:	bf00      	nop
 8011460:	240018a0 	.word	0x240018a0

08011464 <sbrk_aligned>:
 8011464:	b570      	push	{r4, r5, r6, lr}
 8011466:	4e0f      	ldr	r6, [pc, #60]	@ (80114a4 <sbrk_aligned+0x40>)
 8011468:	460c      	mov	r4, r1
 801146a:	6831      	ldr	r1, [r6, #0]
 801146c:	4605      	mov	r5, r0
 801146e:	b911      	cbnz	r1, 8011476 <sbrk_aligned+0x12>
 8011470:	f000 fcfa 	bl	8011e68 <_sbrk_r>
 8011474:	6030      	str	r0, [r6, #0]
 8011476:	4621      	mov	r1, r4
 8011478:	4628      	mov	r0, r5
 801147a:	f000 fcf5 	bl	8011e68 <_sbrk_r>
 801147e:	1c43      	adds	r3, r0, #1
 8011480:	d103      	bne.n	801148a <sbrk_aligned+0x26>
 8011482:	f04f 34ff 	mov.w	r4, #4294967295
 8011486:	4620      	mov	r0, r4
 8011488:	bd70      	pop	{r4, r5, r6, pc}
 801148a:	1cc4      	adds	r4, r0, #3
 801148c:	f024 0403 	bic.w	r4, r4, #3
 8011490:	42a0      	cmp	r0, r4
 8011492:	d0f8      	beq.n	8011486 <sbrk_aligned+0x22>
 8011494:	1a21      	subs	r1, r4, r0
 8011496:	4628      	mov	r0, r5
 8011498:	f000 fce6 	bl	8011e68 <_sbrk_r>
 801149c:	3001      	adds	r0, #1
 801149e:	d1f2      	bne.n	8011486 <sbrk_aligned+0x22>
 80114a0:	e7ef      	b.n	8011482 <sbrk_aligned+0x1e>
 80114a2:	bf00      	nop
 80114a4:	2400189c 	.word	0x2400189c

080114a8 <_malloc_r>:
 80114a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114ac:	1ccd      	adds	r5, r1, #3
 80114ae:	f025 0503 	bic.w	r5, r5, #3
 80114b2:	3508      	adds	r5, #8
 80114b4:	2d0c      	cmp	r5, #12
 80114b6:	bf38      	it	cc
 80114b8:	250c      	movcc	r5, #12
 80114ba:	2d00      	cmp	r5, #0
 80114bc:	4606      	mov	r6, r0
 80114be:	db01      	blt.n	80114c4 <_malloc_r+0x1c>
 80114c0:	42a9      	cmp	r1, r5
 80114c2:	d904      	bls.n	80114ce <_malloc_r+0x26>
 80114c4:	230c      	movs	r3, #12
 80114c6:	6033      	str	r3, [r6, #0]
 80114c8:	2000      	movs	r0, #0
 80114ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80115a4 <_malloc_r+0xfc>
 80114d2:	f000 f869 	bl	80115a8 <__malloc_lock>
 80114d6:	f8d8 3000 	ldr.w	r3, [r8]
 80114da:	461c      	mov	r4, r3
 80114dc:	bb44      	cbnz	r4, 8011530 <_malloc_r+0x88>
 80114de:	4629      	mov	r1, r5
 80114e0:	4630      	mov	r0, r6
 80114e2:	f7ff ffbf 	bl	8011464 <sbrk_aligned>
 80114e6:	1c43      	adds	r3, r0, #1
 80114e8:	4604      	mov	r4, r0
 80114ea:	d158      	bne.n	801159e <_malloc_r+0xf6>
 80114ec:	f8d8 4000 	ldr.w	r4, [r8]
 80114f0:	4627      	mov	r7, r4
 80114f2:	2f00      	cmp	r7, #0
 80114f4:	d143      	bne.n	801157e <_malloc_r+0xd6>
 80114f6:	2c00      	cmp	r4, #0
 80114f8:	d04b      	beq.n	8011592 <_malloc_r+0xea>
 80114fa:	6823      	ldr	r3, [r4, #0]
 80114fc:	4639      	mov	r1, r7
 80114fe:	4630      	mov	r0, r6
 8011500:	eb04 0903 	add.w	r9, r4, r3
 8011504:	f000 fcb0 	bl	8011e68 <_sbrk_r>
 8011508:	4581      	cmp	r9, r0
 801150a:	d142      	bne.n	8011592 <_malloc_r+0xea>
 801150c:	6821      	ldr	r1, [r4, #0]
 801150e:	1a6d      	subs	r5, r5, r1
 8011510:	4629      	mov	r1, r5
 8011512:	4630      	mov	r0, r6
 8011514:	f7ff ffa6 	bl	8011464 <sbrk_aligned>
 8011518:	3001      	adds	r0, #1
 801151a:	d03a      	beq.n	8011592 <_malloc_r+0xea>
 801151c:	6823      	ldr	r3, [r4, #0]
 801151e:	442b      	add	r3, r5
 8011520:	6023      	str	r3, [r4, #0]
 8011522:	f8d8 3000 	ldr.w	r3, [r8]
 8011526:	685a      	ldr	r2, [r3, #4]
 8011528:	bb62      	cbnz	r2, 8011584 <_malloc_r+0xdc>
 801152a:	f8c8 7000 	str.w	r7, [r8]
 801152e:	e00f      	b.n	8011550 <_malloc_r+0xa8>
 8011530:	6822      	ldr	r2, [r4, #0]
 8011532:	1b52      	subs	r2, r2, r5
 8011534:	d420      	bmi.n	8011578 <_malloc_r+0xd0>
 8011536:	2a0b      	cmp	r2, #11
 8011538:	d917      	bls.n	801156a <_malloc_r+0xc2>
 801153a:	1961      	adds	r1, r4, r5
 801153c:	42a3      	cmp	r3, r4
 801153e:	6025      	str	r5, [r4, #0]
 8011540:	bf18      	it	ne
 8011542:	6059      	strne	r1, [r3, #4]
 8011544:	6863      	ldr	r3, [r4, #4]
 8011546:	bf08      	it	eq
 8011548:	f8c8 1000 	streq.w	r1, [r8]
 801154c:	5162      	str	r2, [r4, r5]
 801154e:	604b      	str	r3, [r1, #4]
 8011550:	4630      	mov	r0, r6
 8011552:	f000 f82f 	bl	80115b4 <__malloc_unlock>
 8011556:	f104 000b 	add.w	r0, r4, #11
 801155a:	1d23      	adds	r3, r4, #4
 801155c:	f020 0007 	bic.w	r0, r0, #7
 8011560:	1ac2      	subs	r2, r0, r3
 8011562:	bf1c      	itt	ne
 8011564:	1a1b      	subne	r3, r3, r0
 8011566:	50a3      	strne	r3, [r4, r2]
 8011568:	e7af      	b.n	80114ca <_malloc_r+0x22>
 801156a:	6862      	ldr	r2, [r4, #4]
 801156c:	42a3      	cmp	r3, r4
 801156e:	bf0c      	ite	eq
 8011570:	f8c8 2000 	streq.w	r2, [r8]
 8011574:	605a      	strne	r2, [r3, #4]
 8011576:	e7eb      	b.n	8011550 <_malloc_r+0xa8>
 8011578:	4623      	mov	r3, r4
 801157a:	6864      	ldr	r4, [r4, #4]
 801157c:	e7ae      	b.n	80114dc <_malloc_r+0x34>
 801157e:	463c      	mov	r4, r7
 8011580:	687f      	ldr	r7, [r7, #4]
 8011582:	e7b6      	b.n	80114f2 <_malloc_r+0x4a>
 8011584:	461a      	mov	r2, r3
 8011586:	685b      	ldr	r3, [r3, #4]
 8011588:	42a3      	cmp	r3, r4
 801158a:	d1fb      	bne.n	8011584 <_malloc_r+0xdc>
 801158c:	2300      	movs	r3, #0
 801158e:	6053      	str	r3, [r2, #4]
 8011590:	e7de      	b.n	8011550 <_malloc_r+0xa8>
 8011592:	230c      	movs	r3, #12
 8011594:	6033      	str	r3, [r6, #0]
 8011596:	4630      	mov	r0, r6
 8011598:	f000 f80c 	bl	80115b4 <__malloc_unlock>
 801159c:	e794      	b.n	80114c8 <_malloc_r+0x20>
 801159e:	6005      	str	r5, [r0, #0]
 80115a0:	e7d6      	b.n	8011550 <_malloc_r+0xa8>
 80115a2:	bf00      	nop
 80115a4:	240018a0 	.word	0x240018a0

080115a8 <__malloc_lock>:
 80115a8:	4801      	ldr	r0, [pc, #4]	@ (80115b0 <__malloc_lock+0x8>)
 80115aa:	f7ff befa 	b.w	80113a2 <__retarget_lock_acquire_recursive>
 80115ae:	bf00      	nop
 80115b0:	24001898 	.word	0x24001898

080115b4 <__malloc_unlock>:
 80115b4:	4801      	ldr	r0, [pc, #4]	@ (80115bc <__malloc_unlock+0x8>)
 80115b6:	f7ff bef5 	b.w	80113a4 <__retarget_lock_release_recursive>
 80115ba:	bf00      	nop
 80115bc:	24001898 	.word	0x24001898

080115c0 <__sfputc_r>:
 80115c0:	6893      	ldr	r3, [r2, #8]
 80115c2:	3b01      	subs	r3, #1
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	b410      	push	{r4}
 80115c8:	6093      	str	r3, [r2, #8]
 80115ca:	da08      	bge.n	80115de <__sfputc_r+0x1e>
 80115cc:	6994      	ldr	r4, [r2, #24]
 80115ce:	42a3      	cmp	r3, r4
 80115d0:	db01      	blt.n	80115d6 <__sfputc_r+0x16>
 80115d2:	290a      	cmp	r1, #10
 80115d4:	d103      	bne.n	80115de <__sfputc_r+0x1e>
 80115d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115da:	f000 bb6d 	b.w	8011cb8 <__swbuf_r>
 80115de:	6813      	ldr	r3, [r2, #0]
 80115e0:	1c58      	adds	r0, r3, #1
 80115e2:	6010      	str	r0, [r2, #0]
 80115e4:	7019      	strb	r1, [r3, #0]
 80115e6:	4608      	mov	r0, r1
 80115e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115ec:	4770      	bx	lr

080115ee <__sfputs_r>:
 80115ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115f0:	4606      	mov	r6, r0
 80115f2:	460f      	mov	r7, r1
 80115f4:	4614      	mov	r4, r2
 80115f6:	18d5      	adds	r5, r2, r3
 80115f8:	42ac      	cmp	r4, r5
 80115fa:	d101      	bne.n	8011600 <__sfputs_r+0x12>
 80115fc:	2000      	movs	r0, #0
 80115fe:	e007      	b.n	8011610 <__sfputs_r+0x22>
 8011600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011604:	463a      	mov	r2, r7
 8011606:	4630      	mov	r0, r6
 8011608:	f7ff ffda 	bl	80115c0 <__sfputc_r>
 801160c:	1c43      	adds	r3, r0, #1
 801160e:	d1f3      	bne.n	80115f8 <__sfputs_r+0xa>
 8011610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011614 <_vfiprintf_r>:
 8011614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011618:	460d      	mov	r5, r1
 801161a:	b09d      	sub	sp, #116	@ 0x74
 801161c:	4614      	mov	r4, r2
 801161e:	4698      	mov	r8, r3
 8011620:	4606      	mov	r6, r0
 8011622:	b118      	cbz	r0, 801162c <_vfiprintf_r+0x18>
 8011624:	6a03      	ldr	r3, [r0, #32]
 8011626:	b90b      	cbnz	r3, 801162c <_vfiprintf_r+0x18>
 8011628:	f7ff fdb6 	bl	8011198 <__sinit>
 801162c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801162e:	07d9      	lsls	r1, r3, #31
 8011630:	d405      	bmi.n	801163e <_vfiprintf_r+0x2a>
 8011632:	89ab      	ldrh	r3, [r5, #12]
 8011634:	059a      	lsls	r2, r3, #22
 8011636:	d402      	bmi.n	801163e <_vfiprintf_r+0x2a>
 8011638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801163a:	f7ff feb2 	bl	80113a2 <__retarget_lock_acquire_recursive>
 801163e:	89ab      	ldrh	r3, [r5, #12]
 8011640:	071b      	lsls	r3, r3, #28
 8011642:	d501      	bpl.n	8011648 <_vfiprintf_r+0x34>
 8011644:	692b      	ldr	r3, [r5, #16]
 8011646:	b99b      	cbnz	r3, 8011670 <_vfiprintf_r+0x5c>
 8011648:	4629      	mov	r1, r5
 801164a:	4630      	mov	r0, r6
 801164c:	f000 fb72 	bl	8011d34 <__swsetup_r>
 8011650:	b170      	cbz	r0, 8011670 <_vfiprintf_r+0x5c>
 8011652:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011654:	07dc      	lsls	r4, r3, #31
 8011656:	d504      	bpl.n	8011662 <_vfiprintf_r+0x4e>
 8011658:	f04f 30ff 	mov.w	r0, #4294967295
 801165c:	b01d      	add	sp, #116	@ 0x74
 801165e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011662:	89ab      	ldrh	r3, [r5, #12]
 8011664:	0598      	lsls	r0, r3, #22
 8011666:	d4f7      	bmi.n	8011658 <_vfiprintf_r+0x44>
 8011668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801166a:	f7ff fe9b 	bl	80113a4 <__retarget_lock_release_recursive>
 801166e:	e7f3      	b.n	8011658 <_vfiprintf_r+0x44>
 8011670:	2300      	movs	r3, #0
 8011672:	9309      	str	r3, [sp, #36]	@ 0x24
 8011674:	2320      	movs	r3, #32
 8011676:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801167a:	f8cd 800c 	str.w	r8, [sp, #12]
 801167e:	2330      	movs	r3, #48	@ 0x30
 8011680:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011830 <_vfiprintf_r+0x21c>
 8011684:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011688:	f04f 0901 	mov.w	r9, #1
 801168c:	4623      	mov	r3, r4
 801168e:	469a      	mov	sl, r3
 8011690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011694:	b10a      	cbz	r2, 801169a <_vfiprintf_r+0x86>
 8011696:	2a25      	cmp	r2, #37	@ 0x25
 8011698:	d1f9      	bne.n	801168e <_vfiprintf_r+0x7a>
 801169a:	ebba 0b04 	subs.w	fp, sl, r4
 801169e:	d00b      	beq.n	80116b8 <_vfiprintf_r+0xa4>
 80116a0:	465b      	mov	r3, fp
 80116a2:	4622      	mov	r2, r4
 80116a4:	4629      	mov	r1, r5
 80116a6:	4630      	mov	r0, r6
 80116a8:	f7ff ffa1 	bl	80115ee <__sfputs_r>
 80116ac:	3001      	adds	r0, #1
 80116ae:	f000 80a7 	beq.w	8011800 <_vfiprintf_r+0x1ec>
 80116b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80116b4:	445a      	add	r2, fp
 80116b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80116b8:	f89a 3000 	ldrb.w	r3, [sl]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	f000 809f 	beq.w	8011800 <_vfiprintf_r+0x1ec>
 80116c2:	2300      	movs	r3, #0
 80116c4:	f04f 32ff 	mov.w	r2, #4294967295
 80116c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80116cc:	f10a 0a01 	add.w	sl, sl, #1
 80116d0:	9304      	str	r3, [sp, #16]
 80116d2:	9307      	str	r3, [sp, #28]
 80116d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80116d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80116da:	4654      	mov	r4, sl
 80116dc:	2205      	movs	r2, #5
 80116de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116e2:	4853      	ldr	r0, [pc, #332]	@ (8011830 <_vfiprintf_r+0x21c>)
 80116e4:	f7ee fdfc 	bl	80002e0 <memchr>
 80116e8:	9a04      	ldr	r2, [sp, #16]
 80116ea:	b9d8      	cbnz	r0, 8011724 <_vfiprintf_r+0x110>
 80116ec:	06d1      	lsls	r1, r2, #27
 80116ee:	bf44      	itt	mi
 80116f0:	2320      	movmi	r3, #32
 80116f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116f6:	0713      	lsls	r3, r2, #28
 80116f8:	bf44      	itt	mi
 80116fa:	232b      	movmi	r3, #43	@ 0x2b
 80116fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011700:	f89a 3000 	ldrb.w	r3, [sl]
 8011704:	2b2a      	cmp	r3, #42	@ 0x2a
 8011706:	d015      	beq.n	8011734 <_vfiprintf_r+0x120>
 8011708:	9a07      	ldr	r2, [sp, #28]
 801170a:	4654      	mov	r4, sl
 801170c:	2000      	movs	r0, #0
 801170e:	f04f 0c0a 	mov.w	ip, #10
 8011712:	4621      	mov	r1, r4
 8011714:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011718:	3b30      	subs	r3, #48	@ 0x30
 801171a:	2b09      	cmp	r3, #9
 801171c:	d94b      	bls.n	80117b6 <_vfiprintf_r+0x1a2>
 801171e:	b1b0      	cbz	r0, 801174e <_vfiprintf_r+0x13a>
 8011720:	9207      	str	r2, [sp, #28]
 8011722:	e014      	b.n	801174e <_vfiprintf_r+0x13a>
 8011724:	eba0 0308 	sub.w	r3, r0, r8
 8011728:	fa09 f303 	lsl.w	r3, r9, r3
 801172c:	4313      	orrs	r3, r2
 801172e:	9304      	str	r3, [sp, #16]
 8011730:	46a2      	mov	sl, r4
 8011732:	e7d2      	b.n	80116da <_vfiprintf_r+0xc6>
 8011734:	9b03      	ldr	r3, [sp, #12]
 8011736:	1d19      	adds	r1, r3, #4
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	9103      	str	r1, [sp, #12]
 801173c:	2b00      	cmp	r3, #0
 801173e:	bfbb      	ittet	lt
 8011740:	425b      	neglt	r3, r3
 8011742:	f042 0202 	orrlt.w	r2, r2, #2
 8011746:	9307      	strge	r3, [sp, #28]
 8011748:	9307      	strlt	r3, [sp, #28]
 801174a:	bfb8      	it	lt
 801174c:	9204      	strlt	r2, [sp, #16]
 801174e:	7823      	ldrb	r3, [r4, #0]
 8011750:	2b2e      	cmp	r3, #46	@ 0x2e
 8011752:	d10a      	bne.n	801176a <_vfiprintf_r+0x156>
 8011754:	7863      	ldrb	r3, [r4, #1]
 8011756:	2b2a      	cmp	r3, #42	@ 0x2a
 8011758:	d132      	bne.n	80117c0 <_vfiprintf_r+0x1ac>
 801175a:	9b03      	ldr	r3, [sp, #12]
 801175c:	1d1a      	adds	r2, r3, #4
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	9203      	str	r2, [sp, #12]
 8011762:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011766:	3402      	adds	r4, #2
 8011768:	9305      	str	r3, [sp, #20]
 801176a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011840 <_vfiprintf_r+0x22c>
 801176e:	7821      	ldrb	r1, [r4, #0]
 8011770:	2203      	movs	r2, #3
 8011772:	4650      	mov	r0, sl
 8011774:	f7ee fdb4 	bl	80002e0 <memchr>
 8011778:	b138      	cbz	r0, 801178a <_vfiprintf_r+0x176>
 801177a:	9b04      	ldr	r3, [sp, #16]
 801177c:	eba0 000a 	sub.w	r0, r0, sl
 8011780:	2240      	movs	r2, #64	@ 0x40
 8011782:	4082      	lsls	r2, r0
 8011784:	4313      	orrs	r3, r2
 8011786:	3401      	adds	r4, #1
 8011788:	9304      	str	r3, [sp, #16]
 801178a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801178e:	4829      	ldr	r0, [pc, #164]	@ (8011834 <_vfiprintf_r+0x220>)
 8011790:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011794:	2206      	movs	r2, #6
 8011796:	f7ee fda3 	bl	80002e0 <memchr>
 801179a:	2800      	cmp	r0, #0
 801179c:	d03f      	beq.n	801181e <_vfiprintf_r+0x20a>
 801179e:	4b26      	ldr	r3, [pc, #152]	@ (8011838 <_vfiprintf_r+0x224>)
 80117a0:	bb1b      	cbnz	r3, 80117ea <_vfiprintf_r+0x1d6>
 80117a2:	9b03      	ldr	r3, [sp, #12]
 80117a4:	3307      	adds	r3, #7
 80117a6:	f023 0307 	bic.w	r3, r3, #7
 80117aa:	3308      	adds	r3, #8
 80117ac:	9303      	str	r3, [sp, #12]
 80117ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117b0:	443b      	add	r3, r7
 80117b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80117b4:	e76a      	b.n	801168c <_vfiprintf_r+0x78>
 80117b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80117ba:	460c      	mov	r4, r1
 80117bc:	2001      	movs	r0, #1
 80117be:	e7a8      	b.n	8011712 <_vfiprintf_r+0xfe>
 80117c0:	2300      	movs	r3, #0
 80117c2:	3401      	adds	r4, #1
 80117c4:	9305      	str	r3, [sp, #20]
 80117c6:	4619      	mov	r1, r3
 80117c8:	f04f 0c0a 	mov.w	ip, #10
 80117cc:	4620      	mov	r0, r4
 80117ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80117d2:	3a30      	subs	r2, #48	@ 0x30
 80117d4:	2a09      	cmp	r2, #9
 80117d6:	d903      	bls.n	80117e0 <_vfiprintf_r+0x1cc>
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d0c6      	beq.n	801176a <_vfiprintf_r+0x156>
 80117dc:	9105      	str	r1, [sp, #20]
 80117de:	e7c4      	b.n	801176a <_vfiprintf_r+0x156>
 80117e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80117e4:	4604      	mov	r4, r0
 80117e6:	2301      	movs	r3, #1
 80117e8:	e7f0      	b.n	80117cc <_vfiprintf_r+0x1b8>
 80117ea:	ab03      	add	r3, sp, #12
 80117ec:	9300      	str	r3, [sp, #0]
 80117ee:	462a      	mov	r2, r5
 80117f0:	4b12      	ldr	r3, [pc, #72]	@ (801183c <_vfiprintf_r+0x228>)
 80117f2:	a904      	add	r1, sp, #16
 80117f4:	4630      	mov	r0, r6
 80117f6:	f3af 8000 	nop.w
 80117fa:	4607      	mov	r7, r0
 80117fc:	1c78      	adds	r0, r7, #1
 80117fe:	d1d6      	bne.n	80117ae <_vfiprintf_r+0x19a>
 8011800:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011802:	07d9      	lsls	r1, r3, #31
 8011804:	d405      	bmi.n	8011812 <_vfiprintf_r+0x1fe>
 8011806:	89ab      	ldrh	r3, [r5, #12]
 8011808:	059a      	lsls	r2, r3, #22
 801180a:	d402      	bmi.n	8011812 <_vfiprintf_r+0x1fe>
 801180c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801180e:	f7ff fdc9 	bl	80113a4 <__retarget_lock_release_recursive>
 8011812:	89ab      	ldrh	r3, [r5, #12]
 8011814:	065b      	lsls	r3, r3, #25
 8011816:	f53f af1f 	bmi.w	8011658 <_vfiprintf_r+0x44>
 801181a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801181c:	e71e      	b.n	801165c <_vfiprintf_r+0x48>
 801181e:	ab03      	add	r3, sp, #12
 8011820:	9300      	str	r3, [sp, #0]
 8011822:	462a      	mov	r2, r5
 8011824:	4b05      	ldr	r3, [pc, #20]	@ (801183c <_vfiprintf_r+0x228>)
 8011826:	a904      	add	r1, sp, #16
 8011828:	4630      	mov	r0, r6
 801182a:	f000 f879 	bl	8011920 <_printf_i>
 801182e:	e7e4      	b.n	80117fa <_vfiprintf_r+0x1e6>
 8011830:	08012a20 	.word	0x08012a20
 8011834:	08012a2a 	.word	0x08012a2a
 8011838:	00000000 	.word	0x00000000
 801183c:	080115ef 	.word	0x080115ef
 8011840:	08012a26 	.word	0x08012a26

08011844 <_printf_common>:
 8011844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011848:	4616      	mov	r6, r2
 801184a:	4698      	mov	r8, r3
 801184c:	688a      	ldr	r2, [r1, #8]
 801184e:	690b      	ldr	r3, [r1, #16]
 8011850:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011854:	4293      	cmp	r3, r2
 8011856:	bfb8      	it	lt
 8011858:	4613      	movlt	r3, r2
 801185a:	6033      	str	r3, [r6, #0]
 801185c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011860:	4607      	mov	r7, r0
 8011862:	460c      	mov	r4, r1
 8011864:	b10a      	cbz	r2, 801186a <_printf_common+0x26>
 8011866:	3301      	adds	r3, #1
 8011868:	6033      	str	r3, [r6, #0]
 801186a:	6823      	ldr	r3, [r4, #0]
 801186c:	0699      	lsls	r1, r3, #26
 801186e:	bf42      	ittt	mi
 8011870:	6833      	ldrmi	r3, [r6, #0]
 8011872:	3302      	addmi	r3, #2
 8011874:	6033      	strmi	r3, [r6, #0]
 8011876:	6825      	ldr	r5, [r4, #0]
 8011878:	f015 0506 	ands.w	r5, r5, #6
 801187c:	d106      	bne.n	801188c <_printf_common+0x48>
 801187e:	f104 0a19 	add.w	sl, r4, #25
 8011882:	68e3      	ldr	r3, [r4, #12]
 8011884:	6832      	ldr	r2, [r6, #0]
 8011886:	1a9b      	subs	r3, r3, r2
 8011888:	42ab      	cmp	r3, r5
 801188a:	dc26      	bgt.n	80118da <_printf_common+0x96>
 801188c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011890:	6822      	ldr	r2, [r4, #0]
 8011892:	3b00      	subs	r3, #0
 8011894:	bf18      	it	ne
 8011896:	2301      	movne	r3, #1
 8011898:	0692      	lsls	r2, r2, #26
 801189a:	d42b      	bmi.n	80118f4 <_printf_common+0xb0>
 801189c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80118a0:	4641      	mov	r1, r8
 80118a2:	4638      	mov	r0, r7
 80118a4:	47c8      	blx	r9
 80118a6:	3001      	adds	r0, #1
 80118a8:	d01e      	beq.n	80118e8 <_printf_common+0xa4>
 80118aa:	6823      	ldr	r3, [r4, #0]
 80118ac:	6922      	ldr	r2, [r4, #16]
 80118ae:	f003 0306 	and.w	r3, r3, #6
 80118b2:	2b04      	cmp	r3, #4
 80118b4:	bf02      	ittt	eq
 80118b6:	68e5      	ldreq	r5, [r4, #12]
 80118b8:	6833      	ldreq	r3, [r6, #0]
 80118ba:	1aed      	subeq	r5, r5, r3
 80118bc:	68a3      	ldr	r3, [r4, #8]
 80118be:	bf0c      	ite	eq
 80118c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80118c4:	2500      	movne	r5, #0
 80118c6:	4293      	cmp	r3, r2
 80118c8:	bfc4      	itt	gt
 80118ca:	1a9b      	subgt	r3, r3, r2
 80118cc:	18ed      	addgt	r5, r5, r3
 80118ce:	2600      	movs	r6, #0
 80118d0:	341a      	adds	r4, #26
 80118d2:	42b5      	cmp	r5, r6
 80118d4:	d11a      	bne.n	801190c <_printf_common+0xc8>
 80118d6:	2000      	movs	r0, #0
 80118d8:	e008      	b.n	80118ec <_printf_common+0xa8>
 80118da:	2301      	movs	r3, #1
 80118dc:	4652      	mov	r2, sl
 80118de:	4641      	mov	r1, r8
 80118e0:	4638      	mov	r0, r7
 80118e2:	47c8      	blx	r9
 80118e4:	3001      	adds	r0, #1
 80118e6:	d103      	bne.n	80118f0 <_printf_common+0xac>
 80118e8:	f04f 30ff 	mov.w	r0, #4294967295
 80118ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118f0:	3501      	adds	r5, #1
 80118f2:	e7c6      	b.n	8011882 <_printf_common+0x3e>
 80118f4:	18e1      	adds	r1, r4, r3
 80118f6:	1c5a      	adds	r2, r3, #1
 80118f8:	2030      	movs	r0, #48	@ 0x30
 80118fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80118fe:	4422      	add	r2, r4
 8011900:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011904:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011908:	3302      	adds	r3, #2
 801190a:	e7c7      	b.n	801189c <_printf_common+0x58>
 801190c:	2301      	movs	r3, #1
 801190e:	4622      	mov	r2, r4
 8011910:	4641      	mov	r1, r8
 8011912:	4638      	mov	r0, r7
 8011914:	47c8      	blx	r9
 8011916:	3001      	adds	r0, #1
 8011918:	d0e6      	beq.n	80118e8 <_printf_common+0xa4>
 801191a:	3601      	adds	r6, #1
 801191c:	e7d9      	b.n	80118d2 <_printf_common+0x8e>
	...

08011920 <_printf_i>:
 8011920:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011924:	7e0f      	ldrb	r7, [r1, #24]
 8011926:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011928:	2f78      	cmp	r7, #120	@ 0x78
 801192a:	4691      	mov	r9, r2
 801192c:	4680      	mov	r8, r0
 801192e:	460c      	mov	r4, r1
 8011930:	469a      	mov	sl, r3
 8011932:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011936:	d807      	bhi.n	8011948 <_printf_i+0x28>
 8011938:	2f62      	cmp	r7, #98	@ 0x62
 801193a:	d80a      	bhi.n	8011952 <_printf_i+0x32>
 801193c:	2f00      	cmp	r7, #0
 801193e:	f000 80d2 	beq.w	8011ae6 <_printf_i+0x1c6>
 8011942:	2f58      	cmp	r7, #88	@ 0x58
 8011944:	f000 80b9 	beq.w	8011aba <_printf_i+0x19a>
 8011948:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801194c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011950:	e03a      	b.n	80119c8 <_printf_i+0xa8>
 8011952:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011956:	2b15      	cmp	r3, #21
 8011958:	d8f6      	bhi.n	8011948 <_printf_i+0x28>
 801195a:	a101      	add	r1, pc, #4	@ (adr r1, 8011960 <_printf_i+0x40>)
 801195c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011960:	080119b9 	.word	0x080119b9
 8011964:	080119cd 	.word	0x080119cd
 8011968:	08011949 	.word	0x08011949
 801196c:	08011949 	.word	0x08011949
 8011970:	08011949 	.word	0x08011949
 8011974:	08011949 	.word	0x08011949
 8011978:	080119cd 	.word	0x080119cd
 801197c:	08011949 	.word	0x08011949
 8011980:	08011949 	.word	0x08011949
 8011984:	08011949 	.word	0x08011949
 8011988:	08011949 	.word	0x08011949
 801198c:	08011acd 	.word	0x08011acd
 8011990:	080119f7 	.word	0x080119f7
 8011994:	08011a87 	.word	0x08011a87
 8011998:	08011949 	.word	0x08011949
 801199c:	08011949 	.word	0x08011949
 80119a0:	08011aef 	.word	0x08011aef
 80119a4:	08011949 	.word	0x08011949
 80119a8:	080119f7 	.word	0x080119f7
 80119ac:	08011949 	.word	0x08011949
 80119b0:	08011949 	.word	0x08011949
 80119b4:	08011a8f 	.word	0x08011a8f
 80119b8:	6833      	ldr	r3, [r6, #0]
 80119ba:	1d1a      	adds	r2, r3, #4
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	6032      	str	r2, [r6, #0]
 80119c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80119c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80119c8:	2301      	movs	r3, #1
 80119ca:	e09d      	b.n	8011b08 <_printf_i+0x1e8>
 80119cc:	6833      	ldr	r3, [r6, #0]
 80119ce:	6820      	ldr	r0, [r4, #0]
 80119d0:	1d19      	adds	r1, r3, #4
 80119d2:	6031      	str	r1, [r6, #0]
 80119d4:	0606      	lsls	r6, r0, #24
 80119d6:	d501      	bpl.n	80119dc <_printf_i+0xbc>
 80119d8:	681d      	ldr	r5, [r3, #0]
 80119da:	e003      	b.n	80119e4 <_printf_i+0xc4>
 80119dc:	0645      	lsls	r5, r0, #25
 80119de:	d5fb      	bpl.n	80119d8 <_printf_i+0xb8>
 80119e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80119e4:	2d00      	cmp	r5, #0
 80119e6:	da03      	bge.n	80119f0 <_printf_i+0xd0>
 80119e8:	232d      	movs	r3, #45	@ 0x2d
 80119ea:	426d      	negs	r5, r5
 80119ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80119f0:	4859      	ldr	r0, [pc, #356]	@ (8011b58 <_printf_i+0x238>)
 80119f2:	230a      	movs	r3, #10
 80119f4:	e011      	b.n	8011a1a <_printf_i+0xfa>
 80119f6:	6821      	ldr	r1, [r4, #0]
 80119f8:	6833      	ldr	r3, [r6, #0]
 80119fa:	0608      	lsls	r0, r1, #24
 80119fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8011a00:	d402      	bmi.n	8011a08 <_printf_i+0xe8>
 8011a02:	0649      	lsls	r1, r1, #25
 8011a04:	bf48      	it	mi
 8011a06:	b2ad      	uxthmi	r5, r5
 8011a08:	2f6f      	cmp	r7, #111	@ 0x6f
 8011a0a:	4853      	ldr	r0, [pc, #332]	@ (8011b58 <_printf_i+0x238>)
 8011a0c:	6033      	str	r3, [r6, #0]
 8011a0e:	bf14      	ite	ne
 8011a10:	230a      	movne	r3, #10
 8011a12:	2308      	moveq	r3, #8
 8011a14:	2100      	movs	r1, #0
 8011a16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011a1a:	6866      	ldr	r6, [r4, #4]
 8011a1c:	60a6      	str	r6, [r4, #8]
 8011a1e:	2e00      	cmp	r6, #0
 8011a20:	bfa2      	ittt	ge
 8011a22:	6821      	ldrge	r1, [r4, #0]
 8011a24:	f021 0104 	bicge.w	r1, r1, #4
 8011a28:	6021      	strge	r1, [r4, #0]
 8011a2a:	b90d      	cbnz	r5, 8011a30 <_printf_i+0x110>
 8011a2c:	2e00      	cmp	r6, #0
 8011a2e:	d04b      	beq.n	8011ac8 <_printf_i+0x1a8>
 8011a30:	4616      	mov	r6, r2
 8011a32:	fbb5 f1f3 	udiv	r1, r5, r3
 8011a36:	fb03 5711 	mls	r7, r3, r1, r5
 8011a3a:	5dc7      	ldrb	r7, [r0, r7]
 8011a3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011a40:	462f      	mov	r7, r5
 8011a42:	42bb      	cmp	r3, r7
 8011a44:	460d      	mov	r5, r1
 8011a46:	d9f4      	bls.n	8011a32 <_printf_i+0x112>
 8011a48:	2b08      	cmp	r3, #8
 8011a4a:	d10b      	bne.n	8011a64 <_printf_i+0x144>
 8011a4c:	6823      	ldr	r3, [r4, #0]
 8011a4e:	07df      	lsls	r7, r3, #31
 8011a50:	d508      	bpl.n	8011a64 <_printf_i+0x144>
 8011a52:	6923      	ldr	r3, [r4, #16]
 8011a54:	6861      	ldr	r1, [r4, #4]
 8011a56:	4299      	cmp	r1, r3
 8011a58:	bfde      	ittt	le
 8011a5a:	2330      	movle	r3, #48	@ 0x30
 8011a5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011a60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011a64:	1b92      	subs	r2, r2, r6
 8011a66:	6122      	str	r2, [r4, #16]
 8011a68:	f8cd a000 	str.w	sl, [sp]
 8011a6c:	464b      	mov	r3, r9
 8011a6e:	aa03      	add	r2, sp, #12
 8011a70:	4621      	mov	r1, r4
 8011a72:	4640      	mov	r0, r8
 8011a74:	f7ff fee6 	bl	8011844 <_printf_common>
 8011a78:	3001      	adds	r0, #1
 8011a7a:	d14a      	bne.n	8011b12 <_printf_i+0x1f2>
 8011a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8011a80:	b004      	add	sp, #16
 8011a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a86:	6823      	ldr	r3, [r4, #0]
 8011a88:	f043 0320 	orr.w	r3, r3, #32
 8011a8c:	6023      	str	r3, [r4, #0]
 8011a8e:	4833      	ldr	r0, [pc, #204]	@ (8011b5c <_printf_i+0x23c>)
 8011a90:	2778      	movs	r7, #120	@ 0x78
 8011a92:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011a96:	6823      	ldr	r3, [r4, #0]
 8011a98:	6831      	ldr	r1, [r6, #0]
 8011a9a:	061f      	lsls	r7, r3, #24
 8011a9c:	f851 5b04 	ldr.w	r5, [r1], #4
 8011aa0:	d402      	bmi.n	8011aa8 <_printf_i+0x188>
 8011aa2:	065f      	lsls	r7, r3, #25
 8011aa4:	bf48      	it	mi
 8011aa6:	b2ad      	uxthmi	r5, r5
 8011aa8:	6031      	str	r1, [r6, #0]
 8011aaa:	07d9      	lsls	r1, r3, #31
 8011aac:	bf44      	itt	mi
 8011aae:	f043 0320 	orrmi.w	r3, r3, #32
 8011ab2:	6023      	strmi	r3, [r4, #0]
 8011ab4:	b11d      	cbz	r5, 8011abe <_printf_i+0x19e>
 8011ab6:	2310      	movs	r3, #16
 8011ab8:	e7ac      	b.n	8011a14 <_printf_i+0xf4>
 8011aba:	4827      	ldr	r0, [pc, #156]	@ (8011b58 <_printf_i+0x238>)
 8011abc:	e7e9      	b.n	8011a92 <_printf_i+0x172>
 8011abe:	6823      	ldr	r3, [r4, #0]
 8011ac0:	f023 0320 	bic.w	r3, r3, #32
 8011ac4:	6023      	str	r3, [r4, #0]
 8011ac6:	e7f6      	b.n	8011ab6 <_printf_i+0x196>
 8011ac8:	4616      	mov	r6, r2
 8011aca:	e7bd      	b.n	8011a48 <_printf_i+0x128>
 8011acc:	6833      	ldr	r3, [r6, #0]
 8011ace:	6825      	ldr	r5, [r4, #0]
 8011ad0:	6961      	ldr	r1, [r4, #20]
 8011ad2:	1d18      	adds	r0, r3, #4
 8011ad4:	6030      	str	r0, [r6, #0]
 8011ad6:	062e      	lsls	r6, r5, #24
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	d501      	bpl.n	8011ae0 <_printf_i+0x1c0>
 8011adc:	6019      	str	r1, [r3, #0]
 8011ade:	e002      	b.n	8011ae6 <_printf_i+0x1c6>
 8011ae0:	0668      	lsls	r0, r5, #25
 8011ae2:	d5fb      	bpl.n	8011adc <_printf_i+0x1bc>
 8011ae4:	8019      	strh	r1, [r3, #0]
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	6123      	str	r3, [r4, #16]
 8011aea:	4616      	mov	r6, r2
 8011aec:	e7bc      	b.n	8011a68 <_printf_i+0x148>
 8011aee:	6833      	ldr	r3, [r6, #0]
 8011af0:	1d1a      	adds	r2, r3, #4
 8011af2:	6032      	str	r2, [r6, #0]
 8011af4:	681e      	ldr	r6, [r3, #0]
 8011af6:	6862      	ldr	r2, [r4, #4]
 8011af8:	2100      	movs	r1, #0
 8011afa:	4630      	mov	r0, r6
 8011afc:	f7ee fbf0 	bl	80002e0 <memchr>
 8011b00:	b108      	cbz	r0, 8011b06 <_printf_i+0x1e6>
 8011b02:	1b80      	subs	r0, r0, r6
 8011b04:	6060      	str	r0, [r4, #4]
 8011b06:	6863      	ldr	r3, [r4, #4]
 8011b08:	6123      	str	r3, [r4, #16]
 8011b0a:	2300      	movs	r3, #0
 8011b0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011b10:	e7aa      	b.n	8011a68 <_printf_i+0x148>
 8011b12:	6923      	ldr	r3, [r4, #16]
 8011b14:	4632      	mov	r2, r6
 8011b16:	4649      	mov	r1, r9
 8011b18:	4640      	mov	r0, r8
 8011b1a:	47d0      	blx	sl
 8011b1c:	3001      	adds	r0, #1
 8011b1e:	d0ad      	beq.n	8011a7c <_printf_i+0x15c>
 8011b20:	6823      	ldr	r3, [r4, #0]
 8011b22:	079b      	lsls	r3, r3, #30
 8011b24:	d413      	bmi.n	8011b4e <_printf_i+0x22e>
 8011b26:	68e0      	ldr	r0, [r4, #12]
 8011b28:	9b03      	ldr	r3, [sp, #12]
 8011b2a:	4298      	cmp	r0, r3
 8011b2c:	bfb8      	it	lt
 8011b2e:	4618      	movlt	r0, r3
 8011b30:	e7a6      	b.n	8011a80 <_printf_i+0x160>
 8011b32:	2301      	movs	r3, #1
 8011b34:	4632      	mov	r2, r6
 8011b36:	4649      	mov	r1, r9
 8011b38:	4640      	mov	r0, r8
 8011b3a:	47d0      	blx	sl
 8011b3c:	3001      	adds	r0, #1
 8011b3e:	d09d      	beq.n	8011a7c <_printf_i+0x15c>
 8011b40:	3501      	adds	r5, #1
 8011b42:	68e3      	ldr	r3, [r4, #12]
 8011b44:	9903      	ldr	r1, [sp, #12]
 8011b46:	1a5b      	subs	r3, r3, r1
 8011b48:	42ab      	cmp	r3, r5
 8011b4a:	dcf2      	bgt.n	8011b32 <_printf_i+0x212>
 8011b4c:	e7eb      	b.n	8011b26 <_printf_i+0x206>
 8011b4e:	2500      	movs	r5, #0
 8011b50:	f104 0619 	add.w	r6, r4, #25
 8011b54:	e7f5      	b.n	8011b42 <_printf_i+0x222>
 8011b56:	bf00      	nop
 8011b58:	08012a31 	.word	0x08012a31
 8011b5c:	08012a42 	.word	0x08012a42

08011b60 <__sflush_r>:
 8011b60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b68:	0716      	lsls	r6, r2, #28
 8011b6a:	4605      	mov	r5, r0
 8011b6c:	460c      	mov	r4, r1
 8011b6e:	d454      	bmi.n	8011c1a <__sflush_r+0xba>
 8011b70:	684b      	ldr	r3, [r1, #4]
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	dc02      	bgt.n	8011b7c <__sflush_r+0x1c>
 8011b76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	dd48      	ble.n	8011c0e <__sflush_r+0xae>
 8011b7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011b7e:	2e00      	cmp	r6, #0
 8011b80:	d045      	beq.n	8011c0e <__sflush_r+0xae>
 8011b82:	2300      	movs	r3, #0
 8011b84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011b88:	682f      	ldr	r7, [r5, #0]
 8011b8a:	6a21      	ldr	r1, [r4, #32]
 8011b8c:	602b      	str	r3, [r5, #0]
 8011b8e:	d030      	beq.n	8011bf2 <__sflush_r+0x92>
 8011b90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011b92:	89a3      	ldrh	r3, [r4, #12]
 8011b94:	0759      	lsls	r1, r3, #29
 8011b96:	d505      	bpl.n	8011ba4 <__sflush_r+0x44>
 8011b98:	6863      	ldr	r3, [r4, #4]
 8011b9a:	1ad2      	subs	r2, r2, r3
 8011b9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011b9e:	b10b      	cbz	r3, 8011ba4 <__sflush_r+0x44>
 8011ba0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011ba2:	1ad2      	subs	r2, r2, r3
 8011ba4:	2300      	movs	r3, #0
 8011ba6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011ba8:	6a21      	ldr	r1, [r4, #32]
 8011baa:	4628      	mov	r0, r5
 8011bac:	47b0      	blx	r6
 8011bae:	1c43      	adds	r3, r0, #1
 8011bb0:	89a3      	ldrh	r3, [r4, #12]
 8011bb2:	d106      	bne.n	8011bc2 <__sflush_r+0x62>
 8011bb4:	6829      	ldr	r1, [r5, #0]
 8011bb6:	291d      	cmp	r1, #29
 8011bb8:	d82b      	bhi.n	8011c12 <__sflush_r+0xb2>
 8011bba:	4a2a      	ldr	r2, [pc, #168]	@ (8011c64 <__sflush_r+0x104>)
 8011bbc:	410a      	asrs	r2, r1
 8011bbe:	07d6      	lsls	r6, r2, #31
 8011bc0:	d427      	bmi.n	8011c12 <__sflush_r+0xb2>
 8011bc2:	2200      	movs	r2, #0
 8011bc4:	6062      	str	r2, [r4, #4]
 8011bc6:	04d9      	lsls	r1, r3, #19
 8011bc8:	6922      	ldr	r2, [r4, #16]
 8011bca:	6022      	str	r2, [r4, #0]
 8011bcc:	d504      	bpl.n	8011bd8 <__sflush_r+0x78>
 8011bce:	1c42      	adds	r2, r0, #1
 8011bd0:	d101      	bne.n	8011bd6 <__sflush_r+0x76>
 8011bd2:	682b      	ldr	r3, [r5, #0]
 8011bd4:	b903      	cbnz	r3, 8011bd8 <__sflush_r+0x78>
 8011bd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8011bd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011bda:	602f      	str	r7, [r5, #0]
 8011bdc:	b1b9      	cbz	r1, 8011c0e <__sflush_r+0xae>
 8011bde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011be2:	4299      	cmp	r1, r3
 8011be4:	d002      	beq.n	8011bec <__sflush_r+0x8c>
 8011be6:	4628      	mov	r0, r5
 8011be8:	f7ff fbf2 	bl	80113d0 <_free_r>
 8011bec:	2300      	movs	r3, #0
 8011bee:	6363      	str	r3, [r4, #52]	@ 0x34
 8011bf0:	e00d      	b.n	8011c0e <__sflush_r+0xae>
 8011bf2:	2301      	movs	r3, #1
 8011bf4:	4628      	mov	r0, r5
 8011bf6:	47b0      	blx	r6
 8011bf8:	4602      	mov	r2, r0
 8011bfa:	1c50      	adds	r0, r2, #1
 8011bfc:	d1c9      	bne.n	8011b92 <__sflush_r+0x32>
 8011bfe:	682b      	ldr	r3, [r5, #0]
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d0c6      	beq.n	8011b92 <__sflush_r+0x32>
 8011c04:	2b1d      	cmp	r3, #29
 8011c06:	d001      	beq.n	8011c0c <__sflush_r+0xac>
 8011c08:	2b16      	cmp	r3, #22
 8011c0a:	d11e      	bne.n	8011c4a <__sflush_r+0xea>
 8011c0c:	602f      	str	r7, [r5, #0]
 8011c0e:	2000      	movs	r0, #0
 8011c10:	e022      	b.n	8011c58 <__sflush_r+0xf8>
 8011c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c16:	b21b      	sxth	r3, r3
 8011c18:	e01b      	b.n	8011c52 <__sflush_r+0xf2>
 8011c1a:	690f      	ldr	r7, [r1, #16]
 8011c1c:	2f00      	cmp	r7, #0
 8011c1e:	d0f6      	beq.n	8011c0e <__sflush_r+0xae>
 8011c20:	0793      	lsls	r3, r2, #30
 8011c22:	680e      	ldr	r6, [r1, #0]
 8011c24:	bf08      	it	eq
 8011c26:	694b      	ldreq	r3, [r1, #20]
 8011c28:	600f      	str	r7, [r1, #0]
 8011c2a:	bf18      	it	ne
 8011c2c:	2300      	movne	r3, #0
 8011c2e:	eba6 0807 	sub.w	r8, r6, r7
 8011c32:	608b      	str	r3, [r1, #8]
 8011c34:	f1b8 0f00 	cmp.w	r8, #0
 8011c38:	dde9      	ble.n	8011c0e <__sflush_r+0xae>
 8011c3a:	6a21      	ldr	r1, [r4, #32]
 8011c3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011c3e:	4643      	mov	r3, r8
 8011c40:	463a      	mov	r2, r7
 8011c42:	4628      	mov	r0, r5
 8011c44:	47b0      	blx	r6
 8011c46:	2800      	cmp	r0, #0
 8011c48:	dc08      	bgt.n	8011c5c <__sflush_r+0xfc>
 8011c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c52:	81a3      	strh	r3, [r4, #12]
 8011c54:	f04f 30ff 	mov.w	r0, #4294967295
 8011c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c5c:	4407      	add	r7, r0
 8011c5e:	eba8 0800 	sub.w	r8, r8, r0
 8011c62:	e7e7      	b.n	8011c34 <__sflush_r+0xd4>
 8011c64:	dfbffffe 	.word	0xdfbffffe

08011c68 <_fflush_r>:
 8011c68:	b538      	push	{r3, r4, r5, lr}
 8011c6a:	690b      	ldr	r3, [r1, #16]
 8011c6c:	4605      	mov	r5, r0
 8011c6e:	460c      	mov	r4, r1
 8011c70:	b913      	cbnz	r3, 8011c78 <_fflush_r+0x10>
 8011c72:	2500      	movs	r5, #0
 8011c74:	4628      	mov	r0, r5
 8011c76:	bd38      	pop	{r3, r4, r5, pc}
 8011c78:	b118      	cbz	r0, 8011c82 <_fflush_r+0x1a>
 8011c7a:	6a03      	ldr	r3, [r0, #32]
 8011c7c:	b90b      	cbnz	r3, 8011c82 <_fflush_r+0x1a>
 8011c7e:	f7ff fa8b 	bl	8011198 <__sinit>
 8011c82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d0f3      	beq.n	8011c72 <_fflush_r+0xa>
 8011c8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011c8c:	07d0      	lsls	r0, r2, #31
 8011c8e:	d404      	bmi.n	8011c9a <_fflush_r+0x32>
 8011c90:	0599      	lsls	r1, r3, #22
 8011c92:	d402      	bmi.n	8011c9a <_fflush_r+0x32>
 8011c94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c96:	f7ff fb84 	bl	80113a2 <__retarget_lock_acquire_recursive>
 8011c9a:	4628      	mov	r0, r5
 8011c9c:	4621      	mov	r1, r4
 8011c9e:	f7ff ff5f 	bl	8011b60 <__sflush_r>
 8011ca2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011ca4:	07da      	lsls	r2, r3, #31
 8011ca6:	4605      	mov	r5, r0
 8011ca8:	d4e4      	bmi.n	8011c74 <_fflush_r+0xc>
 8011caa:	89a3      	ldrh	r3, [r4, #12]
 8011cac:	059b      	lsls	r3, r3, #22
 8011cae:	d4e1      	bmi.n	8011c74 <_fflush_r+0xc>
 8011cb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011cb2:	f7ff fb77 	bl	80113a4 <__retarget_lock_release_recursive>
 8011cb6:	e7dd      	b.n	8011c74 <_fflush_r+0xc>

08011cb8 <__swbuf_r>:
 8011cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cba:	460e      	mov	r6, r1
 8011cbc:	4614      	mov	r4, r2
 8011cbe:	4605      	mov	r5, r0
 8011cc0:	b118      	cbz	r0, 8011cca <__swbuf_r+0x12>
 8011cc2:	6a03      	ldr	r3, [r0, #32]
 8011cc4:	b90b      	cbnz	r3, 8011cca <__swbuf_r+0x12>
 8011cc6:	f7ff fa67 	bl	8011198 <__sinit>
 8011cca:	69a3      	ldr	r3, [r4, #24]
 8011ccc:	60a3      	str	r3, [r4, #8]
 8011cce:	89a3      	ldrh	r3, [r4, #12]
 8011cd0:	071a      	lsls	r2, r3, #28
 8011cd2:	d501      	bpl.n	8011cd8 <__swbuf_r+0x20>
 8011cd4:	6923      	ldr	r3, [r4, #16]
 8011cd6:	b943      	cbnz	r3, 8011cea <__swbuf_r+0x32>
 8011cd8:	4621      	mov	r1, r4
 8011cda:	4628      	mov	r0, r5
 8011cdc:	f000 f82a 	bl	8011d34 <__swsetup_r>
 8011ce0:	b118      	cbz	r0, 8011cea <__swbuf_r+0x32>
 8011ce2:	f04f 37ff 	mov.w	r7, #4294967295
 8011ce6:	4638      	mov	r0, r7
 8011ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011cea:	6823      	ldr	r3, [r4, #0]
 8011cec:	6922      	ldr	r2, [r4, #16]
 8011cee:	1a98      	subs	r0, r3, r2
 8011cf0:	6963      	ldr	r3, [r4, #20]
 8011cf2:	b2f6      	uxtb	r6, r6
 8011cf4:	4283      	cmp	r3, r0
 8011cf6:	4637      	mov	r7, r6
 8011cf8:	dc05      	bgt.n	8011d06 <__swbuf_r+0x4e>
 8011cfa:	4621      	mov	r1, r4
 8011cfc:	4628      	mov	r0, r5
 8011cfe:	f7ff ffb3 	bl	8011c68 <_fflush_r>
 8011d02:	2800      	cmp	r0, #0
 8011d04:	d1ed      	bne.n	8011ce2 <__swbuf_r+0x2a>
 8011d06:	68a3      	ldr	r3, [r4, #8]
 8011d08:	3b01      	subs	r3, #1
 8011d0a:	60a3      	str	r3, [r4, #8]
 8011d0c:	6823      	ldr	r3, [r4, #0]
 8011d0e:	1c5a      	adds	r2, r3, #1
 8011d10:	6022      	str	r2, [r4, #0]
 8011d12:	701e      	strb	r6, [r3, #0]
 8011d14:	6962      	ldr	r2, [r4, #20]
 8011d16:	1c43      	adds	r3, r0, #1
 8011d18:	429a      	cmp	r2, r3
 8011d1a:	d004      	beq.n	8011d26 <__swbuf_r+0x6e>
 8011d1c:	89a3      	ldrh	r3, [r4, #12]
 8011d1e:	07db      	lsls	r3, r3, #31
 8011d20:	d5e1      	bpl.n	8011ce6 <__swbuf_r+0x2e>
 8011d22:	2e0a      	cmp	r6, #10
 8011d24:	d1df      	bne.n	8011ce6 <__swbuf_r+0x2e>
 8011d26:	4621      	mov	r1, r4
 8011d28:	4628      	mov	r0, r5
 8011d2a:	f7ff ff9d 	bl	8011c68 <_fflush_r>
 8011d2e:	2800      	cmp	r0, #0
 8011d30:	d0d9      	beq.n	8011ce6 <__swbuf_r+0x2e>
 8011d32:	e7d6      	b.n	8011ce2 <__swbuf_r+0x2a>

08011d34 <__swsetup_r>:
 8011d34:	b538      	push	{r3, r4, r5, lr}
 8011d36:	4b29      	ldr	r3, [pc, #164]	@ (8011ddc <__swsetup_r+0xa8>)
 8011d38:	4605      	mov	r5, r0
 8011d3a:	6818      	ldr	r0, [r3, #0]
 8011d3c:	460c      	mov	r4, r1
 8011d3e:	b118      	cbz	r0, 8011d48 <__swsetup_r+0x14>
 8011d40:	6a03      	ldr	r3, [r0, #32]
 8011d42:	b90b      	cbnz	r3, 8011d48 <__swsetup_r+0x14>
 8011d44:	f7ff fa28 	bl	8011198 <__sinit>
 8011d48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d4c:	0719      	lsls	r1, r3, #28
 8011d4e:	d422      	bmi.n	8011d96 <__swsetup_r+0x62>
 8011d50:	06da      	lsls	r2, r3, #27
 8011d52:	d407      	bmi.n	8011d64 <__swsetup_r+0x30>
 8011d54:	2209      	movs	r2, #9
 8011d56:	602a      	str	r2, [r5, #0]
 8011d58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d5c:	81a3      	strh	r3, [r4, #12]
 8011d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8011d62:	e033      	b.n	8011dcc <__swsetup_r+0x98>
 8011d64:	0758      	lsls	r0, r3, #29
 8011d66:	d512      	bpl.n	8011d8e <__swsetup_r+0x5a>
 8011d68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d6a:	b141      	cbz	r1, 8011d7e <__swsetup_r+0x4a>
 8011d6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011d70:	4299      	cmp	r1, r3
 8011d72:	d002      	beq.n	8011d7a <__swsetup_r+0x46>
 8011d74:	4628      	mov	r0, r5
 8011d76:	f7ff fb2b 	bl	80113d0 <_free_r>
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8011d7e:	89a3      	ldrh	r3, [r4, #12]
 8011d80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011d84:	81a3      	strh	r3, [r4, #12]
 8011d86:	2300      	movs	r3, #0
 8011d88:	6063      	str	r3, [r4, #4]
 8011d8a:	6923      	ldr	r3, [r4, #16]
 8011d8c:	6023      	str	r3, [r4, #0]
 8011d8e:	89a3      	ldrh	r3, [r4, #12]
 8011d90:	f043 0308 	orr.w	r3, r3, #8
 8011d94:	81a3      	strh	r3, [r4, #12]
 8011d96:	6923      	ldr	r3, [r4, #16]
 8011d98:	b94b      	cbnz	r3, 8011dae <__swsetup_r+0x7a>
 8011d9a:	89a3      	ldrh	r3, [r4, #12]
 8011d9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011da0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011da4:	d003      	beq.n	8011dae <__swsetup_r+0x7a>
 8011da6:	4621      	mov	r1, r4
 8011da8:	4628      	mov	r0, r5
 8011daa:	f000 f893 	bl	8011ed4 <__smakebuf_r>
 8011dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011db2:	f013 0201 	ands.w	r2, r3, #1
 8011db6:	d00a      	beq.n	8011dce <__swsetup_r+0x9a>
 8011db8:	2200      	movs	r2, #0
 8011dba:	60a2      	str	r2, [r4, #8]
 8011dbc:	6962      	ldr	r2, [r4, #20]
 8011dbe:	4252      	negs	r2, r2
 8011dc0:	61a2      	str	r2, [r4, #24]
 8011dc2:	6922      	ldr	r2, [r4, #16]
 8011dc4:	b942      	cbnz	r2, 8011dd8 <__swsetup_r+0xa4>
 8011dc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011dca:	d1c5      	bne.n	8011d58 <__swsetup_r+0x24>
 8011dcc:	bd38      	pop	{r3, r4, r5, pc}
 8011dce:	0799      	lsls	r1, r3, #30
 8011dd0:	bf58      	it	pl
 8011dd2:	6962      	ldrpl	r2, [r4, #20]
 8011dd4:	60a2      	str	r2, [r4, #8]
 8011dd6:	e7f4      	b.n	8011dc2 <__swsetup_r+0x8e>
 8011dd8:	2000      	movs	r0, #0
 8011dda:	e7f7      	b.n	8011dcc <__swsetup_r+0x98>
 8011ddc:	24000098 	.word	0x24000098

08011de0 <_raise_r>:
 8011de0:	291f      	cmp	r1, #31
 8011de2:	b538      	push	{r3, r4, r5, lr}
 8011de4:	4605      	mov	r5, r0
 8011de6:	460c      	mov	r4, r1
 8011de8:	d904      	bls.n	8011df4 <_raise_r+0x14>
 8011dea:	2316      	movs	r3, #22
 8011dec:	6003      	str	r3, [r0, #0]
 8011dee:	f04f 30ff 	mov.w	r0, #4294967295
 8011df2:	bd38      	pop	{r3, r4, r5, pc}
 8011df4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011df6:	b112      	cbz	r2, 8011dfe <_raise_r+0x1e>
 8011df8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011dfc:	b94b      	cbnz	r3, 8011e12 <_raise_r+0x32>
 8011dfe:	4628      	mov	r0, r5
 8011e00:	f000 f830 	bl	8011e64 <_getpid_r>
 8011e04:	4622      	mov	r2, r4
 8011e06:	4601      	mov	r1, r0
 8011e08:	4628      	mov	r0, r5
 8011e0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e0e:	f000 b817 	b.w	8011e40 <_kill_r>
 8011e12:	2b01      	cmp	r3, #1
 8011e14:	d00a      	beq.n	8011e2c <_raise_r+0x4c>
 8011e16:	1c59      	adds	r1, r3, #1
 8011e18:	d103      	bne.n	8011e22 <_raise_r+0x42>
 8011e1a:	2316      	movs	r3, #22
 8011e1c:	6003      	str	r3, [r0, #0]
 8011e1e:	2001      	movs	r0, #1
 8011e20:	e7e7      	b.n	8011df2 <_raise_r+0x12>
 8011e22:	2100      	movs	r1, #0
 8011e24:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011e28:	4620      	mov	r0, r4
 8011e2a:	4798      	blx	r3
 8011e2c:	2000      	movs	r0, #0
 8011e2e:	e7e0      	b.n	8011df2 <_raise_r+0x12>

08011e30 <raise>:
 8011e30:	4b02      	ldr	r3, [pc, #8]	@ (8011e3c <raise+0xc>)
 8011e32:	4601      	mov	r1, r0
 8011e34:	6818      	ldr	r0, [r3, #0]
 8011e36:	f7ff bfd3 	b.w	8011de0 <_raise_r>
 8011e3a:	bf00      	nop
 8011e3c:	24000098 	.word	0x24000098

08011e40 <_kill_r>:
 8011e40:	b538      	push	{r3, r4, r5, lr}
 8011e42:	4d07      	ldr	r5, [pc, #28]	@ (8011e60 <_kill_r+0x20>)
 8011e44:	2300      	movs	r3, #0
 8011e46:	4604      	mov	r4, r0
 8011e48:	4608      	mov	r0, r1
 8011e4a:	4611      	mov	r1, r2
 8011e4c:	602b      	str	r3, [r5, #0]
 8011e4e:	f7ef fd21 	bl	8001894 <_kill>
 8011e52:	1c43      	adds	r3, r0, #1
 8011e54:	d102      	bne.n	8011e5c <_kill_r+0x1c>
 8011e56:	682b      	ldr	r3, [r5, #0]
 8011e58:	b103      	cbz	r3, 8011e5c <_kill_r+0x1c>
 8011e5a:	6023      	str	r3, [r4, #0]
 8011e5c:	bd38      	pop	{r3, r4, r5, pc}
 8011e5e:	bf00      	nop
 8011e60:	24001894 	.word	0x24001894

08011e64 <_getpid_r>:
 8011e64:	f7ef bd0e 	b.w	8001884 <_getpid>

08011e68 <_sbrk_r>:
 8011e68:	b538      	push	{r3, r4, r5, lr}
 8011e6a:	4d06      	ldr	r5, [pc, #24]	@ (8011e84 <_sbrk_r+0x1c>)
 8011e6c:	2300      	movs	r3, #0
 8011e6e:	4604      	mov	r4, r0
 8011e70:	4608      	mov	r0, r1
 8011e72:	602b      	str	r3, [r5, #0]
 8011e74:	f7ef fd96 	bl	80019a4 <_sbrk>
 8011e78:	1c43      	adds	r3, r0, #1
 8011e7a:	d102      	bne.n	8011e82 <_sbrk_r+0x1a>
 8011e7c:	682b      	ldr	r3, [r5, #0]
 8011e7e:	b103      	cbz	r3, 8011e82 <_sbrk_r+0x1a>
 8011e80:	6023      	str	r3, [r4, #0]
 8011e82:	bd38      	pop	{r3, r4, r5, pc}
 8011e84:	24001894 	.word	0x24001894

08011e88 <__swhatbuf_r>:
 8011e88:	b570      	push	{r4, r5, r6, lr}
 8011e8a:	460c      	mov	r4, r1
 8011e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e90:	2900      	cmp	r1, #0
 8011e92:	b096      	sub	sp, #88	@ 0x58
 8011e94:	4615      	mov	r5, r2
 8011e96:	461e      	mov	r6, r3
 8011e98:	da0d      	bge.n	8011eb6 <__swhatbuf_r+0x2e>
 8011e9a:	89a3      	ldrh	r3, [r4, #12]
 8011e9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011ea0:	f04f 0100 	mov.w	r1, #0
 8011ea4:	bf14      	ite	ne
 8011ea6:	2340      	movne	r3, #64	@ 0x40
 8011ea8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011eac:	2000      	movs	r0, #0
 8011eae:	6031      	str	r1, [r6, #0]
 8011eb0:	602b      	str	r3, [r5, #0]
 8011eb2:	b016      	add	sp, #88	@ 0x58
 8011eb4:	bd70      	pop	{r4, r5, r6, pc}
 8011eb6:	466a      	mov	r2, sp
 8011eb8:	f000 f848 	bl	8011f4c <_fstat_r>
 8011ebc:	2800      	cmp	r0, #0
 8011ebe:	dbec      	blt.n	8011e9a <__swhatbuf_r+0x12>
 8011ec0:	9901      	ldr	r1, [sp, #4]
 8011ec2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011ec6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011eca:	4259      	negs	r1, r3
 8011ecc:	4159      	adcs	r1, r3
 8011ece:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ed2:	e7eb      	b.n	8011eac <__swhatbuf_r+0x24>

08011ed4 <__smakebuf_r>:
 8011ed4:	898b      	ldrh	r3, [r1, #12]
 8011ed6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ed8:	079d      	lsls	r5, r3, #30
 8011eda:	4606      	mov	r6, r0
 8011edc:	460c      	mov	r4, r1
 8011ede:	d507      	bpl.n	8011ef0 <__smakebuf_r+0x1c>
 8011ee0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011ee4:	6023      	str	r3, [r4, #0]
 8011ee6:	6123      	str	r3, [r4, #16]
 8011ee8:	2301      	movs	r3, #1
 8011eea:	6163      	str	r3, [r4, #20]
 8011eec:	b003      	add	sp, #12
 8011eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ef0:	ab01      	add	r3, sp, #4
 8011ef2:	466a      	mov	r2, sp
 8011ef4:	f7ff ffc8 	bl	8011e88 <__swhatbuf_r>
 8011ef8:	9f00      	ldr	r7, [sp, #0]
 8011efa:	4605      	mov	r5, r0
 8011efc:	4639      	mov	r1, r7
 8011efe:	4630      	mov	r0, r6
 8011f00:	f7ff fad2 	bl	80114a8 <_malloc_r>
 8011f04:	b948      	cbnz	r0, 8011f1a <__smakebuf_r+0x46>
 8011f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f0a:	059a      	lsls	r2, r3, #22
 8011f0c:	d4ee      	bmi.n	8011eec <__smakebuf_r+0x18>
 8011f0e:	f023 0303 	bic.w	r3, r3, #3
 8011f12:	f043 0302 	orr.w	r3, r3, #2
 8011f16:	81a3      	strh	r3, [r4, #12]
 8011f18:	e7e2      	b.n	8011ee0 <__smakebuf_r+0xc>
 8011f1a:	89a3      	ldrh	r3, [r4, #12]
 8011f1c:	6020      	str	r0, [r4, #0]
 8011f1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f22:	81a3      	strh	r3, [r4, #12]
 8011f24:	9b01      	ldr	r3, [sp, #4]
 8011f26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011f2a:	b15b      	cbz	r3, 8011f44 <__smakebuf_r+0x70>
 8011f2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f30:	4630      	mov	r0, r6
 8011f32:	f000 f81d 	bl	8011f70 <_isatty_r>
 8011f36:	b128      	cbz	r0, 8011f44 <__smakebuf_r+0x70>
 8011f38:	89a3      	ldrh	r3, [r4, #12]
 8011f3a:	f023 0303 	bic.w	r3, r3, #3
 8011f3e:	f043 0301 	orr.w	r3, r3, #1
 8011f42:	81a3      	strh	r3, [r4, #12]
 8011f44:	89a3      	ldrh	r3, [r4, #12]
 8011f46:	431d      	orrs	r5, r3
 8011f48:	81a5      	strh	r5, [r4, #12]
 8011f4a:	e7cf      	b.n	8011eec <__smakebuf_r+0x18>

08011f4c <_fstat_r>:
 8011f4c:	b538      	push	{r3, r4, r5, lr}
 8011f4e:	4d07      	ldr	r5, [pc, #28]	@ (8011f6c <_fstat_r+0x20>)
 8011f50:	2300      	movs	r3, #0
 8011f52:	4604      	mov	r4, r0
 8011f54:	4608      	mov	r0, r1
 8011f56:	4611      	mov	r1, r2
 8011f58:	602b      	str	r3, [r5, #0]
 8011f5a:	f7ef fcfb 	bl	8001954 <_fstat>
 8011f5e:	1c43      	adds	r3, r0, #1
 8011f60:	d102      	bne.n	8011f68 <_fstat_r+0x1c>
 8011f62:	682b      	ldr	r3, [r5, #0]
 8011f64:	b103      	cbz	r3, 8011f68 <_fstat_r+0x1c>
 8011f66:	6023      	str	r3, [r4, #0]
 8011f68:	bd38      	pop	{r3, r4, r5, pc}
 8011f6a:	bf00      	nop
 8011f6c:	24001894 	.word	0x24001894

08011f70 <_isatty_r>:
 8011f70:	b538      	push	{r3, r4, r5, lr}
 8011f72:	4d06      	ldr	r5, [pc, #24]	@ (8011f8c <_isatty_r+0x1c>)
 8011f74:	2300      	movs	r3, #0
 8011f76:	4604      	mov	r4, r0
 8011f78:	4608      	mov	r0, r1
 8011f7a:	602b      	str	r3, [r5, #0]
 8011f7c:	f7ef fcfa 	bl	8001974 <_isatty>
 8011f80:	1c43      	adds	r3, r0, #1
 8011f82:	d102      	bne.n	8011f8a <_isatty_r+0x1a>
 8011f84:	682b      	ldr	r3, [r5, #0]
 8011f86:	b103      	cbz	r3, 8011f8a <_isatty_r+0x1a>
 8011f88:	6023      	str	r3, [r4, #0]
 8011f8a:	bd38      	pop	{r3, r4, r5, pc}
 8011f8c:	24001894 	.word	0x24001894

08011f90 <_init>:
 8011f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f92:	bf00      	nop
 8011f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011f96:	bc08      	pop	{r3}
 8011f98:	469e      	mov	lr, r3
 8011f9a:	4770      	bx	lr

08011f9c <_fini>:
 8011f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f9e:	bf00      	nop
 8011fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011fa2:	bc08      	pop	{r3}
 8011fa4:	469e      	mov	lr, r3
 8011fa6:	4770      	bx	lr
