{
  "design": {
    "design_info": {
      "boundary_crc": "0xDCD2FA3175B78F0D",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../SDR.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "clk_wiz_0": "",
      "interconnect_reg": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "sys_reset_0": "",
      "ext_reset_in_tieoff": "",
      "dma_0": "",
      "interconnect_mem": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "F2P_irq_concat": "",
      "data_fifo_0": "",
      "interrupt_controller": "",
      "RF_Channel_0": {
        "fir_compiler_0": "",
        "axis_subset_converter_1": "",
        "rf_reciever_wrapper_0": ""
      },
      "ADC": {
        "ZmodScopeController_0": "",
        "axis_subset_converter_0": "",
        "adc_register_bank_wr_0": ""
      },
      "irq_concat": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "sZmodRelayComL_0": {
        "direction": "O"
      },
      "sZmodRelayComH_0": {
        "direction": "O"
      },
      "sZmodCh2GainL_0": {
        "direction": "O"
      },
      "sZmodCh2GainH_0": {
        "direction": "O"
      },
      "sZmodCh1GainL_0": {
        "direction": "O"
      },
      "sZmodCh1GainH_0": {
        "direction": "O"
      },
      "sZmodCh2CouplingL_0": {
        "direction": "O"
      },
      "sZmodCh2CouplingH_0": {
        "direction": "O"
      },
      "sZmodCh1CouplingL_0": {
        "direction": "O"
      },
      "sZmodCh1CouplingH_0": {
        "direction": "O"
      },
      "sZmodADC_Sclk_0": {
        "direction": "O"
      },
      "sZmodADC_CS_0": {
        "direction": "O"
      },
      "sZmodADC_SDIO_0": {
        "direction": "IO"
      },
      "iZmodSync_0": {
        "direction": "O"
      },
      "ZmodAdcClkIn_n_0": {
        "direction": "O"
      },
      "ZmodAdcClkIn_p_0": {
        "direction": "O"
      },
      "dZmodADC_Data_0": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "ZmodDcoClk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_ZmodDcoClk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "xci_path": "ip\\design_1_processing_system7_0_0\\design_1_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "1"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_BASEADDR": {
            "value": "0xE0005000"
          },
          "PCW_I2C1_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_HIGHADDR": {
            "value": "0xE0005FFF"
          },
          "PCW_I2C1_I2C1_IO": {
            "value": "MIO 12 .. 13"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#I2C 1#I2C 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#scl#sda#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_I2C1_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.311"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.311"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.304"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.304"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.202"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.202"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.029"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.031"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg484"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.311"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.311"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.304"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.304"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "63.2909"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "63.2909"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "49.1639"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "49.1639"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "32.2611"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "32.2666"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "44.6376"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "44.3743"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.202"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.202"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.029"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.031"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "32.5236"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "32.3526"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "44.4929"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "44.4683"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "165.1"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3 (Low Voltage)"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "preset": {
            "value": "None"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "109.241"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "sys_clk_100"
          },
          "CLK_OUT2_PORT": {
            "value": "adc_clk_200"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "interconnect_reg": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_axi_interconnect_0_0\\design_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "interconnect_reg",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_1",
            "xci_path": "ip\\design_1_xbar_1\\design_1_xbar_1.xci",
            "inst_hier_path": "interconnect_reg/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip\\design_1_auto_pc_0\\design_1_auto_pc_0.xci",
                "inst_hier_path": "interconnect_reg/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_reg_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_interconnect_reg": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_interconnect_reg": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_interconnect_reg": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_interconnect_reg": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "interconnect_reg_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "interconnect_reg_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "sys_reset_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "ext_reset_in_tieoff": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_8_0",
        "xci_path": "ip\\design_1_xlconstant_8_0\\design_1_xlconstant_8_0.xci",
        "inst_hier_path": "ext_reset_in_tieoff"
      },
      "dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_1_axi_dma_0_0",
        "xci_path": "ip\\design_1_axi_dma_0_0\\design_1_axi_dma_0_0.xci",
        "inst_hier_path": "dma_0",
        "parameters": {
          "c_include_mm2s": {
            "value": "0"
          },
          "c_include_s2mm": {
            "value": "1"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "64"
          }
        },
        "interface_ports": {
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "interconnect_mem": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_axi_interconnect_0_1\\design_1_axi_interconnect_0_1.xci",
        "inst_hier_path": "interconnect_mem",
        "xci_name": "design_1_axi_interconnect_0_1",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "3"
          },
          "XBAR_DATA_WIDTH": {
            "value": "64"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "xci_path": "ip\\design_1_auto_pc_1\\design_1_auto_pc_1.xci",
                "inst_hier_path": "interconnect_mem/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_mem_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_interconnect_mem": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "interconnect_mem_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnect_mem_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "F2P_irq_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip\\design_1_xlconcat_0_0\\design_1_xlconcat_0_0.xci",
        "inst_hier_path": "F2P_irq_concat",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip\\design_1_axis_data_fifo_0_0\\design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "512"
          },
          "FIFO_MEMORY_TYPE": {
            "value": "auto"
          },
          "FIFO_MODE": {
            "value": "2"
          },
          "HAS_WR_DATA_COUNT": {
            "value": "0"
          }
        }
      },
      "interrupt_controller": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_1_axi_intc_0_0",
        "xci_path": "ip\\design_1_axi_intc_0_0\\design_1_axi_intc_0_0.xci",
        "inst_hier_path": "interrupt_controller",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          },
          "C_KIND_OF_INTR": {
            "value": "0xFFFFFFFF"
          }
        }
      },
      "RF_Channel_0": {
        "interface_ports": {
          "S00_AXIS_INPUT": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXI_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ARESETn": {
            "type": "rst",
            "direction": "I"
          },
          "ACLK": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "design_1_fir_compiler_1_0",
            "xci_path": "ip\\design_1_fir_compiler_1_0\\design_1_fir_compiler_1_0.xci",
            "inst_hier_path": "RF_Channel_0/fir_compiler_0",
            "parameters": {
              "BestPrecision": {
                "value": "false"
              },
              "Channel_Sequence": {
                "value": "Basic"
              },
              "Clock_Frequency": {
                "value": "300.0"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../../utils_1/fir_decimation_x16.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Reload": {
                "value": "false"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "24"
              },
              "ColumnConfig": {
                "value": "1"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "Data_Fractional_Bits": {
                "value": "0"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "16"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Selection": {
                "value": "1"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Number_Paths": {
                "value": "2"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "17"
              },
              "Passband_Max": {
                "value": "0.35"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "RateSpecification": {
                "value": "Input_Sample_Period"
              },
              "S_DATA_Has_FIFO": {
                "value": "false"
              },
              "S_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "SamplePeriod": {
                "value": "32"
              },
              "Sample_Frequency": {
                "value": "0.001"
              },
              "Select_Pattern": {
                "value": "All"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "axis_subset_converter_1": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_0_1",
            "xci_path": "ip\\design_1_axis_subset_converter_0_1\\design_1_axis_subset_converter_0_1.xci",
            "inst_hier_path": "RF_Channel_0/axis_subset_converter_1",
            "parameters": {
              "DEFAULT_TLAST": {
                "value": "256"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "4"
              },
              "TDATA_REMAP": {
                "value": "tdata[39:24], tdata[15:0]"
              }
            }
          },
          "rf_reciever_wrapper_0": {
            "vlnv": "xilinx.com:module_ref:rf_reciever_wrapper_2000:1.0",
            "xci_name": "design_1_rf_reciever_wrapper_0_2",
            "xci_path": "ip\\design_1_rf_reciever_wrapper_0_2\\design_1_rf_reciever_wrapper_0_2.xci",
            "inst_hier_path": "RF_Channel_0/rf_reciever_wrapper_0",
            "parameters": {
              "G_CIC_DECIMATION": {
                "value": "32"
              },
              "G_CIC_ORDER": {
                "value": "8"
              },
              "G_HAS_SECOND_OUTPUT": {
                "value": "true"
              },
              "G_S01_AXI_ADDR_WIDTH": {
                "value": "8"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rf_reciever_wrapper_2000",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M00_AXIS_OUTPUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M00_AXIS_OUTPUT_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M00_AXIS_OUTPUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "M00_AXIS_OUTPUT_TREADY",
                    "direction": "I"
                  }
                }
              },
              "M01_AXIS_OUTPUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M01_AXIS_OUTPUT_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M01_AXIS_OUTPUT_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "M01_AXIS_OUTPUT_TREADY",
                    "direction": "I"
                  }
                }
              },
              "S00_AXIS_INPUT": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S00_AXIS_INPUT_TDATA",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S00_AXIS_INPUT_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "S00_AXIS_INPUT_TREADY",
                    "direction": "O"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "memory_map_ref": "S01_AXI",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S01_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S01_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S01_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S01_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S01_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S01_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S01_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S01_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S01_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S01_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S01_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S01_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S01_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S01_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S01_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S01_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S01_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S01_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S01_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS_OUTPUT:M01_AXIS_OUTPUT:S00_AXIS_INPUT:S01_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ARESETn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "ARESETn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "rf_reciever_wrapper_0/S00_AXIS_INPUT",
              "S00_AXIS_INPUT"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "axis_subset_converter_1/M_AXIS",
              "M_AXIS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "rf_reciever_wrapper_0/S01_AXI",
              "S01_AXI_0"
            ]
          },
          "fir_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "fir_compiler_0/M_AXIS_DATA",
              "axis_subset_converter_1/S_AXIS"
            ]
          },
          "rf_reciever_wrapper_0_M00_AXIS_OUTPUT": {
            "interface_ports": [
              "fir_compiler_0/S_AXIS_DATA",
              "rf_reciever_wrapper_0/M00_AXIS_OUTPUT"
            ]
          }
        },
        "nets": {
          "ACLK_1": {
            "ports": [
              "ACLK",
              "axis_subset_converter_1/aclk",
              "fir_compiler_0/aclk",
              "rf_reciever_wrapper_0/ACLK"
            ]
          },
          "ARESETn_1": {
            "ports": [
              "ARESETn",
              "axis_subset_converter_1/aresetn",
              "fir_compiler_0/aresetn",
              "rf_reciever_wrapper_0/ARESETn"
            ]
          }
        }
      },
      "ADC": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ADC_SamplingClk": {
            "type": "clk",
            "direction": "I"
          },
          "ADC_InClk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ZmodAdcClkIn_p_0": {
            "direction": "O"
          },
          "ZmodAdcClkIn_n_0": {
            "direction": "O"
          },
          "iZmodSync_0": {
            "direction": "O"
          },
          "ZmodDcoClk_0": {
            "type": "clk",
            "direction": "I"
          },
          "dZmodADC_Data_0": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "sZmodADC_SDIO_0": {
            "direction": "IO"
          },
          "sZmodADC_CS_0": {
            "direction": "O"
          },
          "sZmodADC_Sclk_0": {
            "direction": "O"
          },
          "sZmodCh1CouplingH_0": {
            "direction": "O"
          },
          "sZmodCh1CouplingL_0": {
            "direction": "O"
          },
          "sZmodCh2CouplingH_0": {
            "direction": "O"
          },
          "sZmodCh2CouplingL_0": {
            "direction": "O"
          },
          "sZmodCh1GainH_0": {
            "direction": "O"
          },
          "sZmodCh1GainL_0": {
            "direction": "O"
          },
          "sZmodCh2GainH_0": {
            "direction": "O"
          },
          "sZmodCh2GainL_0": {
            "direction": "O"
          },
          "sZmodRelayComH_0": {
            "direction": "O"
          },
          "sZmodRelayComL_0": {
            "direction": "O"
          }
        },
        "components": {
          "ZmodScopeController_0": {
            "vlnv": "digilent.com:user:ZmodScopeController:1.2",
            "xci_name": "design_1_ZmodScopeController_0_0",
            "xci_path": "ip\\design_1_ZmodScopeController_0_0\\design_1_ZmodScopeController_0_0.xci",
            "inst_hier_path": "ADC/ZmodScopeController_0",
            "parameters": {
              "kADC_ClkDiv": {
                "value": "2"
              },
              "kCh1CouplingStatic": {
                "value": "\"1\""
              },
              "kCh1GainStatic": {
                "value": "\"1\""
              },
              "kCh2CouplingStatic": {
                "value": "\"1\""
              },
              "kCh2GainStatic": {
                "value": "\"1\""
              },
              "kExtCalibEn": {
                "value": "true"
              },
              "kExtRelayConfigEn": {
                "value": "true"
              },
              "kExtSyncEn": {
                "value": "false"
              }
            }
          },
          "axis_subset_converter_0": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_0_0",
            "xci_path": "ip\\design_1_axis_subset_converter_0_0\\design_1_axis_subset_converter_0_0.xci",
            "inst_hier_path": "ADC/axis_subset_converter_0",
            "parameters": {
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "TDATA_REMAP": {
                "value": "tdata[31:16]"
              }
            }
          },
          "adc_register_bank_wr_0": {
            "vlnv": "xilinx.com:module_ref:adc_register_bank_wrapper_2000:1.0",
            "xci_name": "design_1_adc_register_bank_wr_0_0",
            "xci_path": "ip\\design_1_adc_register_bank_wr_0_0\\design_1_adc_register_bank_wr_0_0.xci",
            "inst_hier_path": "ADC/adc_register_bank_wr_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "adc_register_bank_wrapper_2000",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "memory_map_ref": "S_AXI",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "S_AXI_ARESET_N": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "aRst_n": {
                "direction": "O"
              },
              "sTestMode": {
                "direction": "O"
              },
              "sEnableAquisition": {
                "direction": "O"
              },
              "sRstBusy": {
                "direction": "I"
              },
              "sInitDoneRelay": {
                "direction": "I"
              },
              "sInitDoneADC": {
                "direction": "I"
              },
              "sConfigError": {
                "direction": "I"
              },
              "sDataOverflow": {
                "direction": "I"
              },
              "sCh1CouplingConfig": {
                "direction": "O"
              },
              "sCh2CouplingConfig": {
                "direction": "O"
              },
              "sCh1GainConfig": {
                "direction": "O"
              },
              "sCh2GainConfig": {
                "direction": "O"
              },
              "Ch1xxMultCoef": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "Ch1xxAddCoef": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "Ch2xxMultCoef": {
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "Ch2xxAddCoef": {
                "direction": "O",
                "left": "17",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "adc_register_bank_wr_0/S_AXI",
              "S_AXI_0"
            ]
          },
          "ZmodScopeController_0_DataStream": {
            "interface_ports": [
              "ZmodScopeController_0/DataStream",
              "axis_subset_converter_0/S_AXIS"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "axis_subset_converter_0/M_AXIS"
            ]
          }
        },
        "nets": {
          "Net2": {
            "ports": [
              "sZmodADC_SDIO_0",
              "ZmodScopeController_0/sZmodADC_SDIO"
            ]
          },
          "ZmodDcoClk_0_1": {
            "ports": [
              "ZmodDcoClk_0",
              "ZmodScopeController_0/ZmodDcoClk"
            ]
          },
          "ZmodScopeController_0_ZmodAdcClkIn_n": {
            "ports": [
              "ZmodScopeController_0/ZmodAdcClkIn_n",
              "ZmodAdcClkIn_n_0"
            ]
          },
          "ZmodScopeController_0_ZmodAdcClkIn_p": {
            "ports": [
              "ZmodScopeController_0/ZmodAdcClkIn_p",
              "ZmodAdcClkIn_p_0"
            ]
          },
          "ZmodScopeController_0_iZmodSync": {
            "ports": [
              "ZmodScopeController_0/iZmodSync",
              "iZmodSync_0"
            ]
          },
          "ZmodScopeController_0_sConfigError": {
            "ports": [
              "ZmodScopeController_0/sConfigError",
              "adc_register_bank_wr_0/sConfigError"
            ]
          },
          "ZmodScopeController_0_sDataOverflow": {
            "ports": [
              "ZmodScopeController_0/sDataOverflow",
              "adc_register_bank_wr_0/sDataOverflow"
            ]
          },
          "ZmodScopeController_0_sInitDoneADC": {
            "ports": [
              "ZmodScopeController_0/sInitDoneADC",
              "adc_register_bank_wr_0/sInitDoneADC"
            ]
          },
          "ZmodScopeController_0_sInitDoneRelay": {
            "ports": [
              "ZmodScopeController_0/sInitDoneRelay",
              "adc_register_bank_wr_0/sInitDoneRelay"
            ]
          },
          "ZmodScopeController_0_sRstBusy": {
            "ports": [
              "ZmodScopeController_0/sRstBusy",
              "adc_register_bank_wr_0/sRstBusy"
            ]
          },
          "ZmodScopeController_0_sZmodADC_CS": {
            "ports": [
              "ZmodScopeController_0/sZmodADC_CS",
              "sZmodADC_CS_0"
            ]
          },
          "ZmodScopeController_0_sZmodADC_Sclk": {
            "ports": [
              "ZmodScopeController_0/sZmodADC_Sclk",
              "sZmodADC_Sclk_0"
            ]
          },
          "ZmodScopeController_0_sZmodCh1CouplingH": {
            "ports": [
              "ZmodScopeController_0/sZmodCh1CouplingH",
              "sZmodCh1CouplingH_0"
            ]
          },
          "ZmodScopeController_0_sZmodCh1CouplingL": {
            "ports": [
              "ZmodScopeController_0/sZmodCh1CouplingL",
              "sZmodCh1CouplingL_0"
            ]
          },
          "ZmodScopeController_0_sZmodCh1GainH": {
            "ports": [
              "ZmodScopeController_0/sZmodCh1GainH",
              "sZmodCh1GainH_0"
            ]
          },
          "ZmodScopeController_0_sZmodCh1GainL": {
            "ports": [
              "ZmodScopeController_0/sZmodCh1GainL",
              "sZmodCh1GainL_0"
            ]
          },
          "ZmodScopeController_0_sZmodCh2CouplingH": {
            "ports": [
              "ZmodScopeController_0/sZmodCh2CouplingH",
              "sZmodCh2CouplingH_0"
            ]
          },
          "ZmodScopeController_0_sZmodCh2CouplingL": {
            "ports": [
              "ZmodScopeController_0/sZmodCh2CouplingL",
              "sZmodCh2CouplingL_0"
            ]
          },
          "ZmodScopeController_0_sZmodCh2GainH": {
            "ports": [
              "ZmodScopeController_0/sZmodCh2GainH",
              "sZmodCh2GainH_0"
            ]
          },
          "ZmodScopeController_0_sZmodCh2GainL": {
            "ports": [
              "ZmodScopeController_0/sZmodCh2GainL",
              "sZmodCh2GainL_0"
            ]
          },
          "ZmodScopeController_0_sZmodRelayComH": {
            "ports": [
              "ZmodScopeController_0/sZmodRelayComH",
              "sZmodRelayComH_0"
            ]
          },
          "ZmodScopeController_0_sZmodRelayComL": {
            "ports": [
              "ZmodScopeController_0/sZmodRelayComL",
              "sZmodRelayComL_0"
            ]
          },
          "adc_register_bank_wr_0_Ch1xxAddCoef": {
            "ports": [
              "adc_register_bank_wr_0/Ch1xxAddCoef",
              "ZmodScopeController_0/cExtCh1LgAddCoef",
              "ZmodScopeController_0/cExtCh1HgAddCoef"
            ]
          },
          "adc_register_bank_wr_0_Ch1xxMultCoef": {
            "ports": [
              "adc_register_bank_wr_0/Ch1xxMultCoef",
              "ZmodScopeController_0/cExtCh1HgMultCoef",
              "ZmodScopeController_0/cExtCh1LgMultCoef"
            ]
          },
          "adc_register_bank_wr_0_Ch2xxAddCoef": {
            "ports": [
              "adc_register_bank_wr_0/Ch2xxAddCoef",
              "ZmodScopeController_0/cExtCh2LgAddCoef",
              "ZmodScopeController_0/cExtCh2HgAddCoef"
            ]
          },
          "adc_register_bank_wr_0_Ch2xxMultCoef": {
            "ports": [
              "adc_register_bank_wr_0/Ch2xxMultCoef",
              "ZmodScopeController_0/cExtCh2HgMultCoef",
              "ZmodScopeController_0/cExtCh2LgMultCoef"
            ]
          },
          "adc_register_bank_wr_0_aRst_n": {
            "ports": [
              "adc_register_bank_wr_0/aRst_n",
              "ZmodScopeController_0/aRst_n"
            ]
          },
          "adc_register_bank_wr_0_sCh1CouplingConfig": {
            "ports": [
              "adc_register_bank_wr_0/sCh1CouplingConfig",
              "ZmodScopeController_0/sCh1CouplingConfig"
            ]
          },
          "adc_register_bank_wr_0_sCh1GainConfig": {
            "ports": [
              "adc_register_bank_wr_0/sCh1GainConfig",
              "ZmodScopeController_0/sCh1GainConfig"
            ]
          },
          "adc_register_bank_wr_0_sCh2CouplingConfig": {
            "ports": [
              "adc_register_bank_wr_0/sCh2CouplingConfig",
              "ZmodScopeController_0/sCh2CouplingConfig"
            ]
          },
          "adc_register_bank_wr_0_sCh2GainConfig": {
            "ports": [
              "adc_register_bank_wr_0/sCh2GainConfig",
              "ZmodScopeController_0/sCh2GainConfig"
            ]
          },
          "adc_register_bank_wr_0_sEnableAquisition": {
            "ports": [
              "adc_register_bank_wr_0/sEnableAquisition",
              "ZmodScopeController_0/sEnableAcquisition"
            ]
          },
          "adc_register_bank_wr_0_sTestMode": {
            "ports": [
              "adc_register_bank_wr_0/sTestMode",
              "ZmodScopeController_0/sTestMode"
            ]
          },
          "clk_wiz_0_adc_clk_200": {
            "ports": [
              "ADC_InClk",
              "ZmodScopeController_0/ADC_InClk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "aresetn",
              "axis_subset_converter_0/aresetn",
              "adc_register_bank_wr_0/S_AXI_ARESET_N"
            ]
          },
          "clk_wiz_0_sys_clk_100": {
            "ports": [
              "ADC_SamplingClk",
              "ZmodScopeController_0/ADC_SamplingClk",
              "axis_subset_converter_0/aclk",
              "ZmodScopeController_0/SysClk100",
              "adc_register_bank_wr_0/S_AXI_ACLK"
            ]
          },
          "dZmodADC_Data_0_1": {
            "ports": [
              "dZmodADC_Data_0",
              "ZmodScopeController_0/dZmodADC_Data"
            ]
          }
        }
      },
      "irq_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_F2P_irq_concat_0",
        "xci_path": "ip\\design_1_F2P_irq_concat_0\\design_1_F2P_irq_concat_0.xci",
        "inst_hier_path": "irq_concat",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "RF_Channel_0_M_AXIS": {
        "interface_ports": [
          "data_fifo_0/S_AXIS",
          "RF_Channel_0/M_AXIS"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "interconnect_reg/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "S_AXI_0_1": {
        "interface_ports": [
          "ADC/S_AXI_0",
          "interconnect_reg/M02_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "dma_0/M_AXI_S2MM",
          "interconnect_mem/S00_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "interconnect_mem/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "data_fifo_0/M_AXIS",
          "dma_0/S_AXIS_S2MM"
        ]
      },
      "axis_subset_converter_0_M_AXIS": {
        "interface_ports": [
          "ADC/M_AXIS",
          "RF_Channel_0/S00_AXIS_INPUT"
        ]
      },
      "interconnect_reg_M00_AXI": {
        "interface_ports": [
          "interrupt_controller/s_axi",
          "interconnect_reg/M00_AXI"
        ]
      },
      "interconnect_reg_M01_AXI": {
        "interface_ports": [
          "interconnect_reg/M01_AXI",
          "dma_0/S_AXI_LITE"
        ]
      },
      "interconnect_reg_M03_AXI": {
        "interface_ports": [
          "interconnect_reg/M03_AXI",
          "RF_Channel_0/S01_AXI_0"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "F2P_irq_concat1_dout": {
        "ports": [
          "irq_concat/dout",
          "interrupt_controller/intr"
        ]
      },
      "Net2": {
        "ports": [
          "sZmodADC_SDIO_0",
          "ADC/sZmodADC_SDIO_0"
        ]
      },
      "ZmodDcoClk_0_1": {
        "ports": [
          "ZmodDcoClk_0",
          "ADC/ZmodDcoClk_0"
        ]
      },
      "ZmodScopeController_0_ZmodAdcClkIn_n": {
        "ports": [
          "ADC/ZmodAdcClkIn_n_0",
          "ZmodAdcClkIn_n_0"
        ]
      },
      "ZmodScopeController_0_ZmodAdcClkIn_p": {
        "ports": [
          "ADC/ZmodAdcClkIn_p_0",
          "ZmodAdcClkIn_p_0"
        ]
      },
      "ZmodScopeController_0_iZmodSync": {
        "ports": [
          "ADC/iZmodSync_0",
          "iZmodSync_0"
        ]
      },
      "ZmodScopeController_0_sZmodADC_CS": {
        "ports": [
          "ADC/sZmodADC_CS_0",
          "sZmodADC_CS_0"
        ]
      },
      "ZmodScopeController_0_sZmodADC_Sclk": {
        "ports": [
          "ADC/sZmodADC_Sclk_0",
          "sZmodADC_Sclk_0"
        ]
      },
      "ZmodScopeController_0_sZmodCh1CouplingH": {
        "ports": [
          "ADC/sZmodCh1CouplingH_0",
          "sZmodCh1CouplingH_0"
        ]
      },
      "ZmodScopeController_0_sZmodCh1CouplingL": {
        "ports": [
          "ADC/sZmodCh1CouplingL_0",
          "sZmodCh1CouplingL_0"
        ]
      },
      "ZmodScopeController_0_sZmodCh1GainH": {
        "ports": [
          "ADC/sZmodCh1GainH_0",
          "sZmodCh1GainH_0"
        ]
      },
      "ZmodScopeController_0_sZmodCh1GainL": {
        "ports": [
          "ADC/sZmodCh1GainL_0",
          "sZmodCh1GainL_0"
        ]
      },
      "ZmodScopeController_0_sZmodCh2CouplingH": {
        "ports": [
          "ADC/sZmodCh2CouplingH_0",
          "sZmodCh2CouplingH_0"
        ]
      },
      "ZmodScopeController_0_sZmodCh2CouplingL": {
        "ports": [
          "ADC/sZmodCh2CouplingL_0",
          "sZmodCh2CouplingL_0"
        ]
      },
      "ZmodScopeController_0_sZmodCh2GainH": {
        "ports": [
          "ADC/sZmodCh2GainH_0",
          "sZmodCh2GainH_0"
        ]
      },
      "ZmodScopeController_0_sZmodCh2GainL": {
        "ports": [
          "ADC/sZmodCh2GainL_0",
          "sZmodCh2GainL_0"
        ]
      },
      "ZmodScopeController_0_sZmodRelayComH": {
        "ports": [
          "ADC/sZmodRelayComH_0",
          "sZmodRelayComH_0"
        ]
      },
      "ZmodScopeController_0_sZmodRelayComL": {
        "ports": [
          "ADC/sZmodRelayComL_0",
          "sZmodRelayComL_0"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "interrupt_controller/irq",
          "F2P_irq_concat/In0"
        ]
      },
      "clk_wiz_0_adc_clk_200": {
        "ports": [
          "clk_wiz_0/adc_clk_200",
          "ADC/ADC_InClk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "sys_reset_0/peripheral_aresetn",
          "interconnect_reg/M00_ARESETN",
          "dma_0/axi_resetn",
          "interconnect_mem/M00_ARESETN",
          "interconnect_mem/S00_ARESETN",
          "interconnect_mem/ARESETN",
          "interconnect_reg/S00_ARESETN",
          "interconnect_reg/ARESETN",
          "data_fifo_0/s_axis_aresetn",
          "interconnect_reg/M01_ARESETN",
          "interrupt_controller/s_axi_aresetn",
          "RF_Channel_0/ARESETn",
          "ADC/aresetn",
          "interconnect_reg/M02_ARESETN",
          "interconnect_reg/M03_ARESETN"
        ]
      },
      "clk_wiz_0_locked1": {
        "ports": [
          "clk_wiz_0/locked",
          "sys_reset_0/dcm_locked"
        ]
      },
      "clk_wiz_0_sys_clk_100": {
        "ports": [
          "clk_wiz_0/sys_clk_100",
          "interconnect_reg/M00_ACLK",
          "sys_reset_0/slowest_sync_clk",
          "dma_0/m_axi_s2mm_aclk",
          "dma_0/s_axi_lite_aclk",
          "interconnect_mem/ACLK",
          "interconnect_mem/M00_ACLK",
          "interconnect_mem/S00_ACLK",
          "interconnect_reg/S00_ACLK",
          "interconnect_reg/ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "data_fifo_0/s_axis_aclk",
          "interconnect_reg/M01_ACLK",
          "interrupt_controller/s_axi_aclk",
          "RF_Channel_0/ACLK",
          "ADC/ADC_SamplingClk",
          "interconnect_reg/M02_ACLK",
          "interconnect_reg/M03_ACLK"
        ]
      },
      "dZmodADC_Data_0_1": {
        "ports": [
          "dZmodADC_Data_0",
          "ADC/dZmodADC_Data_0"
        ]
      },
      "dma_0_s2mm_introut": {
        "ports": [
          "dma_0/s2mm_introut",
          "irq_concat/In0"
        ]
      },
      "sys_clock": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "F2P_irq_concat/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "xlconstant_8_dout": {
        "ports": [
          "ext_reset_in_tieoff/dout",
          "sys_reset_0/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_adc_register_bank_wr_0_reg0": {
                "address_block": "/ADC/adc_register_bank_wr_0/S_AXI/reg0",
                "offset": "0x40000000",
                "range": "4K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_interrupt_controller_Reg": {
                "address_block": "/interrupt_controller/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              },
              "SEG_rf_reciever_wrapper_0_reg0": {
                "address_block": "/RF_Channel_0/rf_reciever_wrapper_0/S01_AXI/reg0",
                "offset": "0x40001000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}