Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MIPS_Core_behav xil_defaultlib.tb_MIPS_Core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'addr' [D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v:20]
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 22 for port 'control_word' [D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v:44]
WARNING: [VRFC 10-3705] select index 25 into 'control' is out of bounds [D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v" Line 4. Module MIPS_Core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Inst_merory.v" Line 1. Module Inst_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Sign_extend.v" Line 1. Module Sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/ALU.v" Line 3. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Data_memory.v" Line 1. Module Data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Branch_unit.v" Line 2. Module Branch_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/MIPS_Core.v" Line 4. Module MIPS_Core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Inst_merory.v" Line 1. Module Inst_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Sign_extend.v" Line 1. Module Sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Regfile.v" Line 1. Module Regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/ALU.v" Line 3. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Data_memory.v" Line 1. Module Data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/2025_summer/Mips_single_cycle_verilog/code/2025_new/Branch_unit.v" Line 2. Module Branch_unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Inst_memory
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.Branch_unit
Compiling module xil_defaultlib.MIPS_Core
Compiling module xil_defaultlib.tb_MIPS_Core
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIPS_Core_behav
