Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 23 14:14:45 2020
| Host         : InfinityTimeout running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    57 |
| Unused register locations in slices containing registers |   276 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           40 |
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             198 |           34 |
| No           | No                    | Yes                    |              56 |           27 |
| No           | Yes                   | No                     |             430 |           74 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            3 |
| Yes          | Yes                   | No                     |             104 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------+---------------------------------+------------------+----------------+
|           Clock Signal           |     Enable Signal     |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+-----------------------+---------------------------------+------------------+----------------+
|  clk381hz/an_reg[0]_P            |                       | clk381hz/an_reg[0]_C            |                1 |              2 |
| ~sixclock_BUFG                   |                       |                                 |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[4]_P                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[3]_P                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[0]_P                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[0]_C                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[4]_C                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[5]_C                |                1 |              2 |
|  amp/seg_reg[5]_P                |                       | amp/seg_reg[5]_C                |                1 |              2 |
|  amp/seg_reg[6]_P                |                       | amp/seg_reg[6]_C                |                1 |              2 |
|  amp/seg_reg[0]_P                |                       | amp/seg_reg[0]_C                |                1 |              2 |
|  amp/seg_reg[3]_P                |                       | amp/seg_reg[3]_C                |                1 |              2 |
|  amp/seg_reg[4]_P                |                       | amp/seg_reg[4]_C                |                1 |              2 |
|  clk381hz/an_reg[1]_P            |                       | clk381hz/an_reg[1]_C            |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[3]_C                |                1 |              2 |
|  clk381hz/display_state_reg[1]_P |                       | clk381hz/display_state_reg[1]_C |                1 |              2 |
|  clk381hz/display_state_reg[2]_P |                       | clk381hz/display_state_reg[2]_C |                1 |              2 |
|  clk381hz/seg_reg[2]_P           |                       | amp/seg_reg[2]_C                |                1 |              2 |
|  clk381hz/display_state_reg[0]_P |                       | clk381hz/display_state_reg[0]_C |                1 |              2 |
|  clk381hz/seg_reg[7]_P           |                       | amp/seg_reg[7]_C_0              |                1 |              2 |
|  clk381hz/seg_reg[1]_P           |                       | amp/seg_reg[1]_C                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[5]_P                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[6]_P                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[2]_C                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[1]_C                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[6]_C                |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | amp/seg_reg[7]_C_0              |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/an_reg[1]_P            |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/display_state_reg[2]_P |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/an_reg[0]_P            |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/an_reg[0]_C            |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/an_reg[1]_C            |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/display_state_reg[0]_C |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/display_state_reg[1]_P |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/display_state_reg[1]_C |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/seg_reg[2]_P           |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/display_state_reg[0]_P |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/display_state_reg[2]_C |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/seg_reg[7]_P           |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/seg_reg[1]_P           |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/an_reg[2]              |                1 |              4 |
|  deboun/test/slow                |                       |                                 |                1 |              6 |
|  CLK100MHZ_IBUF_BUFG             |                       | sw_IBUF                         |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk20khz/J_MIC3_Pin1_OBUF       |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG             | amp/p_2_in            | clk2_BUFG                       |                3 |             24 |
|  clk20khz/J_MIC3_Pin1_OBUF       |                       |                                 |                2 |             24 |
| ~CaptAudio/J_MIC3_Pin4_OBUF      |                       |                                 |                2 |             24 |
| ~sixclock_BUFG                   |                       | deboun/reset                    |                7 |             34 |
| ~sixclock_BUFG                   | oled/delay[0]_i_1_n_0 | deboun/reset                    |                5 |             40 |
|  clk2_BUFG                       |                       |                                 |               10 |             50 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk20khz/count[0]_i_1__0_n_0    |                8 |             62 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk2hz/count[0]_i_1__1_n_0      |                8 |             62 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk6p25m/count[0]_i_1__2_n_0    |                8 |             62 |
|  CLK100MHZ_IBUF_BUFG             |                       | clk381hz/clear                  |                8 |             62 |
| ~sixclock_BUFG                   | oled/state            | deboun/reset                    |                8 |             64 |
| ~sixclock_BUFG                   |                       | oled/spi_word[39]_i_1_n_0       |               18 |             90 |
|  CLK100MHZ_IBUF_BUFG             |                       |                                 |               18 |             92 |
+----------------------------------+-----------------------+---------------------------------+------------------+----------------+


