INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/SUCESSFUL PROJECTS/TESTE_PWM_PORTAS_DIGITAIS/TESTE_PWM_PORTAS_DIGITAIS.srcs/sources_1/new/porta_digital_pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module porta_digital_pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL/VHDL PROJECTS/VIVADO/SUCESSFUL PROJECTS/TESTE_PWM_PORTAS_DIGITAIS/TESTE_PWM_PORTAS_DIGITAIS.srcs/sources_1/new/TESTBENCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testebench_blink_pwm
