EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model CYW43439KUBGT
#/17149616/1482114/2.50/63/3/Integrated Circuit
DEF CYW43439KUBGT IC 0 30 Y Y 1 F N
F0 "IC" 2550 300 50 H V L CNN
F1 "CYW43439KUBGT" 2550 200 50 H V L CNN
F2 "CYW43439KUBGT" 2550 100 50 H I L CNN
F3 "https://www.infineon.com/dgdl/Infineon-CYW43439-DataSheet-v03_00-EN.pdf?fileId=8ac78c8c8386267f0183c320336c029f" 2550 0 50 H I L CNN
F4 "RF System on a Chip - SoC WICED Wi-Fi/Bluetooth Combos" 2550 -100 50 H I L CNN "Description"
F5 "0.55" 2550 -200 50 H I L CNN "Height"
F6 "727-CYW43439KUBGT" 2550 -300 50 H I L CNN "Mouser Part Number"
F7 "https://www.mouser.co.uk/ProductDetail/Infineon-Technologies/CYW43439KUBGT?qs=iLbezkQI%252Bsimvupr%252BuwCJA%3D%3D" 2550 -400 50 H I L CNN "Mouser Price/Stock"
F8 "Infineon" 2550 -500 50 H I L CNN "Manufacturer_Name"
F9 "CYW43439KUBGT" 2550 -600 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X BT_UART_RXD A1 0 0 200 R 50 50 0 0 P
X BT_UART_TXD A2 0 -100 200 R 50 50 0 0 P
X BT_PCM_CLK_OR_BT_I2S_CLK A5 0 -200 200 R 50 50 0 0 P
X SR_VLX A6 0 -300 200 R 50 50 0 0 P
X SR_PVSS A7 0 -400 200 R 50 50 0 0 P
X BT_DEV_WAKE B1 0 -500 200 R 50 50 0 0 P
X BT_UART_CTS_N B2 0 -600 200 R 50 50 0 0 P
X BT_PCM_OUT_OR_BT_I2S_DO B4 0 -700 200 R 50 50 0 0 P
X BT_PCM_SYNC_OR_BT_I2S_WS B5 0 -800 200 R 50 50 0 0 P
X PMU_AVSS B6 0 -900 200 R 50 50 0 0 P
X SR_VBAT5V B7 0 -1000 200 R 50 50 0 0 P
X BT_HOST_WAKE C1 0 -1100 200 R 50 50 0 0 P
X FM_OUT1 C2 0 -1200 200 R 50 50 0 0 P
X BT_UART_RTS_N C3 0 -1300 200 R 50 50 0 0 P
X BT_PCM_IN_OR_BT_I2S_DI C4 0 -1400 200 R 50 50 0 0 P
X VOUT_CLDO C6 0 -1500 200 R 50 50 0 0 P
X LDO_VDD15V C7 0 -1600 200 R 50 50 0 0 P
X FM_OUT2 D2 0 -1700 200 R 50 50 0 0 P
X VDDC_1 D3 0 -1800 200 R 50 50 0 0 P
X VSSC_1 D4 0 -1900 200 R 50 50 0 0 P
X VOUT_LNLDO D6 0 -2000 200 R 50 50 0 0 P
X FM_RF_IN E1 0 -2100 200 R 50 50 0 0 P
X FM_RF_VDD E2 0 -2200 200 R 50 50 0 0 P
X FM_RF_VSS E3 0 -2300 200 R 50 50 0 0 P
X BT_REG_ON E6 0 -2400 200 R 50 50 0 0 P
X VOUT_3P3 E7 0 -2500 200 R 50 50 0 0 P
X BT_VCO_VDD F1 0 -2600 200 R 50 50 0 0 P
X BTFM_PLL_VDD F2 0 -2700 200 R 50 50 0 0 P
X LPO_IN F5 0 -2800 200 R 50 50 0 0 P
X WCC_VDDIO F6 0 -2900 200 R 50 50 0 0 P
X LDO_VBAT5V F7 0 -3000 200 R 50 50 0 0 P
X BT_IF_VDD G1 0 -3100 200 R 50 50 0 0 P
X BTFM_PLL_VSS G2 2700 0 200 L 50 50 0 0 P
X VDDC_2 G4 2700 -100 200 L 50 50 0 0 P
X WL_REG_ON G6 2700 -200 200 L 50 50 0 0 P
X BT_PAVDD H1 2700 -300 200 L 50 50 0 0 P
X BT_IF_VSS H2 2700 -400 200 L 50 50 0 0 P
X BT_VCO_VSS H3 2700 -500 200 L 50 50 0 0 P
X WLRF_AFE_GND H4 2700 -600 200 L 50 50 0 0 P
X GPIO_1 H6 2700 -700 200 L 50 50 0 0 P
X SDIO_DATA_1 H7 2700 -800 200 L 50 50 0 0 P
X WLRF_2G_ELG J1 2700 -900 200 L 50 50 0 0 P
X WLRF_LNA_GND J2 2700 -1000 200 L 50 50 0 0 P
X WLRF_GPIO J3 2700 -1100 200 L 50 50 0 0 P
X VSSC_2 J5 2700 -1200 200 L 50 50 0 0 P
X GPIO_0 J6 2700 -1300 200 L 50 50 0 0 P
X SDIO_DATA_3 J7 2700 -1400 200 L 50 50 0 0 P
X WLRF_2G_RF K1 2700 -1500 200 L 50 50 0 0 P
X WLRF_GENERAL_GND K2 2700 -1600 200 L 50 50 0 0 P
X SDIO_DATA_0 K6 2700 -1700 200 L 50 50 0 0 P
X WLRF_PA_GND L2 2700 -1800 200 L 50 50 0 0 P
X WLRF_VCO_GND L3 2700 -1900 200 L 50 50 0 0 P
X WLRF_XTAL_GND L4 2700 -2000 200 L 50 50 0 0 P
X GPIO_2 L5 2700 -2100 200 L 50 50 0 0 P
X SDIO_CMD L6 2700 -2200 200 L 50 50 0 0 P
X SDIO_DATA_2 L7 2700 -2300 200 L 50 50 0 0 P
X WLRF_PA_VDD M1 2700 -2400 200 L 50 50 0 0 P
X WLRF_VDD_1P35 M2 2700 -2500 200 L 50 50 0 0 P
X WLRF_XTAL_VDD1P2 M3 2700 -2600 200 L 50 50 0 0 P
X WLRF_XTAL_XOP M4 2700 -2700 200 L 50 50 0 0 P
X WLRF_XTAL_XON M5 2700 -2800 200 L 50 50 0 0 P
X CLK_REQ M6 2700 -2900 200 L 50 50 0 0 P
X SDIO_CLK M7 2700 -3000 200 L 50 50 0 0 P
P 5 0 1 6 200 100 2500 100 2500 -3200 200 -3200 200 100 N
ENDDRAW
ENDDEF
#
#End Library
