<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>banyan_mem Source File &mdash; Bedrock  documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css" />

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            Bedrock
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../general-docs.html">General Docs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rtsim-module.html">RTSIM Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dsp-digaree-module.html">DSP Digaree Module</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Bedrock</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">banyan_mem Source File</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/_gen_src_rst/banyan_mem_source.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="banyan-mem-source-file">
<span id="banyan-mem-source"></span><h1>banyan_mem Source File<a class="headerlink" href="#banyan-mem-source-file" title="Permalink to this heading">ÔÉÅ</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">  1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>
<span class="linenos">  2</span>
<span class="linenos">  3</span><span class="c1">// Single-buffered capture of raw ADC data</span>
<span class="linenos">  4</span><span class="c1">// Hard-code number of ADCs at 8, at least for now</span>
<span class="linenos">  5</span>
<span class="linenos">  6</span><span class="k">module</span><span class="w"> </span><span class="n">banyan_mem</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos">  7</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">aw</span><span class="o">=</span><span class="mh">10</span><span class="p">,</span>
<span class="linenos">  8</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">dw</span><span class="o">=</span><span class="mh">16</span>
<span class="linenos">  9</span><span class="p">)</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 10</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w">  </span><span class="c1">// timespec 6.1 ns</span>
<span class="linenos"> 11</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">adc_data</span><span class="p">,</span>
<span class="linenos"> 12</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">,</span><span class="w">  </span><span class="c1">// must be valid in clk domain</span>
<span class="linenos"> 13</span>
<span class="linenos"> 14</span><span class="w">     </span><span class="c1">// API in clk domain for controlling acquisition</span>
<span class="linenos"> 15</span><span class="w">     </span><span class="c1">// See additional comments below</span>
<span class="linenos"> 16</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span><span class="w">  </span><span class="c1">// resets pointer and full</span>
<span class="linenos"> 17</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">run</span><span class="p">,</span><span class="w">  </span><span class="c1">// set to enable writes to memory; Modulate to take valid adc_data (See TB)</span>
<span class="linenos"> 18</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">+</span><span class="mh">3</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">pointer</span><span class="p">,</span><span class="w">  </span><span class="c1">// write location</span>
<span class="linenos"> 19</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">rollover</span><span class="p">,</span>
<span class="linenos"> 20</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">full</span><span class="p">,</span>
<span class="linenos"> 21</span><span class="w">     </span><span class="c1">// Note that writes are pipelined, and after clearing the run</span>
<span class="linenos"> 22</span><span class="w">     </span><span class="c1">// bit, about four more clk cycles are required before the last</span>
<span class="linenos"> 23</span><span class="w">     </span><span class="c1">// data actually shows up in RAM and can be read out.</span>
<span class="linenos"> 24</span><span class="w">     </span><span class="c1">// The output status (full, pointer) are all immediately but</span>
<span class="linenos"> 25</span><span class="w">     </span><span class="c1">// provisionally valid, pending completion of the pipelined writes.</span>
<span class="linenos"> 26</span>
<span class="linenos"> 27</span><span class="w">     </span><span class="c1">// Peek into the data stream between switch and memory.</span>
<span class="linenos"> 28</span><span class="w">     </span><span class="c1">// Valid in clk domain.</span>
<span class="linenos"> 29</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">permuted_data</span><span class="p">,</span>
<span class="linenos"> 30</span>
<span class="linenos"> 31</span><span class="w">     </span><span class="c1">// readout port, separate clock domain</span>
<span class="linenos"> 32</span><span class="w">     </span><span class="c1">// recommend only using this when run is low</span>
<span class="linenos"> 33</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">ro_clk</span><span class="p">,</span>
<span class="linenos"> 34</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">+</span><span class="mh">3</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ro_addr</span><span class="p">,</span>
<span class="linenos"> 35</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ro_data</span><span class="p">,</span>
<span class="linenos"> 36</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ro_data2</span>
<span class="linenos"> 37</span><span class="w">     </span><span class="c1">// ro_data2 is based on ro_addr xored with 1&lt;&lt;aw</span>
<span class="linenos"> 38</span><span class="w">     </span><span class="c1">// You don&#39;t have to use it, but if you have a 32 bit bus, 16-bit ADCs,</span>
<span class="linenos"> 39</span><span class="w">     </span><span class="c1">// and are trying to pack things efficiently, it&#39;s yours for the taking.</span>
<span class="linenos"> 40</span><span class="p">);</span>
<span class="linenos"> 41</span>
<span class="linenos"> 42</span><span class="c1">// We expect banyan_mask to be set by software, and is therefore not</span>
<span class="linenos"> 43</span><span class="c1">// time-critical.  Other uses should be aware of this extra cycle of latency,</span>
<span class="linenos"> 44</span><span class="c1">// motivated by the &quot;long&quot; time needed to count the number of bits set.</span>
<span class="linenos"> 45</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mask_d</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 46</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bit_cnt</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 47</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 48</span><span class="w">     </span><span class="n">mask_d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">;</span><span class="w">  </span><span class="c1">// time-aligned with bit_cnt and therefore done_mask</span>
<span class="linenos"> 49</span><span class="w">     </span><span class="n">bit_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span>
<span class="linenos"> 50</span><span class="w">              </span><span class="o">+</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">[</span><span class="mh">4</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">[</span><span class="mh">5</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">[</span><span class="mh">6</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">banyan_mask</span><span class="p">[</span><span class="mh">7</span><span class="p">];</span>
<span class="linenos"> 51</span><span class="k">end</span>
<span class="linenos"> 52</span>
<span class="linenos"> 53</span><span class="c1">//  8 bits set: count to 2^(aw)</span>
<span class="linenos"> 54</span><span class="c1">//  4 bits set: count to 2^(aw+1)</span>
<span class="linenos"> 55</span><span class="c1">//  2 bits set: count to 2^(aw+2)</span>
<span class="linenos"> 56</span><span class="c1">//  1 bit  set: count to 2^(aw+3)</span>
<span class="linenos"> 57</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">done_mask</span><span class="p">;</span>
<span class="linenos"> 58</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 59</span><span class="w">     </span><span class="n">done_mask</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 60</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">bit_cnt</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="n">done_mask</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="p">;</span>
<span class="linenos"> 61</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">bit_cnt</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span><span class="w"> </span><span class="n">done_mask</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">6</span><span class="p">;</span>
<span class="linenos"> 62</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">bit_cnt</span><span class="p">[</span><span class="mh">3</span><span class="p">])</span><span class="w"> </span><span class="n">done_mask</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">7</span><span class="p">;</span>
<span class="linenos"> 63</span><span class="k">end</span>
<span class="linenos"> 64</span>
<span class="linenos"> 65</span><span class="c1">// Simple control logic, put the user in control.  Should support</span>
<span class="linenos"> 66</span><span class="c1">// options like one-shot fill, or circular roll until fault.</span>
<span class="linenos"> 67</span><span class="c1">// Expect logic like</span>
<span class="linenos"> 68</span><span class="c1">//    if (trig | rollover) run &lt;= trig;</span>
<span class="linenos"> 69</span><span class="c1">//    assign reset = trig;</span>
<span class="linenos"> 70</span><span class="c1">// for a one-shot, or</span>
<span class="linenos"> 71</span><span class="c1">//    if (reset | fault) run &lt;= reset;</span>
<span class="linenos"> 72</span><span class="c1">// for fault capture.</span>
<span class="linenos"> 73</span><span class="c1">// No hidden state!</span>
<span class="linenos"> 74</span><span class="c1">// No double-buffering/circular readout, sorry; this is meant for</span>
<span class="linenos"> 75</span><span class="c1">// wideband snapshotting, where the software can&#39;t possibly keep up.</span>
<span class="linenos"> 76</span><span class="kt">reg</span><span class="w"> </span><span class="n">full_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 77</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr_count</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 78</span><span class="k">assign</span><span class="w"> </span><span class="n">rollover</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">&amp;</span><span class="p">(</span><span class="n">addr_count</span><span class="o">|</span><span class="p">{</span><span class="n">done_mask</span><span class="p">,{</span><span class="n">aw</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}}});</span>
<span class="linenos"> 79</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 80</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">run</span><span class="p">)</span><span class="w"> </span><span class="n">addr_count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">addr_count</span><span class="o">+</span><span class="mh">1</span><span class="p">;</span>
<span class="linenos"> 81</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">rollover</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="n">addr_count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 82</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">rollover</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">reset</span><span class="p">)</span><span class="w"> </span><span class="n">full_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rollover</span><span class="p">;</span>
<span class="linenos"> 83</span><span class="k">end</span>
<span class="linenos"> 84</span><span class="k">assign</span><span class="w"> </span><span class="n">full</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">full_r</span><span class="p">;</span>
<span class="linenos"> 85</span><span class="k">assign</span><span class="w"> </span><span class="n">pointer</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">addr_count</span><span class="p">;</span>
<span class="linenos"> 86</span>
<span class="linenos"> 87</span><span class="c1">// Split and time-align write-side addresses</span>
<span class="linenos"> 88</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">time_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">addr_count</span><span class="p">[</span><span class="n">aw</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="n">aw</span><span class="p">];</span>
<span class="linenos"> 89</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wr_addr</span><span class="p">;</span>
<span class="linenos"> 90</span><span class="n">reg_delay</span><span class="w"> </span><span class="p">#(.</span><span class="n">dw</span><span class="p">(</span><span class="n">aw</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">len</span><span class="p">(</span><span class="mh">4</span><span class="p">))</span><span class="w"> </span><span class="n">addr_pipe</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">gate</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span>
<span class="linenos"> 91</span><span class="w">     </span><span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">addr_count</span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">wr_addr</span><span class="p">));</span>
<span class="linenos"> 92</span><span class="kt">wire</span><span class="w"> </span><span class="n">run_d</span><span class="p">;</span>
<span class="linenos"> 93</span><span class="n">reg_delay</span><span class="w"> </span><span class="p">#(.</span><span class="n">dw</span><span class="p">(</span><span class="mh">1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">len</span><span class="p">(</span><span class="mh">3</span><span class="p">))</span><span class="w"> </span><span class="n">run_pipe</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">gate</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span>
<span class="linenos"> 94</span><span class="w">     </span><span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">run</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">run_d</span><span class="p">));</span>
<span class="linenos"> 95</span>
<span class="linenos"> 96</span><span class="c1">// Banyan switch itself</span>
<span class="linenos"> 97</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mask_out</span><span class="p">;</span>
<span class="linenos"> 98</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">*</span><span class="mh">8</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">banyan_out</span><span class="p">;</span>
<span class="linenos"> 99</span><span class="n">banyan</span><span class="w"> </span><span class="p">#(.</span><span class="n">dw</span><span class="p">(</span><span class="n">dw</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">np</span><span class="p">(</span><span class="mh">8</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">rl</span><span class="p">(</span><span class="mh">3</span><span class="p">))</span><span class="w"> </span><span class="n">banyan</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<span class="linenos">100</span><span class="w">     </span><span class="p">.</span><span class="n">time_state</span><span class="p">(</span><span class="n">time_state</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">mask_in</span><span class="p">(</span><span class="n">mask_d</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="n">adc_data</span><span class="p">),</span>
<span class="linenos">101</span><span class="w">     </span><span class="p">.</span><span class="n">mask_out</span><span class="p">(</span><span class="n">mask_out</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_out</span><span class="p">(</span><span class="n">banyan_out</span><span class="p">));</span>
<span class="linenos">102</span><span class="k">assign</span><span class="w"> </span><span class="n">permuted_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">banyan_out</span><span class="p">;</span>
<span class="linenos">103</span>
<span class="linenos">104</span><span class="c1">// A new value propagates to mask_out 3 cycles after time_state changes,</span>
<span class="linenos">105</span><span class="c1">// compared to 4 for the data in banyan_out</span>
<span class="linenos">106</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mask_out_d</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">107</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">mask_out_d</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mask_out</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">{</span><span class="mh">8</span><span class="p">{</span><span class="n">run_d</span><span class="p">}};</span>
<span class="linenos">108</span>
<span class="linenos">109</span><span class="c1">// Bank of 8 RAM, pretty simple</span>
<span class="linenos">110</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ram_out</span><span class="p">;</span>
<span class="linenos">111</span><span class="k">genvar</span><span class="w"> </span><span class="n">ix</span><span class="p">;</span>
<span class="linenos">112</span><span class="k">generate</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">ix</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">ix</span><span class="o">&lt;</span><span class="mh">8</span><span class="p">;</span><span class="w"> </span><span class="n">ix</span><span class="o">=</span><span class="n">ix</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="w"> </span><span class="n">ram_bank</span>
<span class="linenos">113</span><span class="w">     </span><span class="n">dpram</span><span class="w"> </span><span class="p">#(.</span><span class="n">dw</span><span class="p">(</span><span class="n">dw</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">aw</span><span class="p">(</span><span class="n">aw</span><span class="p">))</span><span class="w"> </span><span class="n">ram</span><span class="p">(.</span><span class="n">clka</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">clkb</span><span class="p">(</span><span class="n">ro_clk</span><span class="p">),</span>
<span class="linenos">114</span><span class="w">             </span><span class="p">.</span><span class="n">dina</span><span class="p">(</span><span class="w"> </span><span class="n">banyan_out</span><span class="p">[(</span><span class="n">ix</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">*</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="w"> </span><span class="o">-:</span><span class="w"> </span><span class="n">dw</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">addra</span><span class="p">(</span><span class="n">wr_addr</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">wena</span><span class="p">(</span><span class="n">mask_out_d</span><span class="p">[</span><span class="n">ix</span><span class="p">]),</span>
<span class="linenos">115</span><span class="w">             </span><span class="p">.</span><span class="n">doutb</span><span class="p">(</span><span class="w">   </span><span class="n">ram_out</span><span class="p">[(</span><span class="n">ix</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">*</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="w"> </span><span class="o">-:</span><span class="w"> </span><span class="n">dw</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">addrb</span><span class="p">(</span><span class="n">ro_addr</span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span>
<span class="linenos">116</span><span class="w">     </span><span class="p">);</span>
<span class="linenos">117</span><span class="k">end</span><span class="w"> </span><span class="k">endgenerate</span>
<span class="linenos">118</span>
<span class="linenos">119</span><span class="c1">// Second stage of readout decoding is one cycle delayed from the RAM addressing</span>
<span class="linenos">120</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">stage2_addr</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">121</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">ro_clk</span><span class="p">)</span><span class="w"> </span><span class="n">stage2_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">ro_addr</span><span class="p">[</span><span class="n">aw</span><span class="o">+</span><span class="mh">3</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="n">aw</span><span class="p">];</span>
<span class="linenos">122</span><span class="k">assign</span><span class="w"> </span><span class="n">ro_data</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">ram_out</span><span class="p">[((</span><span class="n">stage2_addr</span><span class="w">       </span><span class="p">)</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">*</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="w"> </span><span class="o">-:</span><span class="w"> </span><span class="n">dw</span><span class="p">];</span>
<span class="linenos">123</span><span class="k">assign</span><span class="w"> </span><span class="n">ro_data2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ram_out</span><span class="p">[((</span><span class="n">stage2_addr</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b1</span><span class="p">)</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">*</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="w"> </span><span class="o">-:</span><span class="w"> </span><span class="n">dw</span><span class="p">];</span>
<span class="linenos">124</span><span class="c1">// So ro_data* are one cycle (plus some combinatorial time) delayed from the address provided</span>
<span class="linenos">125</span><span class="c1">// Reads are purely passive, no side effects, hence no read-enable control is provided</span>
<span class="linenos">126</span>
<span class="linenos">127</span><span class="k">endmodule</span>
</pre></div>
</div>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, LBNL ATG.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>