INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_057e085f9fa7824e'...
Applying external generics to 'addsb_11_0_057e085f9fa7824e'...
Delivering associated files for 'addsb_11_0_057e085f9fa7824e'...
Generating implementation netlist for 'addsb_11_0_057e085f9fa7824e'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_057e085f9fa7824e'...
Running synthesis for 'addsb_11_0_057e085f9fa7824e'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_057e085f9fa7824e'...
Writing VHDL behavioral simulation model for 'addsb_11_0_057e085f9fa7824e'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_057e085f9fa7824e
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_057e085f9fa7824e
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_057e085f9fa7824e'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_124ad8bd21557d78'...
Applying external generics to 'addsb_11_0_124ad8bd21557d78'...
Delivering associated files for 'addsb_11_0_124ad8bd21557d78'...
Generating implementation netlist for 'addsb_11_0_124ad8bd21557d78'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_124ad8bd21557d78'...
Running synthesis for 'addsb_11_0_124ad8bd21557d78'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_124ad8bd21557d78'...
Writing VHDL behavioral simulation model for 'addsb_11_0_124ad8bd21557d78'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_124ad8bd21557d78
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_124ad8bd21557d78
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_124ad8bd21557d78'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_1ab2fc8c7fe57f94'...
Applying external generics to 'addsb_11_0_1ab2fc8c7fe57f94'...
Delivering associated files for 'addsb_11_0_1ab2fc8c7fe57f94'...
Generating implementation netlist for 'addsb_11_0_1ab2fc8c7fe57f94'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_1ab2fc8c7fe57f94'...
Running synthesis for 'addsb_11_0_1ab2fc8c7fe57f94'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_1ab2fc8c7fe57f94'...
Writing VHDL behavioral simulation model for 'addsb_11_0_1ab2fc8c7fe57f94'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_1ab2fc8c7fe57f94
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_1ab2fc8c7fe57f94
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_1ab2fc8c7fe57f94'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_26f49e58a7187211'...
Applying external generics to 'addsb_11_0_26f49e58a7187211'...
Delivering associated files for 'addsb_11_0_26f49e58a7187211'...
Generating implementation netlist for 'addsb_11_0_26f49e58a7187211'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_26f49e58a7187211'...
Running synthesis for 'addsb_11_0_26f49e58a7187211'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_26f49e58a7187211'...
Writing VHDL behavioral simulation model for 'addsb_11_0_26f49e58a7187211'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_26f49e58a7187211
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_26f49e58a7187211
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_26f49e58a7187211'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_6a49eeb869ee9525'...
Applying external generics to 'addsb_11_0_6a49eeb869ee9525'...
Delivering associated files for 'addsb_11_0_6a49eeb869ee9525'...
Generating implementation netlist for 'addsb_11_0_6a49eeb869ee9525'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_6a49eeb869ee9525'...
Running synthesis for 'addsb_11_0_6a49eeb869ee9525'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_6a49eeb869ee9525'...
Writing VHDL behavioral simulation model for 'addsb_11_0_6a49eeb869ee9525'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_6a49eeb869ee9525
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_6a49eeb869ee9525
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_6a49eeb869ee9525'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_a92f1809cda25252'...
Applying external generics to 'addsb_11_0_a92f1809cda25252'...
Delivering associated files for 'addsb_11_0_a92f1809cda25252'...
Generating implementation netlist for 'addsb_11_0_a92f1809cda25252'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_a92f1809cda25252'...
Running synthesis for 'addsb_11_0_a92f1809cda25252'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_a92f1809cda25252'...
Writing VHDL behavioral simulation model for 'addsb_11_0_a92f1809cda25252'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_a92f1809cda25252
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_a92f1809cda25252
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_a92f1809cda25252'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_f52883bb4806fc24'...
Applying external generics to 'addsb_11_0_f52883bb4806fc24'...
Delivering associated files for 'addsb_11_0_f52883bb4806fc24'...
Generating implementation netlist for 'addsb_11_0_f52883bb4806fc24'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_f52883bb4806fc24'...
Running synthesis for 'addsb_11_0_f52883bb4806fc24'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_f52883bb4806fc24'...
Writing VHDL behavioral simulation model for 'addsb_11_0_f52883bb4806fc24'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_f52883bb4806fc24
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/addsb_11_0_f52883bb4806fc24
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_f52883bb4806fc24'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_80ec4706477d97c1'...
Applying external generics to 'bmg_72_80ec4706477d97c1'...
Delivering associated files for 'bmg_72_80ec4706477d97c1'...
Delivering EJava files for 'bmg_72_80ec4706477d97c1'...
Generating implementation netlist for 'bmg_72_80ec4706477d97c1'...
INFO:sim - Pre-processing HDL files for 'bmg_72_80ec4706477d97c1'...
Running synthesis for 'bmg_72_80ec4706477d97c1'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_72_80ec4706477d97c1'...
Writing VHDL behavioral simulation model for 'bmg_72_80ec4706477d97c1'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_80ec4706477d97c1'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_541f86689cddfa59'...
Applying external generics to 'cntr_11_0_541f86689cddfa59'...
Delivering associated files for 'cntr_11_0_541f86689cddfa59'...
Generating implementation netlist for 'cntr_11_0_541f86689cddfa59'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_541f86689cddfa59'...
Running synthesis for 'cntr_11_0_541f86689cddfa59'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_541f86689cddfa59'...
Writing VHDL behavioral simulation model for 'cntr_11_0_541f86689cddfa59'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_541f86689cddfa59
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_541f86689cddfa59
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_541f86689cddfa59'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_866619918c8abcee'...
Applying external generics to 'cntr_11_0_866619918c8abcee'...
Delivering associated files for 'cntr_11_0_866619918c8abcee'...
Generating implementation netlist for 'cntr_11_0_866619918c8abcee'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_866619918c8abcee'...
Running synthesis for 'cntr_11_0_866619918c8abcee'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_866619918c8abcee'...
Writing VHDL behavioral simulation model for 'cntr_11_0_866619918c8abcee'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_866619918c8abcee
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_866619918c8abcee
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_866619918c8abcee'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_878d64cddecff8f4'...
Applying external generics to 'cntr_11_0_878d64cddecff8f4'...
Delivering associated files for 'cntr_11_0_878d64cddecff8f4'...
Generating implementation netlist for 'cntr_11_0_878d64cddecff8f4'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_878d64cddecff8f4'...
Running synthesis for 'cntr_11_0_878d64cddecff8f4'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_878d64cddecff8f4'...
Writing VHDL behavioral simulation model for 'cntr_11_0_878d64cddecff8f4'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_878d64cddecff8f4
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_878d64cddecff8f4
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_878d64cddecff8f4'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_be90175e3110ea82'...
Applying external generics to 'cntr_11_0_be90175e3110ea82'...
Delivering associated files for 'cntr_11_0_be90175e3110ea82'...
Generating implementation netlist for 'cntr_11_0_be90175e3110ea82'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_be90175e3110ea82'...
Running synthesis for 'cntr_11_0_be90175e3110ea82'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_be90175e3110ea82'...
Writing VHDL behavioral simulation model for 'cntr_11_0_be90175e3110ea82'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_be90175e3110ea82
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_be90175e3110ea82
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_be90175e3110ea82'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_e45fdd6bbd8931af'...
Applying external generics to 'cntr_11_0_e45fdd6bbd8931af'...
Delivering associated files for 'cntr_11_0_e45fdd6bbd8931af'...
Generating implementation netlist for 'cntr_11_0_e45fdd6bbd8931af'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_e45fdd6bbd8931af'...
Running synthesis for 'cntr_11_0_e45fdd6bbd8931af'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_e45fdd6bbd8931af'...
Writing VHDL behavioral simulation model for 'cntr_11_0_e45fdd6bbd8931af'...
Delivered 3 files into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_e45fdd6bbd8931af
Delivered 1 file into directory
/tmp/sysgentmp-root/cg_wk/c5edb57cc2adb1110/tmp/_cg/cntr_11_0_e45fdd6bbd8931af
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_e45fdd6bbd8931af'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
WARNING:sim:597 - The parameter 'Sample_Frequency' is disabled and can't be set
   to any other value than '0.001'. Its value will be reset from '0.00100000000'
   to its last valid value '0.001'.
WARNING:sim:597 - The parameter 'Clock_Frequency' is disabled and can't be set
   to any other value than '300.0'. Its value will be reset from '300' to its
   last valid value '300.0'.
WARNING:sim:192 - Xco Parameter changed from (Sample_Frequency,0.00100000000) to
   (Sample_Frequency,0.001) during Recustomization.
WARNING:sim:192 - Xco Parameter changed from (Clock_Frequency,300) to
   (Clock_Frequency,300.0) during Recustomization.
Finished resolving generic values.
Generating IP...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
WARNING:sim:597 - The parameter 'Sample_Frequency' is disabled and can't be set
   to any other value than '0.001'. Its value will be reset from '0.00100000000'
   to its last valid value '0.001'.
WARNING:sim:597 - The parameter 'Clock_Frequency' is disabled and can't be set
   to any other value than '300.0'. Its value will be reset from '300' to its
   last valid value '300.0'.
WARNING:sim:192 - Xco Parameter changed from (Sample_Frequency,0.00100000000) to
   (Sample_Frequency,0.001) during Recustomization.
WARNING:sim:192 - Xco Parameter changed from (Clock_Frequency,300) to
   (Clock_Frequency,300.0) during Recustomization.
Finished resolving generic values.
Generating IP...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating the VHDL wrapper.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
WARNING:sim:597 - The parameter 'Sample_Frequency' is disabled and can't be set
   to any other value than '0.001'. Its value will be reset from '0.00100000000'
   to its last valid value '0.001'.
WARNING:sim:597 - The parameter 'Clock_Frequency' is disabled and can't be set
   to any other value than '300.0'. Its value will be reset from '300' to its
   last valid value '300.0'.
WARNING:sim:192 - Xco Parameter changed from (Sample_Frequency,0.00100000000) to
   (Sample_Frequency,0.001) during Recustomization.
WARNING:sim:192 - Xco Parameter changed from (Clock_Frequency,300) to
   (Clock_Frequency,300.0) during Recustomization.
Finished resolving generic values.
Generating IP...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generic values...
WARNING:sim:597 - The parameter 'Sample_Frequency' is disabled and can't be set
   to any other value than '0.001'. Its value will be reset from '0.00100000000'
   to its last valid value '0.001'.
WARNING:sim:597 - The parameter 'Clock_Frequency' is disabled and can't be set
   to any other value than '300.0'. Its value will be reset from '300' to its
   last valid value '300.0'.
WARNING:sim:192 - Xco Parameter changed from (Sample_Frequency,0.00100000000) to
   (Sample_Frequency,0.001) during Recustomization.
WARNING:sim:192 - Xco Parameter changed from (Clock_Frequency,300) to
   (Clock_Frequency,300.0) during Recustomization.
Finished resolving generic values.
Generating IP...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating the VHDL wrapper.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
