v 20130925 2
T 8500 100 9 10 1 0 0 0 1
1
T 10100 100 9 10 1 0 0 0 1
1
N 1100 3300 1100 7800 4
N 1500 8700 14800 8700 4
{
T 1600 8800 5 10 1 1 0 0 1
netname=VDD
}
N 2500 8700 2500 8300 4
N 2700 7800 2600 7800 4
N 1200 2400 14800 2400 4
{
T 1400 2500 5 10 1 1 0 0 1
netname=GND
}
C 1900 7300 1 0 0 asic-pmos-1.sym
{
T 3300 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 2700 8100 5 10 1 1 0 0 1
refdes=M1
T 2400 7900 5 8 1 1 0 0 1
model-name=pmos4
T 2300 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 2700 7400 5 8 1 0 0 0 1
l=1u
}
T 1200 1100 9 10 1 0 0 0 1
see LATEP
B 1100 400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 7900 0 1 0 0 cvstitleblock-1.sym
{
T 8500 400 5 10 1 1 0 0 1
date=2021-09-12
T 12400 400 5 10 1 1 0 0 1
rev=$Revision$
T 12400 100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 8500 700 5 10 1 1 0 0 1
fname=LATE2P.sch
T 11800 1200 5 14 1 1 0 4 1
title=LATE2P - High-active D-Latch w/ 2 high-active (or'd) Enable
}
C 1200 9100 1 0 0 spice-model-1.sym
{
T 1300 9700 5 10 1 1 0 0 1
refdes=A1
T 2500 9400 5 10 1 1 0 0 1
model-name=nmos4
T 1700 9200 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 4500 9100 1 0 0 spice-model-1.sym
{
T 4600 9700 5 10 1 1 0 0 1
refdes=A2
T 5800 9400 5 10 1 1 0 0 1
model-name=pmos4
T 5000 9200 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 13100 4900 1 270 0 spice-subcircuit-IO-1.sym
{
T 13100 4700 5 10 1 1 90 0 1
refdes=P1
}
C 8700 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 8500 5900 5 10 1 1 0 0 1
refdes=P2
}
C 4400 5000 1 270 0 spice-subcircuit-IO-1.sym
{
T 4600 4900 5 10 1 1 90 0 1
refdes=P4
}
C 1000 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 800 5900 5 10 1 1 0 0 1
refdes=P5
}
C 1700 9000 1 180 0 spice-subcircuit-IO-1.sym
{
T 2200 9000 5 10 1 1 0 0 1
refdes=P6
}
C 1400 2700 1 180 0 spice-subcircuit-IO-1.sym
{
T 1400 2700 5 10 1 1 0 0 1
refdes=P7
}
C 7600 9300 1 0 0 spice-subcircuit-LL-1.sym
{
T 7700 9700 5 10 1 1 0 0 1
refdes=A3
T 7700 9400 5 10 1 1 0 0 1
model-name=LATE2P
}
C 10300 9300 1 0 0 spice-directive-1.sym
{
T 10400 9600 5 10 0 1 0 0 1
device=directive
T 10400 9700 5 10 1 1 0 0 1
refdes=A4
T 10400 9400 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 12800 9300 1 0 0 spice-directive-1.sym
{
T 12900 9600 5 10 0 1 0 0 1
device=directive
T 12900 9700 5 10 1 1 0 0 1
refdes=A5
T 12900 9400 5 10 1 1 0 0 1
value=.PARAM g=2
}
C 5600 7300 1 0 0 asic-pmos-1.sym
{
T 7000 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 6400 8100 5 10 1 1 0 0 1
refdes=M7
T 6400 7900 5 8 1 1 0 0 1
model-name=pmos4
T 6400 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 6400 7400 5 8 1 0 0 0 1
l=1u
}
C 5600 2800 1 0 0 asic-nmos-1.sym
{
T 7000 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 6400 3600 5 10 1 1 0 0 1
refdes=M8
T 6400 3400 5 8 1 1 0 0 1
model-name=nmos4
T 6400 3100 5 8 1 0 0 0 1
w='Wmin'
T 6400 2900 5 8 1 0 0 0 1
l=1u
}
C 2400 2800 1 0 0 asic-nmos-1.sym
{
T 3800 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 3300 3600 5 10 1 1 0 0 1
refdes=M6
T 3300 3400 5 8 1 1 0 0 1
model-name=nmos4
T 3300 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 3300 2900 5 8 1 0 0 0 1
l=1u
}
N 800 5600 1100 5600 4
{
T 800 5700 5 10 1 1 0 0 1
netname=X
}
N 1100 7800 1900 7800 4
N 1100 3300 2400 3300 4
N 3000 2800 3000 2400 4
N 3100 3300 3200 3300 4
N 5300 7800 5600 7800 4
N 5300 3300 5600 3300 4
N 5300 7800 5300 3300 4
N 2500 5600 5300 5600 4
{
T 4000 5700 5 10 1 1 0 0 1
netname=clk180
}
N 6200 7300 6200 3800 4
N 6200 8300 6200 8700 4
N 6200 2800 6200 2400 4
N 6300 7800 6400 7800 4
N 6400 7800 6400 8700 4
N 6300 3300 6400 3300 4
N 6400 3300 6400 2400 4
N 6200 5600 7000 5600 4
{
T 6500 5700 5 10 1 1 0 0 1
netname=clk360
}
C 9200 5800 1 0 0 asic-pmos-1.sym
{
T 10600 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 10000 6600 5 10 1 1 0 0 1
refdes=M10
T 10000 6400 5 8 1 1 0 0 1
model-name=pmos4
T 10000 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 10000 5900 5 8 1 0 0 0 1
l=1u
}
C 9200 4300 1 0 0 asic-nmos-1.sym
{
T 10600 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 10000 5100 5 10 1 1 0 0 1
refdes=M11
T 10000 4900 5 8 1 1 0 0 1
model-name=nmos4
T 10000 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 10000 4400 5 8 1 0 0 0 1
l=1u
}
C 9200 2800 1 0 0 asic-nmos-1.sym
{
T 10600 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 10000 3600 5 10 1 1 0 0 1
refdes=M12
T 10000 3400 5 8 1 1 0 0 1
model-name=nmos4
T 10000 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 10000 2900 5 8 1 0 0 0 1
l=1u
}
C 9200 7300 1 0 0 asic-pmos-1.sym
{
T 10600 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 10000 8100 5 10 1 1 0 0 1
refdes=M9
T 10000 7900 5 8 1 1 0 0 1
model-name=pmos4
T 10000 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 10000 7400 5 8 1 0 0 0 1
l=1u
}
N 9200 7800 8300 7800 4
{
T 8600 7900 5 10 1 1 0 0 1
netname=clk180
}
N 9200 3300 8300 3300 4
{
T 8600 3400 5 10 1 1 0 0 1
netname=clk360
}
N 8900 6300 9200 6300 4
N 9200 4800 8900 4800 4
N 8900 4800 8900 6300 4
N 8500 5600 8900 5600 4
{
T 8500 5700 5 10 1 1 0 0 1
netname=D
}
N 9800 8300 9800 8700 4
N 9800 7300 9800 6800 4
N 9800 5800 9800 5300 4
N 9800 4300 9800 3800 4
N 9800 2800 9800 2400 4
T 3500 1500 9 10 1 0 0 0 4
Double Clock Buffering:
- clock enable (via NAND)
- de-coupling high load
- 2-phase clock generation
C 11600 5800 1 0 0 asic-pmos-1.sym
{
T 13000 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 12400 6600 5 10 1 1 0 0 1
refdes=M13
T 12400 6400 5 8 1 1 0 0 1
model-name=pmos4
T 12400 6100 5 8 1 0 0 0 1
w='g*Wmin'
T 12400 5900 5 8 1 0 0 0 1
l=1u
}
C 11600 4300 1 0 0 asic-nmos-1.sym
{
T 13000 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 12400 5100 5 10 1 1 0 0 1
refdes=M14
T 12400 4900 5 8 1 1 0 0 1
model-name=nmos4
T 12400 4600 5 8 1 0 0 0 1
w='Wmin'
T 12400 4400 5 8 1 0 0 0 1
l=1u
}
N 11300 6300 11600 6300 4
N 11600 4800 11300 4800 4
N 11300 4800 11300 6300 4
N 12200 5800 12200 5300 4
C 14000 5800 1 0 0 asic-pmos-1.sym
{
T 15400 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 14800 6600 5 10 1 1 0 0 1
refdes=M16
T 14800 6400 5 8 1 1 0 0 1
model-name=pmos4
T 14800 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 14800 5900 5 8 1 0 0 0 1
l=1u
}
C 14000 4300 1 0 0 asic-nmos-1.sym
{
T 15400 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 14800 5100 5 10 1 1 0 0 1
refdes=M17
T 14800 4900 5 8 1 1 0 0 1
model-name=nmos4
T 14800 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 14800 4400 5 8 1 0 0 0 1
l=1u
}
C 14000 2800 1 0 0 asic-nmos-1.sym
{
T 15400 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 14800 3600 5 10 1 1 0 0 1
refdes=M18
T 14800 3400 5 8 1 1 0 0 1
model-name=nmos4
T 14800 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 14800 2900 5 8 1 0 0 0 1
l=1u
}
C 14000 7300 1 0 0 asic-pmos-1.sym
{
T 15400 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 14800 8100 5 10 1 1 0 0 1
refdes=M15
T 14800 7900 5 8 1 1 0 0 1
model-name=pmos4
T 14800 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 14800 7400 5 8 1 0 0 0 1
l=1u
}
N 14000 7800 13100 7800 4
{
T 13400 7900 5 10 1 1 0 0 1
netname=clk360
}
N 14000 3300 13100 3300 4
{
T 13400 3400 5 10 1 1 0 0 1
netname=clk180
}
N 13700 6300 14000 6300 4
N 14000 4800 13700 4800 4
N 13700 4800 13700 6300 4
N 12200 5600 13700 5600 4
{
T 13200 5700 5 10 1 1 0 0 1
netname=Q
}
N 14600 8300 14600 8700 4
N 14600 7300 14600 6800 4
N 14600 5800 14600 5300 4
N 14600 4300 14600 3800 4
N 14600 2800 14600 2400 4
N 13400 4700 13400 5600 4
N 9800 5600 11300 5600 4
N 10700 5600 10700 7100 4
N 10700 7100 15600 7100 4
{
T 13200 7200 5 10 1 1 0 0 1
netname=qn
}
N 14600 5600 15600 5600 4
N 15600 5600 15600 7100 4
T 8500 1700 9 10 1 0 0 0 3
Data input switch:
- (inverting) tri-state driver
- high-active transparent
T 11900 1900 9 10 1 0 0 0 2
Q Stage:
- inverter
T 13300 1700 9 10 1 0 0 0 3
QN Stage:
- (inverting) tri-state driver
- low-active transparent
N 9900 7800 10000 7800 4
N 10000 6300 10000 8700 4
N 9900 6300 10000 6300 4
N 14700 7800 14800 7800 4
N 14800 6300 14800 8700 4
N 14700 6300 14800 6300 4
N 14700 3300 14800 3300 4
N 14800 2400 14800 4800 4
N 14700 4800 14800 4800 4
N 12200 6800 12200 8700 4
N 12300 6300 12400 6300 4
N 12400 6300 12400 8700 4
N 12200 4300 12200 2400 4
N 12300 4800 12400 4800 4
N 12400 4800 12400 2400 4
N 9900 3300 10000 3300 4
N 10000 2400 10000 4800 4
N 9900 4800 10000 4800 4
C 4400 4300 1 0 1 asic-nmos-1.sym
{
T 3000 5100 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 3700 5100 5 10 1 1 0 6 1
refdes=M5
T 3800 4900 5 8 1 1 0 6 1
model-name=nmos4
T 4000 4600 5 8 1 0 0 6 1
w='2*Wmin'
T 3700 4400 5 8 1 0 0 6 1
l=1u
}
C 4400 5800 1 0 1 asic-pmos-1.sym
{
T 3000 6600 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 3500 6600 5 10 1 1 0 6 1
refdes=M3
T 3500 6400 5 8 1 1 0 6 1
model-name=pmos4
T 3500 6100 5 8 1 0 0 6 1
w='2*g*Wmin'
T 3500 5900 5 8 1 0 0 6 1
l=1u
}
N 4400 6300 4700 6300 4
N 4700 6300 4700 4800 4
{
T 4800 4900 5 10 1 1 0 0 1
netname=E0
}
N 4700 4800 4400 4800 4
N 2600 4800 3700 4800 4
N 3200 4800 3200 2400 4
N 3800 5800 3800 5600 4
N 2700 7800 2700 8700 4
N 3700 6300 3600 6300 4
N 3600 6300 3600 8700 4
N 3800 5300 3800 5600 4
C 1900 4300 1 0 0 asic-nmos-1.sym
{
T 3300 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 2700 5100 5 10 1 1 0 0 1
refdes=M4
T 2700 4900 5 8 1 1 0 0 1
model-name=nmos4
T 2500 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 2700 4400 5 8 1 0 0 0 1
l=1u
}
N 2500 5300 2500 7300 4
N 2500 4100 2500 4300 4
N 2500 4100 3800 4100 4
N 3800 4100 3800 4300 4
N 3000 3800 3000 4100 4
C 1300 5000 1 270 0 spice-subcircuit-IO-1.sym
{
T 1700 4900 5 10 1 1 90 0 1
refdes=P3
}
N 1900 4800 1600 4800 4
T 1700 4900 5 10 1 1 0 0 1
netname=E1
C 4400 7300 1 0 1 asic-pmos-1.sym
{
T 3000 8100 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 3600 8100 5 10 1 1 0 6 1
refdes=M2
T 3800 7900 5 8 1 1 0 6 1
model-name=pmos4
T 4000 7600 5 8 1 0 0 6 1
w='2*g*Wmin'
T 3600 7400 5 8 1 0 0 6 1
l=1u
}
N 3700 7800 3600 7800 4
N 3800 8300 3800 8700 4
N 3800 7300 3800 6800 4
N 4600 7800 4400 7800 4
{
T 4400 7900 5 10 1 1 0 0 1
netname=E1
}
