{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 22:04:10 2016 " "Info: Processing started: Thu Dec 08 22:04:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Info: Found entity 1: reg1bit" {  } { { "reg1bit.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/reg1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmult.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file transmult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 transmult " "Info: Found entity 1: transmult" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Info: Found entity 1: MAC" {  } { { "MAC.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/MAC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Info: Found entity 1: reg8bit" {  } { { "reg8bit.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/reg8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg96bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg96bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg96bit " "Info: Found entity 1: reg96bit" {  } { { "reg96bit.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/reg96bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file demux1to12.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1to12 " "Info: Found entity 1: demux1to12" {  } { { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/demux1to12.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "demux1to12_16bit demux1to12_16bit.v(3) " "Warning (10238): Verilog Module Declaration warning at demux1to12_16bit.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"demux1to12_16bit\"" {  } { { "demux1to12_16bit.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/demux1to12_16bit.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to12_16bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file demux1to12_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1to12_16bit " "Info: Found entity 1: demux1to12_16bit" {  } { { "demux1to12_16bit.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/demux1to12_16bit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bit " "Info: Found entity 1: reg16bit" {  } { { "reg16bit.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/reg16bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg160bitFinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg160bitFinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg160bitFinal " "Info: Found entity 1: reg160bitFinal" {  } { { "reg160bitFinal.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/reg160bitFinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg96bitV.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg96bitV.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg96bitV " "Info: Found entity 1: reg96bitV" {  } { { "reg96bitV.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/reg96bitV.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAC_Checker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAC_Checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_Checker " "Info: Found entity 1: MAC_Checker" {  } { { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/MAC_Checker.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MACV.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MACV.v" { { "Info" "ISGN_ENTITY_NAME" "1 MACV " "Info: Found entity 1: MACV" {  } { { "MACV.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/MACV.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dontCareFilter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dontCareFilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dontCareFilter " "Info: Found entity 1: dontCareFilter" {  } { { "dontCareFilter.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/dontCareFilter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg160bitV.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg160bitV.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg160bitV " "Info: Found entity 1: reg160bitV" {  } { { "reg160bitV.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/reg160bitV.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pos_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_delay " "Info: Found entity 1: pos_delay" {  } { { "pos_delay.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/pos_delay.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "transmult " "Info: Elaborating entity \"transmult\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst3 " "Warning: Primitive \"GND\" of instance \"inst3\" not used" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { -24 1488 1520 8 "inst3" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst1 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst1\"" {  } { { "transmult.bdf" "inst1" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { 392 872 968 472 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst1\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst1\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux2:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst1\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux2:inst1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3fc " "Info: Found entity 1: mux_3fc" {  } { { "db/mux_3fc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/db/mux_3fc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3fc lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_3fc:auto_generated " "Info: Elaborating entity \"mux_3fc\" for hierarchy \"lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_3fc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_delay pos_delay:inst10 " "Info: Elaborating entity \"pos_delay\" for hierarchy \"pos_delay:inst10\"" {  } { { "transmult.bdf" "inst10" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { 416 736 848 512 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst2 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst2\"" {  } { { "transmult.bdf" "inst2" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { 392 96 336 680 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_clr controller.v(47) " "Warning (10036): Verilog HDL or VHDL warning at controller.v(47): object \"mem_clr\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cf_load controller.v(51) " "Warning (10235): Verilog HDL Always Construct warning at controller.v(51): variable \"cf_load\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MAC_Reset1 controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"MAC_Reset1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MAC_Reset2 controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"MAC_Reset2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "demuxto12_sel controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"demuxto12_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_select1 controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"mux_select1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_select2 controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"mux_select2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_select3 controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"mux_select3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "demux16bit_sel1 controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"demux16bit_sel1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "demux16bit_sel2 controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"demux16bit_sel2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_mux_sel controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"final_mux_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg96_ld controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"reg96_ld\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg106_ld controller.v(35) " "Warning (10240): Verilog HDL Always Construct warning at controller.v(35): inferring latch(es) for variable \"reg106_ld\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_clr controller.v(6) " "Warning (10034): Output port \"output_clr\" at controller.v(6) has no driver" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_clr controller.v(6) " "Warning (10034): Output port \"mem_clr\" at controller.v(6) has no driver" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg106_ld controller.v(35) " "Info (10041): Inferred latch for \"reg106_ld\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg96_ld controller.v(35) " "Info (10041): Inferred latch for \"reg96_ld\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_mux_sel\[0\] controller.v(35) " "Info (10041): Inferred latch for \"final_mux_sel\[0\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_mux_sel\[1\] controller.v(35) " "Info (10041): Inferred latch for \"final_mux_sel\[1\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_mux_sel\[2\] controller.v(35) " "Info (10041): Inferred latch for \"final_mux_sel\[2\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_mux_sel\[3\] controller.v(35) " "Info (10041): Inferred latch for \"final_mux_sel\[3\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux16bit_sel2\[0\] controller.v(35) " "Info (10041): Inferred latch for \"demux16bit_sel2\[0\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux16bit_sel2\[1\] controller.v(35) " "Info (10041): Inferred latch for \"demux16bit_sel2\[1\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux16bit_sel2\[2\] controller.v(35) " "Info (10041): Inferred latch for \"demux16bit_sel2\[2\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux16bit_sel1\[0\] controller.v(35) " "Info (10041): Inferred latch for \"demux16bit_sel1\[0\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux16bit_sel1\[1\] controller.v(35) " "Info (10041): Inferred latch for \"demux16bit_sel1\[1\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demux16bit_sel1\[2\] controller.v(35) " "Info (10041): Inferred latch for \"demux16bit_sel1\[2\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select3\[0\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select3\[0\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select3\[1\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select3\[1\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select3\[2\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select3\[2\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select3\[3\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select3\[3\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select2\[0\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select2\[0\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select2\[1\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select2\[1\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select2\[2\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select2\[2\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select2\[3\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select2\[3\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select1\[0\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select1\[0\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select1\[1\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select1\[1\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select1\[2\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select1\[2\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select1\[3\] controller.v(35) " "Info (10041): Inferred latch for \"mux_select1\[3\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demuxto12_sel\[0\] controller.v(35) " "Info (10041): Inferred latch for \"demuxto12_sel\[0\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demuxto12_sel\[1\] controller.v(35) " "Info (10041): Inferred latch for \"demuxto12_sel\[1\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demuxto12_sel\[2\] controller.v(35) " "Info (10041): Inferred latch for \"demuxto12_sel\[2\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "demuxto12_sel\[3\] controller.v(35) " "Info (10041): Inferred latch for \"demuxto12_sel\[3\]\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAC_Reset2 controller.v(35) " "Info (10041): Inferred latch for \"MAC_Reset2\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAC_Reset1 controller.v(35) " "Info (10041): Inferred latch for \"MAC_Reset1\" at controller.v(35)" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux3.tdf 1 1 " "Warning: Using design file lpm_mux3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux3 lpm_mux3:inst12 " "Info: Elaborating entity \"lpm_mux3\" for hierarchy \"lpm_mux3:inst12\"" {  } { { "transmult.bdf" "inst12" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { -200 1896 2072 -120 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux3:inst12\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux3:inst12\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux3.tdf" "lpm_mux_component" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux3:inst12\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux3:inst12\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux3.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux3:inst12\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux3:inst12\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux3.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pgc " "Info: Found entity 1: mux_pgc" {  } { { "db/mux_pgc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/db/mux_pgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pgc lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated " "Info: Elaborating entity \"mux_pgc\" for hierarchy \"lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.tdf 1 1 " "Warning: Using design file lpm_mux1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst13 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst13\"" {  } { { "transmult.bdf" "inst13" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { -280 1664 1848 -24 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "lpm_mux_component" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux1:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux1.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux1.tdf" 60 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst13\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux1:inst13\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 12 " "Info: Parameter \"LPM_SIZE\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux1.tdf" 60 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5ge.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5ge " "Info: Found entity 1: mux_5ge" {  } { { "db/mux_5ge.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/db/mux_5ge.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5ge lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_5ge:auto_generated " "Info: Elaborating entity \"mux_5ge\" for hierarchy \"lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_5ge:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1to12_16bit demux1to12_16bit:inst11 " "Info: Elaborating entity \"demux1to12_16bit\" for hierarchy \"demux1to12_16bit:inst11\"" {  } { { "transmult.bdf" "inst11" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { -256 1112 1376 0 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:inst4 " "Info: Elaborating entity \"MAC\" for hierarchy \"MAC:inst4\"" {  } { { "transmult.bdf" "inst4" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { -240 816 1024 -112 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_Checker MAC:inst4\|MAC_Checker:inst1 " "Info: Elaborating entity \"MAC_Checker\" for hierarchy \"MAC:inst4\|MAC_Checker:inst1\"" {  } { { "MAC.bdf" "inst1" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/MAC.bdf" { { 144 744 952 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.tdf 1 1 " "Warning: Using design file lpm_add_sub0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 MAC:inst4\|lpm_add_sub0:inst6 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"MAC:inst4\|lpm_add_sub0:inst6\"" {  } { { "MAC.bdf" "inst6" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/MAC.bdf" { { 104 504 664 200 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "lpm_add_sub_component" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lpm_add_sub0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_add_sub0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mult0.tdf 1 1 " "Warning: Using design file lpm_mult0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Info: Found entity 1: lpm_mult0" {  } { { "lpm_mult0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mult0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult0 MAC:inst4\|lpm_mult0:inst " "Info: Elaborating entity \"lpm_mult0\" for hierarchy \"MAC:inst4\|lpm_mult0:inst\"" {  } { { "MAC.bdf" "inst" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/MAC.bdf" { { 88 -8 160 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.tdf" "lpm_mult_component" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mult0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mult0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Info: Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT MAXIMIZE_SPEED=5 " "Info: Parameter \"LPM_HINT\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mult0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mult0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lpm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_lpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lpm " "Info: Found entity 1: mult_lpm" {  } { { "db/mult_lpm.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/db/mult_lpm.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lpm MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated " "Info: Elaborating entity \"mult_lpm\" for hierarchy \"MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst7 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst7\"" {  } { { "transmult.bdf" "inst7" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { -360 496 664 -120 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux0.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux0.tdf" 59 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst7\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst7\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 12 " "Info: Parameter \"LPM_SIZE\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/lpm_mux0.tdf" 59 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ugc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ugc " "Info: Found entity 1: mux_ugc" {  } { { "db/mux_ugc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/db/mux_ugc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ugc lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated " "Info: Elaborating entity \"mux_ugc\" for hierarchy \"lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1to12 demux1to12:inst " "Info: Elaborating entity \"demux1to12\" for hierarchy \"demux1to12:inst\"" {  } { { "transmult.bdf" "inst" { Schematic "C:/Users/Alex Saladna/Desktop/speed/matrix_mult/transmult.bdf" { { -224 -192 48 32 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_1\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_2\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_3\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_4\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_1\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_2\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_3\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_4\"" {  } {  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1 " "Info: Instantiated megafunction \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|addcore:adder MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|addcore:adder\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:oflow_node MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|altshift:result_ext_latency_ffs MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|altshift:carry_ext_latency_ffs MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2 " "Info: Instantiated megafunction \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\|addcore:adder MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\|addcore:adder\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\|addcore:adder\|a_csnbuffer:oflow_node MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\|addcore:adder\|a_csnbuffer:result_node MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\|altshift:result_ext_latency_ffs MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3 " "Info: Instantiated megafunction \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\|addcore:adder MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\|addcore:adder\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:oflow_node MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\|altshift:result_ext_latency_ffs MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4 " "Info: Instantiated megafunction \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\|addcore:adder MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\|addcore:adder\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\|addcore:adder\|a_csnbuffer:oflow_node MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\|addcore:adder\|a_csnbuffer:result_node MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\|altshift:result_ext_latency_ffs MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4 " "Info: Elaborated megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MAC:inst5\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|lpm_add_sub:op_4\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 23 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 22:04:11 2016 " "Info: Processing ended: Thu Dec 08 22:04:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
