// Seed: 1852320298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_5 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd77
) (
    input tri _id_0,
    output wand id_1
    , id_4,
    output supply1 id_2
);
  assign (pull1, pull0) id_1 = id_4[1] << id_0;
  wire [id_0 : 1] id_5;
  for (id_6 = -1; id_6; id_6 = id_5) begin : LABEL_0
    wire id_7;
    wire id_8;
  end
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
