<!doctype html>
<html lang="en-US" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>4.1 闩锁效应</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/4_1_闩锁效应.html-63852bd3.js"><link rel="modulepreload" href="/assets/image-9_copy-868c78d5.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/4_1_闩锁效应.html-4b0c3f4a.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">Skip to main content</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Project"><span class="title"><!---->Project</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/intro/"><!---->Introduction<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/plan/"><!---->Our Plan<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/team/"><!---->Team Member<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Training"><span class="title"><!---->Training</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/"><!---->EDA Basic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>Water-Drop<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA Practice<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/others/"><!---->Other Training<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Toolchain"><span class="title"><!---->Toolchain</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-platform/"><!---->iEDA Infrastructure<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-tools/"><!---->iEDA Toolchain<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/auto-scripts/"><!---->Flow Scripts<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Intelligence"><span class="title"><!---->Intelligence</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/ibm/"><!---->iBM Dataset<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-model/"><!---->AiEDA Models<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-framework/"><!---->AiEDA Framework<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Research"><span class="title"><!---->Research</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/subjects/"><!---->Academic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/tasks/"><!---->Development<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/achieves/"><!---->Achievement<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Activities"><span class="title"><!---->Activities</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/conferences/"><!---->Conference<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/communication/"><!---->Tutorial<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/contests/"><!---->Contest<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/tape-out/"><!---->Tape-out<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Publicity"><span class="title"><!---->Publicity</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/news/"><!---->News<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/collaborate/"><!---->Cooperation<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/recruit/"><!---->Job Description<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/connection.html"><!---->Contact Us<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="Select language"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/train/eda/chip-circuit/Part_4-chip_concepts/4_1_%E9%97%A9%E9%94%81%E6%95%88%E5%BA%94.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_1_%E9%97%A9%E9%94%81%E6%95%88%E5%BA%94.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="Search"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">Search</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/en/train/eda/"><!---->EDA Basic<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Chips and Circuits</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Basics</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Standard File Formats</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Process</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Chip Design Concepts</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_1_%E9%97%A9%E9%94%81%E6%95%88%E5%BA%94.html"><!---->4.1 闩锁效应<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_1_%E9%97%A9%E9%94%81%E6%95%88%E5%BA%94.html#_1-闩锁产生机制"><!---->(1) 闩锁产生机制<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_1_%E9%97%A9%E9%94%81%E6%95%88%E5%BA%94.html#_2-scr结构的形成"><!---->（2）SCR结构的形成<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_1_%E9%97%A9%E9%94%81%E6%95%88%E5%BA%94.html#_1-闩锁的触发机制"><!---->（1）闩锁的触发机制<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_1_%E9%97%A9%E9%94%81%E6%95%88%E5%BA%94.html#_2-闩锁的预防"><!---->（2）闩锁的预防<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_2_IR%E9%99%8D%E5%8E%8B%E5%88%86%E6%9E%90.html"><!---->4.2 IR压降分析<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_3_%E5%A4%A9%E7%BA%BF%E6%95%88%E5%BA%94.html"><!---->4.3 天线效应<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_4_VLSI%E8%AE%BE%E8%AE%A1%E4%B8%AD%E7%9A%84%E7%94%B5%E8%BF%81%E7%A7%BB%E6%95%88%E5%BA%94.html"><!---->4.4 电迁移效应<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_5_VLSI%E4%B8%AD%E7%9A%84%E4%BF%A1%E5%8F%B7%E5%AE%8C%E6%95%B4%E6%80%A7%E5%92%8C%E4%B8%B2%E6%89%B0%E6%95%88%E5%BA%94.html"><!---->4.5 信号完整性与串扰效应<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_6_%E4%BA%A4%E5%8F%89%E5%B9%B2%E6%89%B0%E5%99%AA%E5%A3%B0%E5%92%8C%E4%BA%A4%E5%8F%89%E5%B9%B2%E6%89%B0%E5%BB%B6%E8%BF%9F.html"><!---->4.6 Crosstalk<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_7_%E7%89%A9%E7%90%86%E8%AE%BE%E8%AE%A1%E4%B8%AD%E7%9A%84OCV.html"><!---->4.7 理解和应对OCV<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_8_%E5%9C%A8VLSI%E4%B8%AD%E7%9A%84OCV%E3%80%81AOCV%E5%92%8CPOCV%EF%BC%9A%E4%B8%80%E9%A1%B9%E6%AF%94%E8%BE%83%E5%88%86%E6%9E%90.html"><!---->4.8 OCV、AOCV和POCV对比<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Standard Cells</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">EDA Problems and Model</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Algorithms and Data Structures</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/water_drop/"><!---->Water-drop Plan<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/practice/"><!---->iEDA Practice<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/others/"><!---->Other Training<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->4.1 闩锁效应</h1><div class="page-info"><span class="page-author-info" aria-label="Author🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="Writing Date📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-08-08T15:41:54.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="Reading Time⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>About 12 min</span><meta property="timeRequired" content="PT12M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><p>闩锁效应用一句话来讲，即：如果芯片中出现了某种寄生结构，某种触发机制会使得电源轨之间形成低阻抗路径，从而形成的大电流损坏正常的电路功能部分。PNPN结构是形成闩锁效应的一种寄生结构，但归根到底，罪魁祸首是PNP、NPN组成的SCR（Silicon Controlled Rectifier）结构。接下来，将从SCR结构出发，讲述闩锁效应的形成以及预防。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image.png" alt="6" style="zoom:80%;"><h2 style="font-size:16px;">图1 左侧：PNPN结构；右侧：SCR结构</h2></div><h1 id="_1-预备知识-三极管" tabindex="-1"><a class="header-anchor" href="#_1-预备知识-三极管" aria-hidden="true">#</a> 1 预备知识：三极管</h1><p>对三极管原理很熟悉的同学，可以跳过这一节。<strong>三极管的作用：实现小电流控制大电流。</strong></p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-7.png" alt="6" style="zoom:50%;"><h2 style="font-size:16px;">图2 NPN型三极管与PNP型三极管</h2></div><p>如下图所示，这是一个NPN型三极管。N型半导体有很多空穴，P型半导体有很多自由电子。此三极管形成了两个PN结，无论通哪个方向的电，三极管都会截止。可以将左侧N型半导体称为发射区，中间P型半导体称为基区，右侧N型半导体称为基电区。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-3.png" alt="6" style="zoom:30%;"><h2 style="font-size:16px;">图3 NPN型半导体</h2></div><p>向E发射区和B基区通电，E发射区的少部分电子与B基区空穴复合，形成基极电流。大部分电子会吸引到集电区，形成集电电流，也就是三极管的输出电流。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-6.png" alt="6" style="zoom:30%;"><h2 style="font-size:16px;">图4 三极管的导通</h2></div><p>更多三极管的知识，可点击<a href="https://blog.csdn.net/chenhuanqiangnihao/article/details/112979214" target="_blank" rel="noopener noreferrer">这里<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a>查看文字，或者点击<a href="https://www.bilibili.com/video/BV1kv411574Y/?spm_id_from=333.337.search-card.all.click&amp;vd_source=2ac617c241afd7f9774b0add4e647179" target="_blank" rel="noopener noreferrer">这里<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a>查看视频。</p><h1 id="_2-预备知识-晶闸管" tabindex="-1"><a class="header-anchor" href="#_2-预备知识-晶闸管" aria-hidden="true">#</a> 2 预备知识：晶闸管</h1><p>像三极管或者mos管，输入高电平时则导通，撤离高电平则截止。但是对于晶闸管，输入高电平时导通，撤离时依然导通。产生闩锁效应的SCR（可控硅整流管）是晶闸管中的一种，属于半控器件。因此，<strong>可控硅可以控制电路的导通，却不能控制电路的关断。</strong> 对晶闸管熟悉的可跳过这节。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-10.png" alt="6" style="zoom:30%;"><h2 style="font-size:16px;">图5 SCR的结构</h2></div><p>PNPN结构相当于将三极管PNP结构与三极管NPN结构连接在一起。图5右侧即为PNPN的等效电路符号。 当在G极接入电压，Q2导通，Q1的B极电流形成回路，Q1导通，C极输出的电流使B极形成回路，而不依赖G极的接入电压。当G极电压撤离，依靠C极输出电流形成B极回路，Q2依然导通，因此Q1也导通，整个电路依然导通。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-11.png" alt="6" style="zoom:40%;"><h2 style="font-size:16px;">图6 SCR原理</h2></div><p>需要注意，A极称为阳极，K极称为阴极，G极称为控制极。</p><h1 id="_3-闩锁是如何形成的" tabindex="-1"><a class="header-anchor" href="#_3-闩锁是如何形成的" aria-hidden="true">#</a> 3 闩锁是如何形成的</h1><h2 id="_1-闩锁产生机制" tabindex="-1"><a class="header-anchor" href="#_1-闩锁产生机制" aria-hidden="true">#</a> (1) 闩锁产生机制</h2><div style="text-align:center;"><img src="/res/images/train_eda_4/image-1.png" alt="6" style="zoom:50%;"><h2 style="font-size:16px;">图7 闩锁产生机制</h2></div><p>此时的SCR是寄生的结构，非设计生成的。可以看出它是由PNP型三极管和NPN型三极管组成的，正常情况下处于关断状态。G极上的毛刺触发使得SCR进入Latchup，相当于在NPN三极管形成E区与B区的基极电流，根据三极管特性，形成集电电流，Q2打开。同理打开Q1。</p><p><strong>流程：</strong></p><p>Q2的G极电流注入Q2基极 -&gt; Q1基极射极产生电流 -&gt; Q1打开 -&gt; 更多的电流注入Q2基极 -&gt; 形成正反馈 -&gt; Q1Q2饱和。一旦触发Latchup，即使去掉G极上的信号也不会退出Latchup状态。</p><p><strong>推出机制：</strong></p><p>要退出Latchup，要么SCR两端的电压减小到某个值，要么流过的电流小于IH</p><h2 id="_2-scr结构的形成" tabindex="-1"><a class="header-anchor" href="#_2-scr结构的形成" aria-hidden="true">#</a> （2）SCR结构的形成</h2><div style="text-align:center;"><img src="/res/images/train_eda_4/image-2.png" alt="6" style="zoom:50%;"><h2 style="font-size:16px;">图8 SCR结构的形成</h2></div><p>在CMOS（互补金属氧化物半导体）电路内部，会形成两个寄生的BJT（双极晶体管），并以一种这样的方式连接起来，使得这些BJT形成一个PNPN器件或SCR（可控硅）或晶闸管。</p><p>如上图所示，在n型井上形成了一个pMOS器件，而在p基片区域形成了一个nMOS器件。如果我们看到pMOS器件的源或漏极下方的区域，源或漏极是通过P+植入形成的，然后是n型井，再下面是p基片。因此，在这里形成了一个寄生的PNP BJT，其发射极是pMOS的源极，基极是n型井，集电极是p基片。类似地，在nMOS器件附近形成了一个寄生的NPN BJT，其发射极是nMOS的源极，基极是p基片，集电极是n型井。</p><p>这两个BJT以一种使它们形成PNPN器件的方式相互连接。PNP BJT的基极连接到NPN BJT的集电极，而NPN BJT的基极连接到NPN BJT的集电极。</p><p>PNPN器件通常处于关闭状态，并且通过它的电流非常小或没有。但是一旦PNPN器件由其门信号触发，就会开始有大电流通过它，并且即使去除了门信号，它也会继续流动。下图显示了PNPN器件的端子和特性。</p><p><strong>总结：</strong></p><p>Q1和Q2都不是设计出来的，而是寄生形成的：</p><ul><li>寄生Q2 NPN的形成：P衬底是基极，N+阱是射极，其他不相关的N+阱是集电极</li><li>寄生Q1 PNP的形成：N+阱是基极，P+是射极，P衬底是集电极</li><li>SCR被触发后，VDD提供电流，电流不加限制，会损坏芯片</li></ul><p>更多闩锁知识，可点击<a href="https://teamvlsi.com/2020/05/latch-up-is-in-cmos-design.html" target="_blank" rel="noopener noreferrer">这里<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a>查看文字，或点击<a href="https://www.bilibili.com/video/BV19K411Q7VK/?spm_id_from=333.788&amp;vd_source=2ac617c241afd7f9774b0add4e647179" target="_blank" rel="noopener noreferrer">这里<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a>查看视频。</p><h1 id="_2-闩锁的触发机制及预防" tabindex="-1"><a class="header-anchor" href="#_2-闩锁的触发机制及预防" aria-hidden="true">#</a> 2 闩锁的触发机制及预防</h1><h2 id="_1-闩锁的触发机制" tabindex="-1"><a class="header-anchor" href="#_1-闩锁的触发机制" aria-hidden="true">#</a> （1）闩锁的触发机制</h2><p>数字芯片：输入输出管脚上的正脉冲或负脉冲信号，超过电源轨一个二极管压差时，有可能会发生闩锁。</p><p>模拟芯片：像放大器，在输入超过供电轨，或电源上电不同时，会发生门锁。</p><p>CMOS内部形成的PNPN器件可以通过各种方式触发。一旦PNPN器件通过任何方式被触发，Latch-up事件就会开始。以下是一些主要原因。</p><ul><li>输出端口的噪声</li><li>静电放电（ESD）事件</li><li>电离辐射</li></ul><p>假设由于噪声，输出电压已经超出了VDD，那么它将正向偏置pMOS的漏极和n型井之间的晶体管。一旦这个结正向偏置，P+区域就会开始向n型井注入空穴，这些空穴将被nMOS的body接触收集，因为它连接到GND。因此，这个事件将导致从pMOS的漏极到nMOS的body流动电流。由于上述电流的流动，nMOS的源端和其下面的基片之间将产生电压降。它将正向偏置nMOS的源和基片之间的pn结。这将再次开始从N+源向基片注入电子，这些电子将被连接到VDD的pMOS的body端收集，如红色虚线所示。因此，最终将启动一个链，接下来pMOS的源端和n型井将被正向偏置。以此方式，这两个二极管都被打开并形成了latch-up。</p><p>类似地，如果输出电压低于VDD，首先nMOS的漏极和基片之间的结将被正向偏置，然后它会使pMOS的源和n型井之间的结正向偏置，进一步使nMOS的源和基片之间的结正向偏置，这将使得两个BJT都打开并产生latch-up。</p><h2 id="_2-闩锁的预防" tabindex="-1"><a class="header-anchor" href="#_2-闩锁的预防" aria-hidden="true">#</a> （2）闩锁的预防</h2><p>在讨论Latch-up问题的预防技术之前，让我们首先回顾Latch-up问题的关键因素。以下两个因素对Latch-up问题至关重要。</p><ul><li>n-well和p-substrate的高电阻</li><li>β1 x β2 &gt; 1</li></ul><div style="text-align:center;"><img src="/res/images/train_eda_4/image_copy.png" alt="ASIC Flow" width="500"><h5>图9 Latch-up的形成</h5></div><p>图9显示了导致Latch-up的寄生BJT形成。n-well和p-substrate的电阻可以通过增加掺杂来减少，但这会严重降低器件性能。但是，我们可以减小寄生BJT的增益（β），从而防止Latch-up问题。一些流行的Latch-up预防技术如下。</p><ul><li>防护环</li><li>井接地单元</li><li>隔离沟槽</li><li>外延层</li><li>逆向井掺杂</li><li>外延层和逆向井掺杂的组合</li><li>mFDSOI技术</li><li>ESD保护技术</li></ul><p><strong>1. 防护环：</strong></p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-1_copy.png" alt="ASIC Flow" width="500"><h5>图10 防护环</h5></div><p>如果输出电压低于VSS，并且nMOS的漏极与p-substrate之间的二极管变为正向偏置，那么来自漏极的电子开始注入到substrate中，并被pMOS的body收集。这会导致一个与电子流方向相反的电流。最终触发图9中所示的Qp晶体管。为了打破这种链条，在n-well中添加两组n+注入物，同时在p-substrate上添加p+注入物，如图8所示。这些将收集从nMOS漏极注入的电子，并阻止来自nMOS漏极流向pMOS body的电流。这样就阻止了触发Qp BJT。</p><p>类似地，如果输出电压高于VDD，并且pMOS的漏极开始向n-well注入空穴并被nMOS的body收集，那么会触发Qn BJT。但是通过添加防护环，这些空穴将被防护环收集，并阻止Latch-up。</p><p><strong>2. 井接地单元：</strong></p><p>在无接地标准单元设计中，为了防止Latch-up，我们需要将n-well接地到VDD，将p-sub接地到VSS。这些井接地单元将n-well接地到VDD，p-sub接地到VSS。图11显示了无接地单元和有接地单元的横截面，图12显示了井接地单元和无接地标准单元的布局。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-2_copy.png" alt="ASIC Flow" width="500"><h5>图11 井接地电池和无接地电池的横截面</h5></div><div style="text-align:center;"><img src="/res/images/train_eda_4/image-3_copy.png" alt="ASIC Flow" width="300"><h5>图12 无接地电池和井接地电池的布局</h5></div><p>井接地电池按照技术库中定义的最大距离规则，在标准单元行中以固定间隔放置。</p><p><strong>3. 氧化物沟槽隔离：</strong></p><p>在这种技术中，nMOS和pMOS使用埋氧化物和氧化物沟槽进行隔离。深处创建水平埋氧化物，然后创建垂直氧化物沟槽，并将两者连接在一起以分隔n-well和p-substrate。氧化物沟槽是绝缘体，因此氧化物沟槽阻止了PNPN器件的形成。图13显示了氧化物沟槽隔离的横截面。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-4_copy.png" alt="ASIC Flow" width="500"><h5>图13 沟槽隔离的横截面</h5></div><p><strong>4. 外延层：</strong></p><p>在这种技术中，低掺杂的p-外延层（称为P-）生长在P-substrate（称为P+）上。P-外延层为少数载流子提供低阻抗路径，可防止Latch-up触发。这种技术也称为P on P+。图14显示了CMOS使用外延层的横截面。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-5_copy.png" alt="ASIC Flow" width="500"><h5>图14 使用外延层的CMOS的横截面</h5></div><p>这项技术的唯一问题是，生长外延层是一个复杂的过程。另一种替代方法是可以使用外延晶片来实现这一目的。</p><p><strong>5. 逆向井掺杂：</strong></p><p>在正常的n-well掺杂过程中，掺杂浓度在表面最高，随着井深度的增加而降低。但是在逆向井掺杂过程中，对掺杂浓度在深度上有非常精确的控制，我们在n-well的深处有峰值掺杂浓度，而不是在表面。图15显示了正常掺杂和逆向井掺杂的掺杂剖面。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-7_copy.png" alt="ASIC Flow" width="500"><h5>图15 逆梯度井掺杂的掺杂剖面</h5></div><p>逆向井掺杂是在正常n-well底部进行的，如图16所示。该区域具有高掺杂浓度，并且创建了一个低电阻路径。取自N+掺杂的body连接延伸到这个高掺杂区域。因此，在n-well下方形成了一个低电阻路径，阻止了PNPN器件的触发。图16显示了逆向井掺杂的横截面。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-8_copy.png" alt="ASIC Flow" width="500"><h5>图16 逆梯度井掺杂的CMOS</h5></div><p><strong>6. 外延层和逆向井掺杂的组合：</strong><br> 我们可以将外延层和逆向井掺杂两种技术结合使用，这也是一种非常有效的防止Latch-up问题的方法，但是该过程稍微复杂。</p><p><strong>7. SOI技术：</strong><br> 在SOI（绝缘体硅）技术中，氧化物层位于源漏掺杂下方，并阻止寄生BJTs的形成。因此，SOI技术完全消除了Latch-up问题。图17显示了SOI技术中的CMOS的横截面。</p><div style="text-align:center;"><img src="/res/images/train_eda_4/image-9_copy.png" alt="ASIC Flow" width="500"><h5>图17 SOI技术中的CMOS</h5></div><p>我们可以将外延层和逆向井掺杂两种技术结合使用，这也是一种非常有效的防止Latch-up问题的方法，但是该过程稍微复杂。</p><p>这些是在CMOS技术中防止Latch-up的方法。每种技术都有其优缺点。</p><p>需要注意的是：</p><ol><li>闩锁不一定只发生在电源轨之间。只要寄生结构存在，就有可能发生门锁。</li><li>不止CMOS工艺会有Latch Up问题，bipolar也会有。只要有PNPN结构，就有可能门锁</li></ol><p>更多井栓单元的知识，可以查看第5部分第3节。</p><p>[1] <a href="https://teamvlsi.com/2020/05/latch-up-is-in-cmos-design.html" target="_blank" rel="noopener noreferrer">https://teamvlsi.com/2020/05/latch-up-is-in-cmos-design.html<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a><br> [2] <a href="https://teamvlsi.com/2020/05/latch-up-prevention-in-cmos-design.html" target="_blank" rel="noopener noreferrer">https://teamvlsi.com/2020/05/latch-up-prevention-in-cmos-design.html<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/en/train/eda/chip-circuit/Part_4-chip_concepts/4_1_闩锁效应.md" rel="noopener noreferrer" target="_blank" aria-label="Edit this page on GitHub" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->Edit this page on GitHub<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">Last update: </span><!----></div><div class="contributors"><span class="label">Contributors: </span><!--[--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><!----><a class="vp-link nav-link next" href="/en/train/eda/chip-circuit/Part_4-chip_concepts/4_2_IR%E9%99%8D%E5%8E%8B%E5%88%86%E6%9E%90.html"><div class="hint">Next<span class="arrow end"></span></div><div class="link">4.2 IR压降分析<!----></div></a></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
