// Seed: 12685452
module module_0;
  tri id_1;
  assign id_1 = 1'h0 - id_1;
endmodule
module module_1;
  logic [7:0] id_1;
  wire id_2, id_3, id_4;
  always begin
    id_2 = id_1[""];
  end
  module_0();
  wire id_5;
  assign {"", 1, 1} = 1;
  wire id_6;
  wire id_7;
  reg  id_8;
  always id_8 <= 1;
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3,
    input supply0 id_4
);
endmodule
module module_3 (
    input  uwire   id_0,
    output uwire   id_1,
    output supply1 id_2
);
  assign id_1 = 1'b0;
  module_2(
      id_2, id_0, id_1, id_1, id_0
  );
  wire id_4;
endmodule
