
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>Processor MMIO Stale Data Vulnerabilities &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
    <script src="../../_static/jquery.js"></script>
    <script src="../../_static/underscore.js"></script>
    <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../../_static/doctools.js"></script>
    <script src="../../_static/sphinx_highlight.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Cross-Thread Return Address Predictions" href="cross-thread-rsb.html" />
    <link rel="prev" title="L1D Flushing" href="l1d_flush.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.7.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">A guide to the Kernel Development Process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches: the essential guide to getting your code into the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver implementer's API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Kernel subsystem documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking in the kernel</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Linux kernel licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Kernel Testing Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Kernel Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">The Linux kernel user's and administrator's guide</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../README.html">Linux kernel release 6.x &lt;http://kernel.org/&gt;</a></li>
<li class="toctree-l2"><a class="reference internal" href="../kernel-parameters.html">The kernel's command-line parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../devices.html">Linux allocated devices (4.x+ version)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sysctl/index.html">Documentation for /proc/sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="../abi.html">Linux ABI description</a></li>
<li class="toctree-l2"><a class="reference internal" href="../features.html">Feature status on all architectures</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Hardware vulnerabilities</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="spectre.html">Spectre Side Channels</a></li>
<li class="toctree-l3"><a class="reference internal" href="l1tf.html">L1TF - L1 Terminal Fault</a></li>
<li class="toctree-l3"><a class="reference internal" href="mds.html">MDS - Microarchitectural Data Sampling</a></li>
<li class="toctree-l3"><a class="reference internal" href="tsx_async_abort.html">TAA - TSX Asynchronous Abort</a></li>
<li class="toctree-l3"><a class="reference internal" href="multihit.html">iTLB multihit</a></li>
<li class="toctree-l3"><a class="reference internal" href="special-register-buffer-data-sampling.html">SRBDS - Special Register Buffer Data Sampling</a></li>
<li class="toctree-l3"><a class="reference internal" href="core-scheduling.html">Core Scheduling</a></li>
<li class="toctree-l3"><a class="reference internal" href="l1d_flush.html">L1D Flushing</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Processor MMIO Stale Data Vulnerabilities</a></li>
<li class="toctree-l3"><a class="reference internal" href="cross-thread-rsb.html">Cross-Thread Return Address Predictions</a></li>
<li class="toctree-l3"><a class="reference internal" href="srso.html">Speculative Return Stack Overflow (SRSO)</a></li>
<li class="toctree-l3"><a class="reference internal" href="gather_data_sampling.html">GDS - Gather Data Sampling</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l2"><a class="reference internal" href="../reporting-regressions.html">Reporting regressions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../quickly-build-trimmed-linux.html">How to quickly build a trimmed Linux kernel</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bug-hunting.html">Bug hunting</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bug-bisect.html">Bisecting a bug</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tainted-kernels.html">Tainted kernels</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ramoops.html">Ramoops oops/panic logger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dynamic-debug-howto.html">Dynamic debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="../init.html">Explaining the &quot;No working init found.&quot; boot hang message</a></li>
<li class="toctree-l2"><a class="reference internal" href="../kdump/index.html">Documentation for Kdump - The kexec-based Crash Dumping Solution</a></li>
<li class="toctree-l2"><a class="reference internal" href="../perf/index.html">Performance monitor support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pstore-blk.html">pstore block oops/panic logger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sysfs-rules.html">Rules on how to access information in sysfs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../workload-tracing.html">Discovering Linux kernel subsystems used by a workload</a></li>
<li class="toctree-l2"><a class="reference internal" href="../acpi/index.html">ACPI Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../aoe/index.html">ATA over Ethernet (AoE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../auxdisplay/index.html">Auxiliary Display Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bcache.html">A block layer cache (bcache)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../binderfs.html">The Android binderfs Filesystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../binfmt-misc.html">Kernel Support for miscellaneous Binary Formats (binfmt_misc)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../blockdev/index.html">Block Devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bootconfig.html">Boot Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../braille-console.html">Linux Braille Console</a></li>
<li class="toctree-l2"><a class="reference internal" href="../btmrvl.html">btmrvl driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cgroup-v1/index.html">Control Groups version 1</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cgroup-v2.html">Control Group v2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cifs/index.html">CIFS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../clearing-warn-once.html">Clearing WARN_ONCE</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cpu-load.html">CPU load</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cputopology.html">How CPU topology info is exported via sysfs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dell_rbu.html">Dell Remote BIOS Update driver (dell_rbu)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../device-mapper/index.html">Device Mapper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../edid.html">EDID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../efi-stub.html">The EFI Boot Stub</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ext4.html">ext4 General Information</a></li>
<li class="toctree-l2"><a class="reference internal" href="../filesystem-monitoring.html">File system Monitoring with fanotify</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nfs/index.html">NFS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../gpio/index.html">gpio</a></li>
<li class="toctree-l2"><a class="reference internal" href="../highuid.html">Notes on the change from 16-bit UIDs to 32-bit UIDs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../hw_random.html">Hardware random number generators</a></li>
<li class="toctree-l2"><a class="reference internal" href="../initrd.html">Using the initial RAM disk (initrd)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../iostats.html">I/O statistics fields</a></li>
<li class="toctree-l2"><a class="reference internal" href="../java.html">Java(tm) Binary Kernel Support for Linux v1.03</a></li>
<li class="toctree-l2"><a class="reference internal" href="../jfs.html">IBM's Journaled File System (JFS) for Linux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../kernel-per-CPU-kthreads.html">Reducing OS jitter due to per-cpu kthreads</a></li>
<li class="toctree-l2"><a class="reference internal" href="../laptops/index.html">Laptop Drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lcd-panel-cgram.html">Parallel port LCD/Keypad Panel support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ldm.html">LDM - Logical Disk Manager (Dynamic Disks)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../lockup-watchdogs.html">Softlockup detector and hardlockup detector (aka nmi_watchdog)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../LSM/index.html">Linux Security Module Usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="../md.html">RAID arrays</a></li>
<li class="toctree-l2"><a class="reference internal" href="../media/index.html">Media subsystem admin and user guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mm/index.html">Memory Management</a></li>
<li class="toctree-l2"><a class="reference internal" href="../module-signing.html">Kernel module signing facility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mono.html">Mono(tm) Binary Kernel Support for Linux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../namespaces/index.html">Namespaces</a></li>
<li class="toctree-l2"><a class="reference internal" href="../numastat.html">Numa policy hit/miss statistics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../parport.html">Parport</a></li>
<li class="toctree-l2"><a class="reference internal" href="../perf-security.html">Perf events and tool security</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pm/index.html">Power Management</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pnp.html">Linux Plug and Play Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../rapidio.html">RapidIO Subsystem Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ras.html">Reliability, Availability and Serviceability</a></li>
<li class="toctree-l2"><a class="reference internal" href="../rtc.html">Real Time Clock (RTC) Drivers for Linux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../serial-console.html">Linux Serial Console</a></li>
<li class="toctree-l2"><a class="reference internal" href="../svga.html">Video Mode Selection Support 2.13</a></li>
<li class="toctree-l2"><a class="reference internal" href="../syscall-user-dispatch.html">Syscall User Dispatch</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sysrq.html">Linux Magic System Request Key Hacks</a></li>
<li class="toctree-l2"><a class="reference internal" href="../thermal/index.html">Thermal Subsystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../thunderbolt.html">USB4 and Thunderbolt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ufs.html">Using UFS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../unicode.html">Unicode support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vga-softcursor.html">Software cursor for VGA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../video-output.html">Video Output Switcher Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xfs.html">The SGI XFS Filesystem</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">The kernel build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">User-space tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Open Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">CPU Architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted Documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  sbar.scrollTop = currents[currents.length - 1].offsetTop;
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/admin-guide/hw-vuln/processor_mmio_stale_data.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="processor-mmio-stale-data-vulnerabilities">
<h1>Processor MMIO Stale Data Vulnerabilities<a class="headerlink" href="#processor-mmio-stale-data-vulnerabilities" title="Permalink to this heading">¶</a></h1>
<p>Processor MMIO Stale Data Vulnerabilities are a class of memory-mapped I/O
(MMIO) vulnerabilities that can expose data. The sequences of operations for
exposing data range from simple to very complex. Because most of the
vulnerabilities require the attacker to have access to MMIO, many environments
are not affected. System environments using virtualization where MMIO access is
provided to untrusted guests may need mitigation. These vulnerabilities are
not transient execution attacks. However, these vulnerabilities may propagate
stale data into core fill buffers where the data can subsequently be inferred
by an unmitigated transient execution attack. Mitigation for these
vulnerabilities includes a combination of microcode update and software
changes, depending on the platform and usage model. Some of these mitigations
are similar to those used to mitigate Microarchitectural Data Sampling (MDS) or
those used to mitigate Special Register Buffer Data Sampling (SRBDS).</p>
<section id="data-propagators">
<h2>Data Propagators<a class="headerlink" href="#data-propagators" title="Permalink to this heading">¶</a></h2>
<p>Propagators are operations that result in stale data being copied or moved from
one microarchitectural buffer or register to another. Processor MMIO Stale Data
Vulnerabilities are operations that may result in stale data being directly
read into an architectural, software-visible state or sampled from a buffer or
register.</p>
<section id="fill-buffer-stale-data-propagator-fbsdp">
<h3>Fill Buffer Stale Data Propagator (FBSDP)<a class="headerlink" href="#fill-buffer-stale-data-propagator-fbsdp" title="Permalink to this heading">¶</a></h3>
<p>Stale data may propagate from fill buffers (FB) into the non-coherent portion
of the uncore on some non-coherent writes. Fill buffer propagation by itself
does not make stale data architecturally visible. Stale data must be propagated
to a location where it is subject to reading or sampling.</p>
</section>
<section id="sideband-stale-data-propagator-ssdp">
<h3>Sideband Stale Data Propagator (SSDP)<a class="headerlink" href="#sideband-stale-data-propagator-ssdp" title="Permalink to this heading">¶</a></h3>
<p>The sideband stale data propagator (SSDP) is limited to the client (including
Intel Xeon server E3) uncore implementation. The sideband response buffer is
shared by all client cores. For non-coherent reads that go to sideband
destinations, the uncore logic returns 64 bytes of data to the core, including
both requested data and unrequested stale data, from a transaction buffer and
the sideband response buffer. As a result, stale data from the sideband
response and transaction buffers may now reside in a core fill buffer.</p>
</section>
<section id="primary-stale-data-propagator-psdp">
<h3>Primary Stale Data Propagator (PSDP)<a class="headerlink" href="#primary-stale-data-propagator-psdp" title="Permalink to this heading">¶</a></h3>
<p>The primary stale data propagator (PSDP) is limited to the client (including
Intel Xeon server E3) uncore implementation. Similar to the sideband response
buffer, the primary response buffer is shared by all client cores. For some
processors, MMIO primary reads will return 64 bytes of data to the core fill
buffer including both requested data and unrequested stale data. This is
similar to the sideband stale data propagator.</p>
</section>
</section>
<section id="vulnerabilities">
<h2>Vulnerabilities<a class="headerlink" href="#vulnerabilities" title="Permalink to this heading">¶</a></h2>
<section id="device-register-partial-write-drpw-cve-2022-21166">
<h3>Device Register Partial Write (DRPW) (CVE-2022-21166)<a class="headerlink" href="#device-register-partial-write-drpw-cve-2022-21166" title="Permalink to this heading">¶</a></h3>
<p>Some endpoint MMIO registers incorrectly handle writes that are smaller than
the register size. Instead of aborting the write or only copying the correct
subset of bytes (for example, 2 bytes for a 2-byte write), more bytes than
specified by the write transaction may be written to the register. On
processors affected by FBSDP, this may expose stale data from the fill buffers
of the core that created the write transaction.</p>
</section>
<section id="shared-buffers-data-sampling-sbds-cve-2022-21125">
<h3>Shared Buffers Data Sampling (SBDS) (CVE-2022-21125)<a class="headerlink" href="#shared-buffers-data-sampling-sbds-cve-2022-21125" title="Permalink to this heading">¶</a></h3>
<p>After propagators may have moved data around the uncore and copied stale data
into client core fill buffers, processors affected by MFBDS can leak data from
the fill buffer. It is limited to the client (including Intel Xeon server E3)
uncore implementation.</p>
</section>
<section id="shared-buffers-data-read-sbdr-cve-2022-21123">
<h3>Shared Buffers Data Read (SBDR) (CVE-2022-21123)<a class="headerlink" href="#shared-buffers-data-read-sbdr-cve-2022-21123" title="Permalink to this heading">¶</a></h3>
<p>It is similar to Shared Buffer Data Sampling (SBDS) except that the data is
directly read into the architectural software-visible state. It is limited to
the client (including Intel Xeon server E3) uncore implementation.</p>
</section>
</section>
<section id="affected-processors">
<h2>Affected Processors<a class="headerlink" href="#affected-processors" title="Permalink to this heading">¶</a></h2>
<p>Not all the CPUs are affected by all the variants. For instance, most
processors for the server market (excluding Intel Xeon E3 processors) are
impacted by only Device Register Partial Write (DRPW).</p>
<p>Below is the list of affected Intel processors <a class="footnote-reference brackets" href="#f1" id="id1" role="doc-noteref"><span class="fn-bracket">[</span>1<span class="fn-bracket">]</span></a>:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Common name</p></th>
<th class="head"><p>Family_Model</p></th>
<th class="head"><p>Steppings</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>HASWELL_X</p></td>
<td><p>06_3FH</p></td>
<td><p>2,4</p></td>
</tr>
<tr class="row-odd"><td><p>SKYLAKE_L</p></td>
<td><p>06_4EH</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>BROADWELL_X</p></td>
<td><p>06_4FH</p></td>
<td><p>All</p></td>
</tr>
<tr class="row-odd"><td><p>SKYLAKE_X</p></td>
<td><p>06_55H</p></td>
<td><p>3,4,6,7,11</p></td>
</tr>
<tr class="row-even"><td><p>BROADWELL_D</p></td>
<td><p>06_56H</p></td>
<td><p>3,4,5</p></td>
</tr>
<tr class="row-odd"><td><p>SKYLAKE</p></td>
<td><p>06_5EH</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>ICELAKE_X</p></td>
<td><p>06_6AH</p></td>
<td><p>4,5,6</p></td>
</tr>
<tr class="row-odd"><td><p>ICELAKE_D</p></td>
<td><p>06_6CH</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>ICELAKE_L</p></td>
<td><p>06_7EH</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>ATOM_TREMONT_D</p></td>
<td><p>06_86H</p></td>
<td><p>All</p></td>
</tr>
<tr class="row-even"><td><p>LAKEFIELD</p></td>
<td><p>06_8AH</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>KABYLAKE_L</p></td>
<td><p>06_8EH</p></td>
<td><p>9 to 12</p></td>
</tr>
<tr class="row-even"><td><p>ATOM_TREMONT</p></td>
<td><p>06_96H</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>ATOM_TREMONT_L</p></td>
<td><p>06_9CH</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>KABYLAKE</p></td>
<td><p>06_9EH</p></td>
<td><p>9 to 13</p></td>
</tr>
<tr class="row-odd"><td><p>COMETLAKE</p></td>
<td><p>06_A5H</p></td>
<td><p>2,3,5</p></td>
</tr>
<tr class="row-even"><td><p>COMETLAKE_L</p></td>
<td><p>06_A6H</p></td>
<td><p>0,1</p></td>
</tr>
<tr class="row-odd"><td><p>ROCKETLAKE</p></td>
<td><p>06_A7H</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>If a CPU is in the affected processor list, but not affected by a variant, it
is indicated by new bits in MSR IA32_ARCH_CAPABILITIES. As described in a later
section, mitigation largely remains the same for all the variants, i.e. to
clear the CPU fill buffers via VERW instruction.</p>
</section>
<section id="new-bits-in-msrs">
<h2>New bits in MSRs<a class="headerlink" href="#new-bits-in-msrs" title="Permalink to this heading">¶</a></h2>
<p>Newer processors and microcode update on existing affected processors added new
bits to IA32_ARCH_CAPABILITIES MSR. These bits can be used to enumerate
specific variants of Processor MMIO Stale Data vulnerabilities and mitigation
capability.</p>
<section id="msr-ia32-arch-capabilities">
<h3>MSR IA32_ARCH_CAPABILITIES<a class="headerlink" href="#msr-ia32-arch-capabilities" title="Permalink to this heading">¶</a></h3>
<dl class="simple">
<dt>Bit 13 - SBDR_SSDP_NO - When set, processor is not affected by either the</dt><dd><p>Shared Buffers Data Read (SBDR) vulnerability or the sideband stale
data propagator (SSDP).</p>
</dd>
<dt>Bit 14 - FBSDP_NO - When set, processor is not affected by the Fill Buffer</dt><dd><p>Stale Data Propagator (FBSDP).</p>
</dd>
<dt>Bit 15 - PSDP_NO - When set, processor is not affected by Primary Stale Data</dt><dd><p>Propagator (PSDP).</p>
</dd>
<dt>Bit 17 - FB_CLEAR - When set, VERW instruction will overwrite CPU fill buffer</dt><dd><p>values as part of MD_CLEAR operations. Processors that do not
enumerate MDS_NO (meaning they are affected by MDS) but that do
enumerate support for both L1D_FLUSH and MD_CLEAR implicitly enumerate
FB_CLEAR as part of their MD_CLEAR support.</p>
</dd>
<dt>Bit 18 - FB_CLEAR_CTRL - Processor supports read and write to MSR</dt><dd><p>IA32_MCU_OPT_CTRL[FB_CLEAR_DIS]. On such processors, the FB_CLEAR_DIS
bit can be set to cause the VERW instruction to not perform the
FB_CLEAR action. Not all processors that support FB_CLEAR will support
FB_CLEAR_CTRL.</p>
</dd>
</dl>
</section>
<section id="msr-ia32-mcu-opt-ctrl">
<h3>MSR IA32_MCU_OPT_CTRL<a class="headerlink" href="#msr-ia32-mcu-opt-ctrl" title="Permalink to this heading">¶</a></h3>
<p>Bit 3 - FB_CLEAR_DIS - When set, VERW instruction does not perform the FB_CLEAR
action. This may be useful to reduce the performance impact of FB_CLEAR in
cases where system software deems it warranted (for example, when performance
is more critical, or the untrusted software has no MMIO access). Note that
FB_CLEAR_DIS has no impact on enumeration (for example, it does not change
FB_CLEAR or MD_CLEAR enumeration) and it may not be supported on all processors
that enumerate FB_CLEAR.</p>
</section>
</section>
<section id="mitigation">
<h2>Mitigation<a class="headerlink" href="#mitigation" title="Permalink to this heading">¶</a></h2>
<p>Like MDS, all variants of Processor MMIO Stale Data vulnerabilities  have the
same mitigation strategy to force the CPU to clear the affected buffers before
an attacker can extract the secrets.</p>
<p>This is achieved by using the otherwise unused and obsolete VERW instruction in
combination with a microcode update. The microcode clears the affected CPU
buffers when the VERW instruction is executed.</p>
<p>Kernel reuses the MDS function to invoke the buffer clearing:</p>
<blockquote>
<div><p>mds_clear_cpu_buffers()</p>
</div></blockquote>
<p>On MDS affected CPUs, the kernel already invokes CPU buffer clear on
kernel/userspace, hypervisor/guest and C-state (idle) transitions. No
additional mitigation is needed on such CPUs.</p>
<p>For CPUs not affected by MDS or TAA, mitigation is needed only for the attacker
with MMIO capability. Therefore, VERW is not required for kernel/userspace. For
virtualization case, VERW is only needed at VMENTER for a guest with MMIO
capability.</p>
<section id="mitigation-points">
<h3>Mitigation points<a class="headerlink" href="#mitigation-points" title="Permalink to this heading">¶</a></h3>
<section id="return-to-user-space">
<h4>Return to user space<a class="headerlink" href="#return-to-user-space" title="Permalink to this heading">¶</a></h4>
<p>Same mitigation as MDS when affected by MDS/TAA, otherwise no mitigation
needed.</p>
</section>
<section id="c-state-transition">
<h4>C-State transition<a class="headerlink" href="#c-state-transition" title="Permalink to this heading">¶</a></h4>
<p>Control register writes by CPU during C-state transition can propagate data
from fill buffer to uncore buffers. Execute VERW before C-state transition to
clear CPU fill buffers.</p>
</section>
<section id="guest-entry-point">
<h4>Guest entry point<a class="headerlink" href="#guest-entry-point" title="Permalink to this heading">¶</a></h4>
<p>Same mitigation as MDS when processor is also affected by MDS/TAA, otherwise
execute VERW at VMENTER only for MMIO capable guests. On CPUs not affected by
MDS/TAA, guest without MMIO access cannot extract secrets using Processor MMIO
Stale Data vulnerabilities, so there is no need to execute VERW for such guests.</p>
</section>
</section>
<section id="mitigation-control-on-the-kernel-command-line">
<h3>Mitigation control on the kernel command line<a class="headerlink" href="#mitigation-control-on-the-kernel-command-line" title="Permalink to this heading">¶</a></h3>
<p>The kernel command line allows to control the Processor MMIO Stale Data
mitigations at boot time with the option &quot;mmio_stale_data=&quot;. The valid
arguments for this option are:</p>
<blockquote>
<div><table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>full</p></td>
<td><p>If the CPU is vulnerable, enable mitigation; CPU buffer clearing
on exit to userspace and when entering a VM. Idle transitions are
protected as well. It does not automatically disable SMT.</p></td>
</tr>
<tr class="row-even"><td><p>full,nosmt</p></td>
<td><p>Same as full, with SMT disabled on vulnerable CPUs. This is the
complete mitigation.</p></td>
</tr>
<tr class="row-odd"><td><p>off</p></td>
<td><p>Disables mitigation completely.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>If the CPU is affected and mmio_stale_data=off is not supplied on the kernel
command line, then the kernel selects the appropriate mitigation.</p>
</section>
<section id="mitigation-status-information">
<h3>Mitigation status information<a class="headerlink" href="#mitigation-status-information" title="Permalink to this heading">¶</a></h3>
<p>The Linux kernel provides a sysfs interface to enumerate the current
vulnerability status of the system: whether the system is vulnerable, and
which mitigations are active. The relevant sysfs file is:</p>
<blockquote>
<div><p>/sys/devices/system/cpu/vulnerabilities/mmio_stale_data</p>
</div></blockquote>
<p>The possible values in this file are:</p>
<blockquote>
<div><table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>'Not affected'</p></td>
<td><p>The processor is not vulnerable</p></td>
</tr>
<tr class="row-even"><td><p>'Vulnerable'</p></td>
<td><p>The processor is vulnerable, but no mitigation enabled</p></td>
</tr>
<tr class="row-odd"><td><p>'Vulnerable: Clear CPU buffers attempted, no microcode'</p></td>
<td><p>The processor is vulnerable but microcode is not updated. The
mitigation is enabled on a best effort basis.</p>
<p>If the processor is vulnerable but the availability of the microcode
based mitigation mechanism is not advertised via CPUID, the kernel
selects a best effort mitigation mode. This mode invokes the mitigation
instructions without a guarantee that they clear the CPU buffers.</p>
<p>This is done to address virtualization scenarios where the host has the
microcode update applied, but the hypervisor is not yet updated to
expose the CPUID to the guest. If the host has updated microcode the
protection takes effect; otherwise a few CPU cycles are wasted
pointlessly.</p>
</td>
</tr>
<tr class="row-even"><td><p>'Mitigation: Clear CPU buffers'</p></td>
<td><p>The processor is vulnerable and the CPU buffer clearing mitigation is
enabled.</p></td>
</tr>
<tr class="row-odd"><td><p>'Unknown: No mitigations'</p></td>
<td><p>The processor vulnerability status is unknown because it is
out of Servicing period. Mitigation is not attempted.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="definitions">
<h3>Definitions:<a class="headerlink" href="#definitions" title="Permalink to this heading">¶</a></h3>
<p>Servicing period: The process of providing functional and security updates to
Intel processors or platforms, utilizing the Intel Platform Update (IPU)
process or other similar mechanisms.</p>
<p>End of Servicing Updates (ESU): ESU is the date at which Intel will no
longer provide Servicing, such as through IPU or other similar update
processes. ESU dates will typically be aligned to end of quarter.</p>
<p>If the processor is vulnerable then the following information is appended to
the above information:</p>
<blockquote>
<div><table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>'SMT vulnerable'</p></td>
<td><p>SMT is enabled</p></td>
</tr>
<tr class="row-even"><td><p>'SMT disabled'</p></td>
<td><p>SMT is disabled</p></td>
</tr>
<tr class="row-odd"><td><p>'SMT Host state unknown'</p></td>
<td><p>Kernel runs in a VM, Host SMT state unknown</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
<section id="references">
<h3>References<a class="headerlink" href="#references" title="Permalink to this heading">¶</a></h3>
<aside class="footnote-list brackets">
<aside class="footnote brackets" id="f1" role="note">
<span class="label"><span class="fn-bracket">[</span><a role="doc-backlink" href="#id1">1</a><span class="fn-bracket">]</span></span>
<p>Affected Processors
<a class="reference external" href="https://www.intel.com/content/www/us/en/developer/topic-technology/software-security-guidance/processors-affected-consolidated-product-cpu-model.html">https://www.intel.com/content/www/us/en/developer/topic-technology/software-security-guidance/processors-affected-consolidated-product-cpu-model.html</a></p>
</aside>
</aside>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.3.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/admin-guide/hw-vuln/processor_mmio_stale_data.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>