0.6
2017.3
Oct  4 2017
20:11:37
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sim_1/new/sim.v,1511312591,verilog,,,,sim,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/ALU32.v,1511144990,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Control_Unit.v,,ALU32,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Control_Unit.v,1511143670,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Data_Mem.v,,Control_Unit,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Data_Mem.v,1510579005,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Ins_Mem.v,,Data_Mem,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Ins_Mem.v,1511487482,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Jump_Address.v,,Ins_Mem,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/Jump_Address.v,1511089787,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcA.v,,Jump_Address,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcA.v,1510579053,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcB.v,,MUX32_ALUSrcA,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_ALUSrcB.v,1510579058,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_DBDataSrc.v,,MUX32_ALUSrcB,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX32_DBDataSrc.v,1510579064,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX4to1_PCSrc.v,,MUX32_DBDataSrc,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX4to1_PCSrc.v,1510579070,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX5.v,,MUX4to1_PCSrc,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/MUX5.v,1510579076,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC.v,,MUX5_RegDst,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC.v,1510579082,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC4_add_imm.v,,PC,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC4_add_imm.v,1510579090,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC_add_4.v,,PC4_add_imm,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/PC_add_4.v,1510579096,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/RegFile.v,,PC_add_4,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/RegFile.v,1511339352,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/sign_zero_extend.v,,RegFile,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/sign_zero_extend.v,1510579109,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/single_cycle_CPU.v,,sign_zero_extend,,,,,,,,
D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sources_1/imports/new/single_cycle_CPU.v,1511361944,verilog,,D:/vivado/sim_single_cycle_CPU/sim_single_cycle_CPU.srcs/sim_1/new/sim.v,,single_cycle_CPU,,,,,,,,
