$date
	Fri Sep 26 22:19:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 16 ! ram_out [15:0] $end
$var reg 16 " addr [15:0] $end
$var reg 16 # bus [15:0] $end
$var reg 1 $ ram_write $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 16 & addr [15:0] $end
$var wire 16 ' bus [15:0] $end
$var wire 1 $ ram_write $end
$var reg 16 ( ram_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1001000110100 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b1001000110100 !
$end
#15000
b1 %
#18000
b1010001111010010 !
b1010001111010010 (
b1 "
b1 &
#30000
b10 %
#33000
b0 !
b0 (
b10 "
b10 &
#45000
b11 %
#48000
b10001101000101 !
b10001101000101 (
b11 "
b11 &
#60000
b100 %
#63000
bx !
bx (
b100 "
b100 &
#75000
b101 %
#78000
b101 "
b101 &
#90000
b110 %
#93000
b110 "
b110 &
#105000
b111 %
#108000
b111 "
b111 &
#120000
b1000 %
#123000
b1000 "
b1000 &
#135000
b1001 %
#138000
b1001 "
b1001 &
#150000
b1010 %
#153000
b1010 "
b1010 &
#165000
b1011 %
#168000
b1011 "
b1011 &
#180000
b1100 %
#183000
b1100 "
b1100 &
#195000
b1101 %
#198000
b1101 "
b1101 &
#210000
b1110 %
#213000
b1110 "
b1110 &
#225000
b1111 %
#228000
b1111 "
b1111 &
#240000
b0 !
b0 (
b1001 #
b1001 '
b10 "
b10 &
b10000 %
#243000
b1001 !
b1001 (
1$
#255000
0$
#400000
