Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 19 15:39:40 2025
| Host         : Admin-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SystemProject_control_sets_placed.rpt
| Design       : SystemProject
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    92 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     14 |            1 |
|    16+ |           91 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             126 |           18 |
| Yes          | No                    | No                     |             246 |           68 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             718 |          124 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------+-----------------------------------+------------------+----------------+
|    Clock Signal   |              Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------------+-----------------------------------+------------------+----------------+
|  clk100_IBUF_BUFG | u_spi/shift_reg[6]_i_1_n_0              |                                   |                5 |             14 |
|  clk100_IBUF_BUFG | u_spi/E[0]                              |                                   |                2 |             16 |
|  clk100_IBUF_BUFG |                                         | u_servo0/pwm_cnt[0]_i_1_n_0       |                6 |             42 |
|  clk100_IBUF_BUFG |                                         | u_servo1/pwm_cnt[0]_i_1__0_n_0    |                6 |             42 |
|  clk100_IBUF_BUFG |                                         | u_servo2/pwm_cnt[0]_i_1__1_n_0    |                6 |             42 |
|  clk100_IBUF_BUFG | u_spi/data_out[7]_i_1_n_0               |                                   |               20 |             48 |
|  clk100_IBUF_BUFG | u_servo0/pulse_width                    |                                   |               15 |             56 |
|  clk100_IBUF_BUFG | u_servo1/pulse_width                    |                                   |               14 |             56 |
|  clk100_IBUF_BUFG | u_servo2/pulse_width                    |                                   |               12 |             56 |
|  clk100_IBUF_BUFG | u_servo0/cycle_cnt                      | u_servo0/cycle_cnt[31]_i_1_n_0    |               13 |             62 |
|  clk100_IBUF_BUFG | u_servo1/cycle_cnt                      | u_servo1/cycle_cnt[31]_i_1__0_n_0 |               13 |             62 |
|  clk100_IBUF_BUFG | u_servo2/cycle_cnt                      | u_servo2/cycle_cnt[31]_i_1__1_n_0 |                8 |             62 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_3072_3327_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_18688_18943_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_2048_2303_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_256_511_0_0_i_1_n_0     |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_18944_19199_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_2304_2559_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_18432_18687_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_3840_4095_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_3584_3839_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_2816_3071_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_4096_4351_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_4352_4607_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_3328_3583_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_5888_6143_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_4864_5119_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_5376_5631_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_5632_5887_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_4608_4863_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_512_767_0_0_i_1_n_0     |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_5120_5375_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_7424_7679_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_7680_7935_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_6400_6655_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_6656_6911_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_6144_6399_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_6912_7167_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_7168_7423_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_8192_8447_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_8448_8703_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_768_1023_0_0_i_1_n_0    |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_9216_9471_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_7936_8191_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_8704_8959_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_8960_9215_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_9728_9983_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_9984_10239_0_0_i_1_n_0  |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_9472_9727_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_10496_10751_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_0_255_0_0_i_1_n_0       |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_11008_11263_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_11264_11519_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_10240_10495_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_1024_1279_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_10752_11007_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_11776_12031_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_12544_12799_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_12032_12287_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_12800_13055_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_1280_1535_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_12288_12543_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_11520_11775_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_14336_14591_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_13568_13823_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_14080_14335_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_14592_14847_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_13312_13567_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_13056_13311_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_13824_14079_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_15872_16127_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_15360_15615_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_1536_1791_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_16128_16383_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_15104_15359_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_15616_15871_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_14848_15103_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_16640_16895_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_16384_16639_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_servo_ctrl/cnt_reg[0]_0               | u_cls/cnt_reg[0]                  |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_2560_2815_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_17408_17663_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_18176_18431_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_17664_17919_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_1792_2047_0_0_i_1_n_0   |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_17152_17407_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_16896_17151_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | u_bg/bg_mem_reg_17920_18175_0_0_i_1_n_0 |                                   |                8 |             64 |
|  clk100_IBUF_BUFG | led_cnt                                 | u_cls/led2_OBUF                   |                8 |             64 |
|  clk100_IBUF_BUFG |                                         |                                   |               23 |             90 |
|  clk100_IBUF_BUFG | u_bg/M000                               | u_bg/M20_reg[0]                   |               24 |            192 |
|  clk100_IBUF_BUFG | u_bg/pixel_count                        | spi_cs_n_IBUF                     |               50 |            212 |
+-------------------+-----------------------------------------+-----------------------------------+------------------+----------------+


