Warning (10268): Verilog HDL information at fechadura.sv(35): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/20.1/Quartus Projects/projeto 4 - prova 2/fechadura.sv Line: 35
