Analysis & Synthesis report for Groupmodule_Controller_31Lv_FPGA
Wed Jun 12 16:52:57 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. State Machine - |Groupmodule_Controller_31Lv|SIGNAL_EXTENSION_RS422_RX:inst23|State
  7. State Machine - |Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|State
  8. State Machine - |Groupmodule_Controller_31Lv|SIGNAL_EXTENSION_RS422_TX:inst22|State
  9. State Machine - |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|State
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL3_reg_rtl_0|altsyncram_ple1:auto_generated
 12. Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL6_reg_rtl_0|altsyncram_ple1:auto_generated
 13. Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL2_reg_rtl_0|altsyncram_ple1:auto_generated
 14. Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL5_reg_rtl_0|altsyncram_ple1:auto_generated
 15. Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL1_reg_rtl_0|altsyncram_ple1:auto_generated
 16. Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL4_reg_rtl_0|altsyncram_ple1:auto_generated
 17. Parameter Settings for User Entity Instance: pll:inst12|altpll:altpll_component
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL3_reg_rtl_0
 20. Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL6_reg_rtl_0
 21. Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL2_reg_rtl_0
 22. Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL5_reg_rtl_0
 23. Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL1_reg_rtl_0
 24. Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL4_reg_rtl_0
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Jun 12 16:52:57 2019          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Groupmodule_Controller_31Lv_FPGA           ;
; Top-level Entity Name              ; Groupmodule_Controller_31Lv                ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                               ;
+----------------------------------------------------------------------------+-----------------------------+----------------------------------+
; Option                                                                     ; Setting                     ; Default Value                    ;
+----------------------------------------------------------------------------+-----------------------------+----------------------------------+
; Device                                                                     ; EP4CE40F23I8L               ;                                  ;
; Top-level entity name                                                      ; Groupmodule_Controller_31Lv ; Groupmodule_Controller_31Lv_FPGA ;
; Family name                                                                ; Cyclone IV E                ; Cyclone IV GX                    ;
; Use smart compilation                                                      ; Off                         ; Off                              ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                          ; On                               ;
; Enable compact report table                                                ; Off                         ; Off                              ;
; Restructure Multiplexers                                                   ; Auto                        ; Auto                             ;
; Create Debugging Nodes for IP Cores                                        ; Off                         ; Off                              ;
; Preserve fewer node names                                                  ; On                          ; On                               ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                         ; Off                              ;
; Verilog Version                                                            ; Verilog_2001                ; Verilog_2001                     ;
; VHDL Version                                                               ; VHDL_1993                   ; VHDL_1993                        ;
; State Machine Processing                                                   ; Auto                        ; Auto                             ;
; Safe State Machine                                                         ; Off                         ; Off                              ;
; Extract Verilog State Machines                                             ; On                          ; On                               ;
; Extract VHDL State Machines                                                ; On                          ; On                               ;
; Ignore Verilog initial constructs                                          ; Off                         ; Off                              ;
; Iteration limit for constant Verilog loops                                 ; 5000                        ; 5000                             ;
; Iteration limit for non-constant Verilog loops                             ; 250                         ; 250                              ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                          ; On                               ;
; Infer RAMs from Raw Logic                                                  ; On                          ; On                               ;
; Parallel Synthesis                                                         ; On                          ; On                               ;
; DSP Block Balancing                                                        ; Auto                        ; Auto                             ;
; NOT Gate Push-Back                                                         ; On                          ; On                               ;
; Power-Up Don't Care                                                        ; On                          ; On                               ;
; Remove Redundant Logic Cells                                               ; Off                         ; Off                              ;
; Remove Duplicate Registers                                                 ; On                          ; On                               ;
; Ignore CARRY Buffers                                                       ; Off                         ; Off                              ;
; Ignore CASCADE Buffers                                                     ; Off                         ; Off                              ;
; Ignore GLOBAL Buffers                                                      ; Off                         ; Off                              ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                         ; Off                              ;
; Ignore LCELL Buffers                                                       ; Off                         ; Off                              ;
; Ignore SOFT Buffers                                                        ; On                          ; On                               ;
; Limit AHDL Integers to 32 Bits                                             ; Off                         ; Off                              ;
; Optimization Technique                                                     ; Balanced                    ; Balanced                         ;
; Carry Chain Length                                                         ; 70                          ; 70                               ;
; Auto Carry Chains                                                          ; On                          ; On                               ;
; Auto Open-Drain Pins                                                       ; On                          ; On                               ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                         ; Off                              ;
; Auto ROM Replacement                                                       ; On                          ; On                               ;
; Auto RAM Replacement                                                       ; On                          ; On                               ;
; Auto DSP Block Replacement                                                 ; On                          ; On                               ;
; Auto Shift Register Replacement                                            ; Auto                        ; Auto                             ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                        ; Auto                             ;
; Auto Clock Enable Replacement                                              ; On                          ; On                               ;
; Strict RAM Replacement                                                     ; Off                         ; Off                              ;
; Allow Synchronous Control Signals                                          ; On                          ; On                               ;
; Force Use of Synchronous Clear Signals                                     ; Off                         ; Off                              ;
; Auto RAM Block Balancing                                                   ; On                          ; On                               ;
; Auto RAM to Logic Cell Conversion                                          ; Off                         ; Off                              ;
; Auto Resource Sharing                                                      ; Off                         ; Off                              ;
; Allow Any RAM Size For Recognition                                         ; Off                         ; Off                              ;
; Allow Any ROM Size For Recognition                                         ; Off                         ; Off                              ;
; Allow Any Shift Register Size For Recognition                              ; Off                         ; Off                              ;
; Use LogicLock Constraints during Resource Balancing                        ; On                          ; On                               ;
; Ignore translate_off and synthesis_off directives                          ; Off                         ; Off                              ;
; Timing-Driven Synthesis                                                    ; On                          ; On                               ;
; Report Parameter Settings                                                  ; On                          ; On                               ;
; Report Source Assignments                                                  ; On                          ; On                               ;
; Report Connectivity Checks                                                 ; On                          ; On                               ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                         ; Off                              ;
; Synchronization Register Chain Length                                      ; 2                           ; 2                                ;
; PowerPlay Power Optimization                                               ; Normal compilation          ; Normal compilation               ;
; HDL message level                                                          ; Level2                      ; Level2                           ;
; Suppress Register Optimization Related Messages                            ; Off                         ; Off                              ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                        ; 5000                             ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                        ; 5000                             ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                         ; 100                              ;
; Clock MUX Protection                                                       ; On                          ; On                               ;
; Auto Gated Clock Conversion                                                ; Off                         ; Off                              ;
; Block Design Naming                                                        ; Auto                        ; Auto                             ;
; SDC constraint protection                                                  ; Off                         ; Off                              ;
; Synthesis Effort                                                           ; Auto                        ; Auto                             ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                          ; On                               ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                         ; Off                              ;
; Analysis & Synthesis Message Level                                         ; Medium                      ; Medium                           ;
; Disable Register Merging Across Hierarchies                                ; Auto                        ; Auto                             ;
; Resource Aware Inference For Block RAM                                     ; On                          ; On                               ;
; Synthesis Seed                                                             ; 1                           ; 1                                ;
+----------------------------------------------------------------------------+-----------------------------+----------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Groupmodule_Controller_31Lv|pll:inst12 ; C:/Users/kepco/Desktop/31Level_Code(190423_1754)/31Level_Slave_FPGA/pll.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |Groupmodule_Controller_31Lv|SIGNAL_EXTENSION_RS422_RX:inst23|State ;
+-------------+------------+-------------+--------------------------------------------+
; Name        ; State.STOP ; State.COUNT ; State.IDLE                                 ;
+-------------+------------+-------------+--------------------------------------------+
; State.IDLE  ; 0          ; 0           ; 0                                          ;
; State.COUNT ; 0          ; 1           ; 1                                          ;
; State.STOP  ; 1          ; 0           ; 1                                          ;
+-------------+------------+-------------+--------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|State ;
+----------------+----------------+-------------+-----------------------------+
; Name           ; State.RECEVING ; State.START ; State.IDLE                  ;
+----------------+----------------+-------------+-----------------------------+
; State.IDLE     ; 0              ; 0           ; 0                           ;
; State.START    ; 0              ; 1           ; 1                           ;
; State.RECEVING ; 1              ; 0           ; 1                           ;
+----------------+----------------+-------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |Groupmodule_Controller_31Lv|SIGNAL_EXTENSION_RS422_TX:inst22|State ;
+-------------+------------+-------------+--------------------------------------------+
; Name        ; State.STOP ; State.COUNT ; State.IDLE                                 ;
+-------------+------------+-------------+--------------------------------------------+
; State.IDLE  ; 0          ; 0           ; 0                                          ;
; State.COUNT ; 0          ; 1           ; 1                                          ;
; State.STOP  ; 1          ; 0           ; 1                                          ;
+-------------+------------+-------------+--------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|State ;
+---------------+---------------+-------------+------------+-------------------+
; Name          ; State.SENDING ; State.STORE ; State.IDLE ; State.REQUEST     ;
+---------------+---------------+-------------+------------+-------------------+
; State.REQUEST ; 0             ; 0           ; 0          ; 0                 ;
; State.IDLE    ; 0             ; 0           ; 1          ; 1                 ;
; State.STORE   ; 0             ; 1           ; 0          ; 1                 ;
; State.SENDING ; 1             ; 0           ; 0          ; 1                 ;
+---------------+---------------+-------------+------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Bit_cnt[3]              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|SIGNAL_EXTENSION_RS422_RX:inst23|DATAin_cnt[13]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|SIGNAL_EXTENSION_RS422_TX:inst22|DATAin_cnt[10]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|High_cnt[4]             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Low_cnt[0]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|SEND_cnt[24]           ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|FINAL_CARRIER_A1[13] ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|FINAL_CARRIER_A2[10] ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|FINAL_CARRIER_A3[5]  ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|FINAL_CARRIER_B1[5]  ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|FINAL_CARRIER_B2[12] ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|FINAL_CARRIER_B3[3]  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Sample_cnt[2]           ;
; 18:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |Groupmodule_Controller_31Lv|DAC8803_BUFFER:inst8|Buffer_Out[9]               ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[10]     ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[13]     ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[10]     ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[4]      ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[3]      ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[2]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux231                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux188                 ;
; 3:1                ; 45 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux223                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[59]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[46]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[119]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[101]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[29]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[21]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[89]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[93]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[19]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[3]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[79]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|TX_reg_in[62]          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Selector142            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Flag_shift              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux40                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux3                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux168                 ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux175                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux27                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux1                   ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux54                  ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Selector190            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Flag_low_cnt_inc        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux120                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux123                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux126                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux125                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux92                  ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux86                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux91                  ;
; 5:1                ; 22 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Mux88                  ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Selector258            ;
; 6:1                ; 63 bits   ; 252 LEs       ; 252 LEs              ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Selector381            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Selector437            ;
; 7:1                ; 50 bits   ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; No         ; |Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|Selector388            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL3_reg_rtl_0|altsyncram_ple1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL6_reg_rtl_0|altsyncram_ple1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL2_reg_rtl_0|altsyncram_ple1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL5_reg_rtl_0|altsyncram_ple1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL1_reg_rtl_0|altsyncram_ple1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL4_reg_rtl_0|altsyncram_ple1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst12|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 10000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 72                    ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 18                    ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 3125                  ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 15625                 ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 55                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 55                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                ; Signed Integer ;
; sld_node_crc_hiword                             ; 61496                                                                                                                                                                                             ; Untyped        ;
; sld_node_crc_loword                             ; 34211                                                                                                                                                                                             ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                 ; Signed Integer ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 193                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL3_reg_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 18                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 668                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 18                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 668                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ple1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL6_reg_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 18                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 668                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 18                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 668                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ple1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL2_reg_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 18                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 668                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 18                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 668                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ple1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL5_reg_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 18                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 668                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 18                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 668                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ple1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL1_reg_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 18                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 668                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 18                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 668                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ple1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL4_reg_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 18                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 668                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 18                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 668                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ple1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll:inst12|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 6                                                      ;
; Entity Instance                           ; RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL3_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 18                                                     ;
;     -- NUMWORDS_A                         ; 668                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 18                                                     ;
;     -- NUMWORDS_B                         ; 668                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL6_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 18                                                     ;
;     -- NUMWORDS_A                         ; 668                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 18                                                     ;
;     -- NUMWORDS_B                         ; 668                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL2_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 18                                                     ;
;     -- NUMWORDS_A                         ; 668                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 18                                                     ;
;     -- NUMWORDS_B                         ; 668                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL5_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 18                                                     ;
;     -- NUMWORDS_A                         ; 668                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 18                                                     ;
;     -- NUMWORDS_B                         ; 668                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL1_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 18                                                     ;
;     -- NUMWORDS_A                         ; 668                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 18                                                     ;
;     -- NUMWORDS_B                         ; 668                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL4_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 18                                                     ;
;     -- NUMWORDS_A                         ; 668                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 18                                                     ;
;     -- NUMWORDS_B                         ; 668                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Jun 12 16:52:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: UART_Tx-transmit
    Info (12023): Found entity 1: UART_Tx
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: UART_Rx-BEH
    Info (12023): Found entity 1: UART_Rx
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pwm3.bdf
    Info (12023): Found entity 1: PWM3
Info (12021): Found 1 design units, including 1 entities, in source file pwm.bdf
    Info (12023): Found entity 1: PWM
Info (12021): Found 1 design units, including 1 entities, in source file inverter_level10.bdf
    Info (12023): Found entity 1: INVERTER_LEVEL10
Info (12021): Found 1 design units, including 1 entities, in source file inverter_level1.bdf
    Info (12023): Found entity 1: INVERTER_LEVEL1
Info (12021): Found 1 design units, including 1 entities, in source file inverter.bdf
    Info (12023): Found entity 1: INVERTER
Info (12021): Found 1 design units, including 1 entities, in source file deadtime_com.bdf
    Info (12023): Found entity 1: DEADTIME_COM
Info (12021): Found 2 design units, including 1 entities, in source file tx_rs_422.vhd
    Info (12022): Found design unit 1: TX_RS_422-arch
    Info (12023): Found entity 1: TX_RS_422
Info (12021): Found 2 design units, including 1 entities, in source file rx_rs_422.vhd
    Info (12022): Found design unit 1: RX_RS_422-arch
    Info (12023): Found entity 1: RX_RS_422
Info (12021): Found 2 design units, including 1 entities, in source file rx_memory.vhd
    Info (12022): Found design unit 1: RX_Memory-arch
    Info (12023): Found entity 1: RX_Memory
Info (12021): Found 2 design units, including 1 entities, in source file rx_addr_latch.vhd
    Info (12022): Found design unit 1: RX_Addr_latch-arch
    Info (12023): Found entity 1: RX_Addr_latch
Info (12021): Found 2 design units, including 1 entities, in source file ps_10_carrier_generator.vhd
    Info (12022): Found design unit 1: PS_10_CARRIER_GENERATOR-arch
    Info (12023): Found entity 1: PS_10_CARRIER_GENERATOR
Info (12021): Found 2 design units, including 1 entities, in source file psc_1_counter.vhd
    Info (12022): Found design unit 1: PSC_10_Counter-arch
    Info (12023): Found entity 1: PSC_10_Counter
Info (12021): Found 2 design units, including 1 entities, in source file psc_10_counter_new.vhd
    Info (12022): Found design unit 1: PSC_10_Counter_new-arch
    Info (12023): Found entity 1: PSC_10_Counter_new
Info (12021): Found 2 design units, including 1 entities, in source file gate_mux.vhd
    Info (12022): Found design unit 1: GATE_MUX-act
    Info (12023): Found entity 1: GATE_MUX
Info (12021): Found 2 design units, including 1 entities, in source file gate_latch.vhd
    Info (12022): Found design unit 1: Gate_latch-arch
    Info (12023): Found entity 1: Gate_latch
Info (12021): Found 2 design units, including 1 entities, in source file gate_en_adress_decoder.vhd
    Info (12022): Found design unit 1: Gate_en_Adress_Decoder-act
    Info (12023): Found entity 1: Gate_en_Adress_Decoder
Info (12021): Found 2 design units, including 1 entities, in source file cs_sig_generator.vhd
    Info (12022): Found design unit 1: cs_sig_generator-act
    Info (12023): Found entity 1: cs_sig_generator
Info (12021): Found 1 design units, including 1 entities, in source file groupmodule_controller_31lv.bdf
    Info (12023): Found entity 1: Groupmodule_Controller_31Lv
Info (12021): Found 1 design units, including 1 entities, in source file rs422_tx.vhd
    Info (12023): Found entity 1: RS422_TX
Info (12021): Found 2 design units, including 1 entities, in source file led_fpga.vhd
    Info (12022): Found design unit 1: LED_FPGA-Sequence
    Info (12023): Found entity 1: LED_FPGA
Info (12021): Found 2 design units, including 1 entities, in source file dac8803_8ch.vhd
    Info (12022): Found design unit 1: DAC8803_8CH-arch
    Info (12023): Found entity 1: DAC8803_8CH
Info (12021): Found 2 design units, including 1 entities, in source file dac8803_buffer.vhd
    Info (12022): Found design unit 1: DAC8803_BUFFER-arch
    Info (12023): Found entity 1: DAC8803_BUFFER
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_buffer.vhd
    Info (12022): Found design unit 1: RS422_TX_BUFFER-TX_BUFFER
    Info (12023): Found entity 1: RS422_TX_BUFFER
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_sending.vhd
    Info (12022): Found design unit 1: RS422_TX_SENDING-SENDING
    Info (12023): Found entity 1: RS422_TX_SENDING
Info (12021): Found 2 design units, including 1 entities, in source file signal_extension.vhd
    Info (12022): Found design unit 1: SIGNAL_EXTENSION-EXTENSION
    Info (12023): Found entity 1: SIGNAL_EXTENSION
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_receiving.vhd
    Info (12022): Found design unit 1: RS422_RX_RECEIVING-RECEVING
    Info (12023): Found entity 1: RS422_RX_RECEIVING
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_buffer.vhd
    Info (12022): Found design unit 1: RS422_RX_BUFFER-RX_BUFFER
    Info (12023): Found entity 1: RS422_RX_BUFFER
Info (12021): Found 2 design units, including 1 entities, in source file signal_extension_ver2.vhd
    Info (12022): Found design unit 1: SIGNAL_EXTENSION_ver2-EXTENSION
    Info (12023): Found entity 1: SIGNAL_EXTENSION_ver2
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_sending_ver2.vhd
    Info (12022): Found design unit 1: RS422_TX_SENDING_ver2-SENDING
    Info (12023): Found entity 1: RS422_TX_SENDING_ver2
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_buffer_ver2.vhd
    Info (12022): Found design unit 1: RS422_TX_BUFFER_VER2-TX_BUFFER
    Info (12023): Found entity 1: RS422_TX_BUFFER_VER2
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_buffer_ver3.vhd
    Info (12022): Found design unit 1: RS422_TX_BUFFER_VER3-TX_BUFFER
    Info (12023): Found entity 1: RS422_TX_BUFFER_VER3
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_buffer_ver2.vhd
    Info (12022): Found design unit 1: RS422_RX_BUFFER_VER2-RX_BUFFER
    Info (12023): Found entity 1: RS422_RX_BUFFER_VER2
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_receiving_ver2.vhd
    Info (12022): Found design unit 1: RS422_RX_RECEIVING_VER2-RECEVING
    Info (12023): Found entity 1: RS422_RX_RECEIVING_VER2
Info (12021): Found 2 design units, including 1 entities, in source file led_address_decoder.vhd
    Info (12022): Found design unit 1: LED_ADDRESS_DECODER-Decoder
    Info (12023): Found entity 1: LED_ADDRESS_DECODER
Info (12021): Found 2 design units, including 1 entities, in source file dac_address_decoder.vhd
    Info (12022): Found design unit 1: DAC_ADDRESS_DECODER-Decoder
    Info (12023): Found entity 1: DAC_ADDRESS_DECODER
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_address_decoder.vhd
    Info (12022): Found design unit 1: RS422_TX_ADDRESS_DECODER-Decoder
    Info (12023): Found entity 1: RS422_TX_ADDRESS_DECODER
Info (12021): Found 2 design units, including 1 entities, in source file adc_address_decoder.vhd
    Info (12022): Found design unit 1: ADC_ADDRESS_DECODER-Decoder
    Info (12023): Found entity 1: ADC_ADDRESS_DECODER
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit.vhd
    Info (12022): Found design unit 1: RS422_TX_SENDING_8BIT-SENDING
    Info (12023): Found entity 1: RS422_TX_SENDING_8BIT
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_buffer_8bit.vhd
    Info (12022): Found design unit 1: RS422_TX_BUFFER_8BIT-TX_BUFFER
    Info (12023): Found entity 1: RS422_TX_BUFFER_8BIT
Info (12021): Found 1 design units, including 1 entities, in source file half_bridge_gating.bdf
    Info (12023): Found entity 1: HALF_BRIDGE_GATING
Info (12021): Found 2 design units, including 1 entities, in source file carrier_generator_hb6.vhd
    Info (12022): Found design unit 1: CARRIER_GENERATOR_HB6-arch
    Info (12023): Found entity 1: CARRIER_GENERATOR_HB6
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit_ver1.vhd
    Info (12022): Found design unit 1: RS422_TX_SENDING_8BIT_VER1-SENDING
    Info (12023): Found entity 1: RS422_TX_SENDING_8BIT_VER1
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_receiving_8bit.vhd
    Info (12022): Found design unit 1: RS422_RX_RECEIVING_8BIT-RECEVING
    Info (12023): Found entity 1: RS422_RX_RECEIVING_8BIT
Info (12021): Found 2 design units, including 1 entities, in source file signal_extension_rs422_tx.vhd
    Info (12022): Found design unit 1: SIGNAL_EXTENSION_RS422_TX-EXTENSION
    Info (12023): Found entity 1: SIGNAL_EXTENSION_RS422_TX
Info (12021): Found 2 design units, including 1 entities, in source file signal_extension_rs422_rx.vhd
    Info (12022): Found design unit 1: SIGNAL_EXTENSION_RS422_RX-EXTENSION
    Info (12023): Found entity 1: SIGNAL_EXTENSION_RS422_RX
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_address_decoder.vhd
    Info (12022): Found design unit 1: RS422_RX_ADDRESS_DECODER-Decoder
    Info (12023): Found entity 1: RS422_RX_ADDRESS_DECODER
Info (12021): Found 2 design units, including 1 entities, in source file gating_comparator.vhd
    Info (12022): Found design unit 1: GATING_COMPARATOR-arch
    Info (12023): Found entity 1: GATING_COMPARATOR
Info (12021): Found 1 design units, including 1 entities, in source file deadtime_hb6.bdf
    Info (12023): Found entity 1: DEADTIME_HB6
Info (12021): Found 2 design units, including 1 entities, in source file dead_time.vhd
    Info (12022): Found design unit 1: DEAD_TIME-act
    Info (12023): Found entity 1: DEAD_TIME
Info (12021): Found 2 design units, including 1 entities, in source file signal_extension_rs422_tx_reverse.vhd
    Info (12022): Found design unit 1: SIGNAL_EXTENSION_RS422_TX_reverse-EXTENSION
    Info (12023): Found entity 1: SIGNAL_EXTENSION_RS422_TX_reverse
Info (12021): Found 2 design units, including 1 entities, in source file gate_en.vhd
    Info (12022): Found design unit 1: GATE_EN-GATE_ENABLE
    Info (12023): Found entity 1: GATE_EN
Info (12021): Found 2 design units, including 1 entities, in source file carrier_generator_hb6(state_version).vhd
    Info (12022): Found design unit 1: CARRIER_GENERATOR_HB6_STATE-arch
    Info (12023): Found entity 1: CARRIER_GENERATOR_HB6_STATE
Info (12021): Found 2 design units, including 1 entities, in source file bypass.vhd
    Info (12022): Found design unit 1: Bypass-arch
    Info (12023): Found entity 1: Bypass
Info (12021): Found 2 design units, including 1 entities, in source file fan_test_blcok.vhd
    Info (12022): Found design unit 1: FAN_TEST_BLCOK-Decoder
    Info (12023): Found entity 1: FAN_TEST_BLCOK
Info (12021): Found 2 design units, including 1 entities, in source file gating_enable.vhd
    Info (12022): Found design unit 1: GATING_ENABLE-arch
    Info (12023): Found entity 1: GATING_ENABLE
Info (12021): Found 2 design units, including 1 entities, in source file gate_buffer_en.vhd
    Info (12022): Found design unit 1: GATE_BUFFER_EN-arch
    Info (12023): Found entity 1: GATE_BUFFER_EN
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_buffer_8bit_ver2.vhd
    Info (12022): Found design unit 1: RS422_TX_BUFFER_8BIT_VER2-TX_BUFFER
    Info (12023): Found entity 1: RS422_TX_BUFFER_8BIT_VER2
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit_ver2.vhd
    Info (12022): Found design unit 1: RS422_TX_SENDING_8BIT_VER2-SENDING
    Info (12023): Found entity 1: RS422_TX_SENDING_8BIT_VER2
Info (12021): Found 2 design units, including 1 entities, in source file buffer_74f240.vhd
    Info (12022): Found design unit 1: BUFFER_74F240-arch
    Info (12023): Found entity 1: BUFFER_74F240
Info (12021): Found 2 design units, including 1 entities, in source file fan.vhd
    Info (12022): Found design unit 1: FAN-arch
    Info (12023): Found entity 1: FAN
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_receiving_8bit_ver2.vhd
    Info (12022): Found design unit 1: RS422_RX_RECEIVING_8BIT_VER2-RECEVING
    Info (12023): Found entity 1: RS422_RX_RECEIVING_8BIT_VER2
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit_ver3.vhd
    Info (12022): Found design unit 1: RS422_TX_SENDING_8BIT_VER3-SENDING
    Info (12023): Found entity 1: RS422_TX_SENDING_8BIT_VER3
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit_ver4.vhd
    Info (12022): Found design unit 1: RS422_TX_SENDING_8BIT_VER4-SENDING
    Info (12023): Found entity 1: RS422_TX_SENDING_8BIT_VER4
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_buffer_8bit_ver3.vhd
    Info (12022): Found design unit 1: RS422_TX_BUFFER_8BIT_VER3-TX_BUFFER
    Info (12023): Found entity 1: RS422_TX_BUFFER_8BIT_VER3
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_8bit_ver1.vhd
    Info (12022): Found design unit 1: RS422_TX_8BIT_VER1-arch
    Info (12023): Found entity 1: RS422_TX_8BIT_VER1
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_8bit.vhd
    Info (12022): Found design unit 1: RS422_TX_8BIT-arch
    Info (12023): Found entity 1: RS422_TX_8BIT
Info (12021): Found 2 design units, including 1 entities, in source file sm_fault_indicator.vhd
    Info (12022): Found design unit 1: SM_FAULT_INDICATOR-arch
    Info (12023): Found entity 1: SM_FAULT_INDICATOR
Info (12021): Found 2 design units, including 1 entities, in source file rs422_tx_8bit_ver3.vhd
    Info (12022): Found design unit 1: RS422_TX_8BIT_VER3-arch
    Info (12023): Found entity 1: RS422_TX_8BIT_VER3
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_8bit_ver3.vhd
    Info (12022): Found design unit 1: RS422_RX_8BIT_VER3-RECEVING
    Info (12023): Found entity 1: RS422_RX_8BIT_VER3
Info (12021): Found 2 design units, including 1 entities, in source file rs422_rx_8bit_ver4.vhd
    Info (12022): Found design unit 1: RS422_RX_8BIT_VER4-RECEVING
    Info (12023): Found entity 1: RS422_RX_8BIT_VER4
Info (12127): Elaborating entity "Groupmodule_Controller_31Lv" for the top level hierarchy
Warning (275008): Primitive "AND2" of instance "inst17" not used
Info (12128): Elaborating entity "RS422_TX_8BIT_VER3" for hierarchy "RS422_TX_8BIT_VER3:inst26"
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(82): signal "TX_INDICATOR_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(259): signal "TX_VOL6_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(259): signal "TX_VOL5_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(259): signal "TX_VOL4_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(260): signal "TX_VOL3_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(260): signal "TX_VOL2_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(260): signal "TX_VOL1_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(265): signal "TX_EX_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(266): signal "TX_EX_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(267): signal "TX_EX_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(268): signal "TX_EX_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(245): inferring latch(es) for signal or variable "SET_cnt_MAX", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(245): inferring latch(es) for signal or variable "TX_reg_in", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(245): inferring latch(es) for signal or variable "TX_reg_out", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "TX_reg_out[0]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[1]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[2]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[3]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[4]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[5]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[6]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[7]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[8]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[9]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[10]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[11]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[12]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[13]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[14]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[15]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[16]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[17]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[18]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[19]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[20]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[21]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[22]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[23]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[24]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[25]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[26]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[27]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[28]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[29]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[30]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[31]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[32]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[33]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[34]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[35]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[36]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[37]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[38]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[39]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[40]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[41]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[42]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[43]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[44]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[45]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[46]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[47]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[48]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[49]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[50]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[51]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[52]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[53]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[54]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[55]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[56]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[57]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[58]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[59]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[60]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[61]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[62]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[63]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[64]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[65]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[66]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[67]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[68]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[69]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[70]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[71]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[72]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[73]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[74]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[75]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[76]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[77]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[78]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[79]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[80]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[81]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[82]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[83]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[84]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[85]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[86]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[87]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[88]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[89]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[90]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[91]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[92]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[93]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[94]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[95]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[96]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[97]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[98]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[99]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[100]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[101]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[102]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[103]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[104]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[105]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[106]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[107]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[108]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[109]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[110]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[111]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[112]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[113]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[114]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[115]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[116]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[117]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[118]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[119]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[120]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[121]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[122]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[123]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[124]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[125]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[126]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[127]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[128]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[129]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[130]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[131]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[132]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[133]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[134]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[135]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[136]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[137]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[138]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[139]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[140]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[141]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[142]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[143]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[144]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[145]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[146]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[147]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[148]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[149]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[150]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[151]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[152]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[153]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[154]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[155]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[156]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[157]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[158]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[159]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[160]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[161]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[162]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[163]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[164]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[165]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[166]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[167]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[168]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[169]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[170]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[171]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[172]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[173]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[174]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[175]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[176]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[177]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[178]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[179]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[180]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[181]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[182]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[183]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[184]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[185]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[186]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[187]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[188]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[189]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[190]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[191]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[192]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[193]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[194]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[195]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[196]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[197]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[198]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[199]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[200]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[201]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[202]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[203]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[204]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[205]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[206]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[207]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[208]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[209]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[210]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[211]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[212]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[213]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[214]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[215]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[216]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[217]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[218]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[219]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[220]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[221]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[222]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[223]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[224]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[225]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[226]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[227]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[228]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[229]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[230]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[231]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[232]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[233]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[234]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[235]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[236]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[237]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[238]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[239]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[240]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[241]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[242]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[243]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[244]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[245]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[246]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[247]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[248]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[249]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[250]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[251]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[252]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[253]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[254]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[255]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[256]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[257]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[258]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[259]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[260]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[261]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[262]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[263]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[264]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[265]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[266]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[267]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[268]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[269]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[270]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[271]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[272]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[273]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[274]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[275]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[276]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[277]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[278]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[279]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[280]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[281]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[282]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[283]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[284]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[285]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[286]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[287]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[288]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[289]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[290]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[291]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[292]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[293]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[294]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[295]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[296]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[297]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[298]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[299]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[300]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[301]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[302]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[303]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[304]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[305]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[306]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[307]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[308]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[309]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[310]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[311]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[312]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[313]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[314]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[315]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[316]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[317]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[318]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[319]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[320]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[321]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[322]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[323]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[324]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[325]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[326]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[327]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[328]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[329]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[330]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[331]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[332]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[333]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[334]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[335]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[336]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[337]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[338]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[339]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[340]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[341]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[342]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[343]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[344]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[345]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[346]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[347]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[348]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[349]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[350]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[351]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[352]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[353]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[354]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[355]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[356]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[357]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[358]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[359]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[360]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[361]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[362]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[363]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[364]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[365]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[366]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[367]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[368]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[369]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[370]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[371]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[372]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[373]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[374]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[375]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[376]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[377]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[378]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[379]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[380]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[381]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[382]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[383]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[384]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[385]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[386]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[387]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[388]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[389]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[390]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[391]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[392]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[393]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[394]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[395]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[396]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[397]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[398]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[399]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[400]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[401]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[402]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[403]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[404]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[405]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[406]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[407]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[408]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[409]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[410]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[411]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[412]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[413]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[414]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[415]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[416]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[417]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[418]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[419]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[420]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[421]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[422]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[423]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[424]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[425]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[426]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[427]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[428]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[429]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[430]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[431]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[432]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[433]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[434]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[435]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[436]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[437]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[438]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_out[439]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[0]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[1]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[2]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[3]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[4]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[5]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[6]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[7]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[8]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[9]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[10]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[11]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[12]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[13]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[14]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[15]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[16]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[17]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[18]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[19]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[20]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[21]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[22]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[23]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[24]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[25]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[26]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[27]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[28]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[29]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[30]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[31]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[32]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[33]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[34]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[35]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[36]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[37]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[38]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[39]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[40]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[41]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[42]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[43]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[44]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[45]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[46]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[47]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[48]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[49]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[50]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[51]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[52]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[53]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[54]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[55]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[56]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[57]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[58]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[59]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[60]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[61]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[62]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[63]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[64]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[65]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[66]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[67]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[68]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[69]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[70]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[71]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[72]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[73]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[74]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[75]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[76]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[77]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[78]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[79]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[80]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[81]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[82]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[83]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[84]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[85]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[86]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[87]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[88]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[89]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[90]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[91]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[92]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[93]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[94]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[95]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[96]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[97]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[98]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[99]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[100]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[101]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[102]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[103]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[104]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[105]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[106]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[107]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[108]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[109]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[110]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[111]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[112]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[113]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[114]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[115]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[116]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[117]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[118]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[119]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[120]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[121]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[122]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[123]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[124]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[125]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[126]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[127]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[128]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[129]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[130]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[131]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[132]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[133]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[134]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[135]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[136]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[137]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[138]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[139]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[140]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[141]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[142]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[143]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[144]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[145]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[146]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[147]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[148]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[149]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[150]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[151]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[152]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[153]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[154]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[155]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[156]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[157]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[158]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[159]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[160]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[161]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[162]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[163]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[164]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[165]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[166]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[167]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[168]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[169]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[170]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[171]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[172]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[173]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[174]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[175]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[176]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[177]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[178]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[179]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[180]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[181]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[182]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[183]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[184]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[185]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[186]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[187]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[188]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[189]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[190]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[191]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[192]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[193]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[194]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[195]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[196]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[197]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[198]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[199]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[200]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[201]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[202]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[203]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[204]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[205]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[206]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[207]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[208]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[209]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[210]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[211]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[212]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[213]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[214]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[215]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[216]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[217]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[218]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[219]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[220]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[221]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[222]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[223]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[224]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[225]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[226]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[227]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[228]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[229]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[230]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[231]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[232]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[233]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[234]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[235]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[236]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[237]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[238]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[239]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[240]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[241]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[242]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[243]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[244]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[245]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[246]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[247]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[248]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[249]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[250]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[251]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[252]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[253]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[254]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[255]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[256]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[257]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[258]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[259]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[260]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[261]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[262]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[263]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[264]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[265]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[266]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[267]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[268]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[269]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[270]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[271]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[272]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[273]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[274]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[275]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[276]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[277]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[278]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[279]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[280]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[281]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[282]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[283]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[284]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[285]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[286]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[287]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[288]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[289]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[290]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[291]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[292]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[293]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[294]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[295]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[296]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[297]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[298]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[299]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[300]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[301]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[302]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[303]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[304]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[305]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[306]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[307]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[308]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[309]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[310]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[311]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[312]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[313]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[314]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[315]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[316]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[317]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[318]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[319]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[320]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[321]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[322]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[323]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[324]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[325]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[326]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[327]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[328]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[329]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[330]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[331]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[332]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[333]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[334]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[335]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[336]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[337]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[338]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[339]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[340]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[341]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[342]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[343]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[344]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[345]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[346]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[347]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[348]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[349]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[350]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[351]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[352]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[353]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[354]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[355]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[356]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[357]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[358]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[359]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[360]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[361]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[362]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[363]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[364]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[365]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[366]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[367]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[368]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[369]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[370]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[371]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[372]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[373]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[374]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[375]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[376]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[377]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[378]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[379]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[380]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[381]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[382]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[383]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[384]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[385]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[386]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[387]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[388]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[389]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[390]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[391]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[392]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[393]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[394]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[395]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[396]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[397]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[398]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[399]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[400]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[401]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[402]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[403]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[404]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[405]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[406]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[407]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[408]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[409]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[410]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[411]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[412]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[413]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[414]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[415]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[416]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[417]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[418]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[419]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[420]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[421]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[422]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[423]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[424]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[425]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[426]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[427]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[428]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[429]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[430]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[431]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[432]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[433]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[434]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[435]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[436]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[437]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[438]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "TX_reg_in[439]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[0]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[1]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[2]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[3]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[4]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[5]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[6]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[7]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[8]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[9]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[10]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[11]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[12]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[13]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[14]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[15]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[16]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[17]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[18]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[19]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[20]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[21]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[22]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[23]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[24]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[25]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[26]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[27]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[28]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[29]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[30]" at RS422_TX_8BIT_VER3.vhd(245)
Info (10041): Inferred latch for "SET_cnt_MAX[31]" at RS422_TX_8BIT_VER3.vhd(245)
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst12"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst12|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst12|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst12|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "15625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "18"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3125"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "72"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst12|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "SIGNAL_EXTENSION_RS422_TX" for hierarchy "SIGNAL_EXTENSION_RS422_TX:inst22"
Info (12128): Elaborating entity "RS422_TX_ADDRESS_DECODER" for hierarchy "RS422_TX_ADDRESS_DECODER:inst18"
Info (12128): Elaborating entity "LED_FPGA" for hierarchy "LED_FPGA:inst6"
Info (12128): Elaborating entity "LED_ADDRESS_DECODER" for hierarchy "LED_ADDRESS_DECODER:inst13"
Info (12128): Elaborating entity "DAC8803_8CH" for hierarchy "DAC8803_8CH:inst4"
Info (12128): Elaborating entity "DAC8803_BUFFER" for hierarchy "DAC8803_BUFFER:inst8"
Info (12128): Elaborating entity "DAC_ADDRESS_DECODER" for hierarchy "DAC_ADDRESS_DECODER:inst32"
Info (12128): Elaborating entity "ADC_ADDRESS_DECODER" for hierarchy "ADC_ADDRESS_DECODER:inst"
Info (12128): Elaborating entity "GATING_ENABLE" for hierarchy "GATING_ENABLE:inst9"
Warning (10492): VHDL Process Statement warning at Gating_Enable.vhd(58): signal "SM_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "DEADTIME_HB6" for hierarchy "DEADTIME_HB6:inst11"
Info (12128): Elaborating entity "DEAD_TIME" for hierarchy "DEADTIME_HB6:inst11|DEAD_TIME:inst"
Info (12128): Elaborating entity "GATING_COMPARATOR" for hierarchy "GATING_COMPARATOR:inst3"
Warning (10631): VHDL Process Statement warning at GATING_COMPARATOR.vhd(105): inferring latch(es) for signal or variable "SM_A1_REF", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at GATING_COMPARATOR.vhd(133): inferring latch(es) for signal or variable "SM_A2_REF", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at GATING_COMPARATOR.vhd(161): inferring latch(es) for signal or variable "SM_A3_REF", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at GATING_COMPARATOR.vhd(189): inferring latch(es) for signal or variable "SM_B1_REF", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at GATING_COMPARATOR.vhd(218): inferring latch(es) for signal or variable "SM_B2_REF", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at GATING_COMPARATOR.vhd(247): inferring latch(es) for signal or variable "SM_B3_REF", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "SM_B3_REF[0]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[1]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[2]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[3]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[4]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[5]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[6]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[7]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[8]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[9]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[10]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[11]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[12]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B3_REF[13]" at GATING_COMPARATOR.vhd(247)
Info (10041): Inferred latch for "SM_B2_REF[0]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[1]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[2]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[3]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[4]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[5]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[6]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[7]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[8]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[9]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[10]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[11]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[12]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B2_REF[13]" at GATING_COMPARATOR.vhd(218)
Info (10041): Inferred latch for "SM_B1_REF[0]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[1]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[2]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[3]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[4]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[5]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[6]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[7]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[8]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[9]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[10]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[11]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[12]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_B1_REF[13]" at GATING_COMPARATOR.vhd(189)
Info (10041): Inferred latch for "SM_A3_REF[0]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[1]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[2]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[3]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[4]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[5]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[6]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[7]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[8]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[9]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[10]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[11]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[12]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A3_REF[13]" at GATING_COMPARATOR.vhd(161)
Info (10041): Inferred latch for "SM_A2_REF[0]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[1]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[2]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[3]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[4]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[5]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[6]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[7]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[8]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[9]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[10]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[11]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[12]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A2_REF[13]" at GATING_COMPARATOR.vhd(133)
Info (10041): Inferred latch for "SM_A1_REF[0]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[1]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[2]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[3]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[4]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[5]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[6]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[7]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[8]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[9]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[10]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[11]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[12]" at GATING_COMPARATOR.vhd(105)
Info (10041): Inferred latch for "SM_A1_REF[13]" at GATING_COMPARATOR.vhd(105)
Info (12128): Elaborating entity "CARRIER_GENERATOR_HB6" for hierarchy "CARRIER_GENERATOR_HB6:inst5"
Info (12128): Elaborating entity "Bypass" for hierarchy "Bypass:inst29"
Info (12128): Elaborating entity "BUFFER_74F240" for hierarchy "BUFFER_74F240:inst30"
Info (12128): Elaborating entity "SM_FAULT_INDICATOR" for hierarchy "SM_FAULT_INDICATOR:inst15"
Warning (10492): VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(45): signal "SMA1_FAU_INDI_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(46): signal "SMA2_FAU_INDI_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(47): signal "SMA3_FAU_INDI_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(48): signal "SMB1_FAU_INDI_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(49): signal "SMB2_FAU_INDI_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(50): signal "SMB3_FAU_INDI_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "RS422_RX_8BIT_VER4" for hierarchy "RS422_RX_8BIT_VER4:inst7"
Warning (10492): VHDL Process Statement warning at RS422_RX_8BIT_VER4.vhd(68): signal "RX_INDICATOR_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at RS422_RX_8BIT_VER4.vhd(130): inferring latch(es) for signal or variable "Next_State", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Next_State.RECEVING" at RS422_RX_8BIT_VER4.vhd(130)
Info (10041): Inferred latch for "Next_State.START" at RS422_RX_8BIT_VER4.vhd(130)
Info (10041): Inferred latch for "Next_State.IDLE" at RS422_RX_8BIT_VER4.vhd(130)
Info (12128): Elaborating entity "SIGNAL_EXTENSION_RS422_RX" for hierarchy "SIGNAL_EXTENSION_RS422_RX:inst23"
Info (12128): Elaborating entity "RS422_RX_ADDRESS_DECODER" for hierarchy "RS422_RX_ADDRESS_DECODER:inst24"
Info (12128): Elaborating entity "FAN" for hierarchy "FAN:inst27"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h224.tdf
    Info (12023): Found entity 1: altsyncram_h224
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_npb.tdf
    Info (12023): Found entity 1: mux_npb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nhi.tdf
    Info (12023): Found entity 1: cntr_nhi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Error (265013): Can't open SignalTap II Logic Analyzer. Verify that the license file exists and is stored in the correct location. If you are using the Quartus II Web Edition software, you must turn on the TalkBack feature to use the SignalTap II Logic Analyzer.
Warning (276027): Inferred dual-clock RAM node "RS422_TX_8BIT_VER3:inst26|TX_VOL3_reg_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RS422_TX_8BIT_VER3:inst26|TX_VOL6_reg_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RS422_TX_8BIT_VER3:inst26|TX_VOL2_reg_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RS422_TX_8BIT_VER3:inst26|TX_VOL5_reg_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RS422_TX_8BIT_VER3:inst26|TX_VOL1_reg_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RS422_TX_8BIT_VER3:inst26|TX_VOL4_reg_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RS422_TX_8BIT_VER3:inst26|TX_VOL3_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 668
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 668
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RS422_TX_8BIT_VER3:inst26|TX_VOL6_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 668
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 668
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RS422_TX_8BIT_VER3:inst26|TX_VOL2_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 668
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 668
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RS422_TX_8BIT_VER3:inst26|TX_VOL5_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 668
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 668
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RS422_TX_8BIT_VER3:inst26|TX_VOL1_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 668
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 668
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RS422_TX_8BIT_VER3:inst26|TX_VOL4_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 668
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 668
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL3_reg_rtl_0"
Info (12133): Instantiated megafunction "RS422_TX_8BIT_VER3:inst26|altsyncram:TX_VOL3_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "668"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "668"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ple1.tdf
    Info (12023): Found entity 1: altsyncram_ple1
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 37 warnings
    Error: Peak virtual memory: 4877 megabytes
    Error: Processing ended: Wed Jun 12 16:52:57 2019
    Error: Elapsed time: 00:00:28
    Error: Total CPU time (on all processors): 00:00:24


