$date
	Sat Sep 28 08:17:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_adder_subtractor $end
$var wire 1 ! Borrow $end
$var wire 1 " Carry $end
$var wire 1 # Diff $end
$var wire 1 $ Sum $end
$var reg 1 % A $end
$var reg 1 & B $end
$scope module HA $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 " Carry $end
$var wire 1 $ Sum $end
$upscope $end
$scope module HS $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ! Borrow $end
$var wire 1 # Diff $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1$
1#
1!
1&
1(
#20
0!
0&
0(
1%
1'
#30
0$
1"
0#
1&
1(
#40
