QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_dwidth_converter_v2_1_27 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_dwidth_converter_v2_1_27 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:21 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_dwidth_converter_v2_1_27 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_dwidth_converter_v2_1_27/.cxl.verilog.axi_dwidth_converter_v2_1_27.axi_dwidth_converter_v2_1_27.lin64.cmf 
-- Compiling module axi_dwidth_converter_v2_1_27_a_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_b_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_r_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_w_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_axi_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_axi4lite_downsizer
-- Compiling module axi_dwidth_converter_v2_1_27_axi4lite_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_a_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_r_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_w_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_w_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_27_r_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_27_axi_upsizer
-- Compiling module axi_dwidth_converter_v2_1_27_top

Top level modules:
	axi_dwidth_converter_v2_1_27_top
End time: 11:32:21 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
