<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ste1440662768724" xml:lang="en-us">
  <title class="- topic/title ">GIC registers</title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the GIC registers.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="ste1440494027859.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">CPU interface registers</linktext><desc class="- topic/desc ">Each CPU interface block provides the interface for the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> core that interfaces with     a GIC distributor within the system.</desc></link><link class="- topic/link " format="dita" href="lau1467028866637.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AArch64 physical GIC CPU interface system register summary</linktext><desc class="- topic/desc ">The following table lists the AArch64 physical GIC CPU interface system 		registers that have <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> bits.</desc></link><link class="- topic/link " format="dita" href="pgt1470139323391.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Register 0, EL1</linktext><desc class="- topic/desc ">The ICC_AP0R0_EL1 provides information about Group 0 active 		priorities.</desc></link><link class="- topic/link " format="dita" href="zkn1470139413326.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Register 0 EL1</linktext><desc class="- topic/desc ">The ICC_AP1R0_EL1 provides information about Group 1 active 		priorities.</desc></link><link class="- topic/link " format="dita" href="lau1469181709121.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_BPR0_EL1, Interrupt Controller Binary Point Register 0, EL1</linktext><desc class="- topic/desc ">ICC_BPR0_EL1 defines the point at which the priority value fields split 		into two parts, the group priority field and the subpriority field. The group priority field 		determines Group 0 interrupt preemption.</desc></link><link class="- topic/link " format="dita" href="lau1469181855355.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_BPR1_EL1, Interrupt Controller Binary Point Register 1, EL1</linktext><desc class="- topic/desc ">ICC_BPR1_EL1 defines the point at which the priority value fields split 		into two parts, the group priority field and the subpriority field. The group priority field 		determines Group 1 interrupt preemption.</desc></link><link class="- topic/link " format="dita" href="lau1469184261367.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_CTLR_EL1, Interrupt Controller Control Register, EL1</linktext><desc class="- topic/desc ">ICC_CTLR_EL1 controls aspects of the behavior of the GIC CPU interface 		and provides information about the features implemented.</desc></link><link class="- topic/link " format="dita" href="lau1469184763973.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_CTLR_EL3, Interrupt Controller Control Register, EL3</linktext><desc class="- topic/desc ">ICC_CTLR_EL3 controls aspects of the behavior of the GIC CPU interface 		and provides information about the features implemented.</desc></link><link class="- topic/link " format="dita" href="lau1469184479230.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_SRE_EL1, Interrupt Controller System Register Enable Register, EL1</linktext><desc class="- topic/desc ">ICC_SRE_EL1 controls whether the System register interface or the 		memory-mapped interface to the GIC CPU interface is used for EL0 and EL1.</desc></link><link class="- topic/link " format="dita" href="lau1469184656964.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_SRE_EL2, Interrupt Controller System Register Enable register, EL2</linktext><desc class="- topic/desc ">ICC_SRE_EL2 controls whether the system register interface or the 		memory-mapped interface to the GIC CPU interface is used for EL2.</desc></link><link class="- topic/link " format="dita" href="lau1469184828168.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICC_SRE_EL3, Interrupt Controller System Register Enable register, EL3</linktext><desc class="- topic/desc ">ICC_SRE_EL3 controls whether the System register interface or the 		memory-mapped interface to the GIC CPU interface is used for EL3.</desc></link><link class="- topic/link " format="dita" href="lau1467029066939.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AArch64 virtual GIC CPU interface register summary</linktext><desc class="- topic/desc ">The following table describes the AArch64 virtual GIC CPU interface system registers that have <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> bits.</desc></link><link class="- topic/link " format="dita" href="iqh1470139554217.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICV_AP0R0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Register 0, EL1</linktext><desc class="- topic/desc ">The ICV_AP0R0_EL1 register provides information about virtual Group 0 		active priorities.</desc></link><link class="- topic/link " format="dita" href="tpr1470139605772.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Register 0, EL1</linktext><desc class="- topic/desc ">The ICV_AP1R0_EL1 register provides information about virtual Group 1 		active priorities.</desc></link><link class="- topic/link " format="dita" href="ism1470217229198.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICV_BPR0_EL1, Interrupt Controller Virtual Binary Point Register 0, EL1</linktext><desc class="- topic/desc ">ICV_BPR0_EL1 defines the point at which the priority value fields split 		into two parts, the group priority field and the subpriority field. The group priority field 		determines virtual Group 0 interrupt preemption.</desc></link><link class="- topic/link " format="dita" href="jvp1470217252179.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICV_BPR1_EL1, Interrupt Controller Virtual Binary Point Register 1, EL1</linktext><desc class="- topic/desc ">ICV_BPR1_EL1 defines the point at which the priority value fields split 		into two parts, the group priority field and the subpriority field. The group priority field 		determines virtual Group 1 interrupt preemption.</desc></link><link class="- topic/link " format="dita" href="lau1469184875468.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICV_CTLR_EL1, Interrupt Controller Virtual Control Register, EL1</linktext><desc class="- topic/desc ">ICV_CTLR_EL1 controls aspects of the behavior of the GIC virtual CPU 		interface and provides information about the features implemented.</desc></link><link class="- topic/link " format="dita" href="lau1467029132174.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">AArch64 virtual interface control system register summary</linktext><desc class="- topic/desc ">The following table lists the AArch64 virtual interface control system 		registers that have <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> bits.</desc></link><link class="- topic/link " format="dita" href="qae1470139654006.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICH_AP0R0_EL2, Interrupt Controller Hyp Active Priorities Group 0 Register 0, EL2</linktext><desc class="- topic/desc ">The ICH_AP0R0_EL2 provides information about Group 0 active priorities 		for EL2.</desc></link><link class="- topic/link " format="dita" href="edo1470139751823.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICH_AP1R0_EL2, Interrupt Controller Hyp Active Priorities Group 1 Register 0, EL2</linktext><desc class="- topic/desc ">The ICH_AP1R0_EL2 provides information about Group 1 active priorities 		for EL2.</desc></link><link class="- topic/link " format="dita" href="lau1469184932288.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2</linktext><desc class="- topic/desc ">ICH_HCR_EL2 controls the environment for VMs.</desc></link><link class="- topic/link " format="dita" href="lau1469184979712.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICH_VMCR_EL2, Interrupt Controller Virtual Machine Control Register, EL2</linktext><desc class="- topic/desc ">ICH_VMCR_EL2 enables the hypervisor to save and restore the virtual 		machine view of the GIC state.</desc></link><link class="- topic/link " format="dita" href="lau1469185142151.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ICH_VTR_EL2, Interrupt Controller VGIC Type Register, EL2</linktext><desc class="- topic/desc ">ICH_VTR_EL2 reports supported GIC virtualization features.</desc></link></linkpool></linkpool></related-links></reference>