{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 22:06:57 2020 " "Info: Processing started: Sat Jun 06 22:06:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Complet -c Add_Complet " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Complet -c Add_Complet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Electro Fatal/Desktop/EMSI/S2/CIRCUIT NUMERIQUES/TP/Mini-Project/MP/Add_Complet.tdf " "Warning: Can't analyze file -- file C:/Users/Electro Fatal/Desktop/EMSI/S2/CIRCUIT NUMERIQUES/TP/Mini-Project/MP/Add_Complet.tdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add_Complet.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Add_Complet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Complet " "Info: Found entity 1: Add_Complet" {  } { { "Add_Complet.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/EMSI/S2/CIRCUIT NUMERIQUES/TP/Mini-Project/HMT/Add_Complet.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add_demi.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Add_demi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add_demi " "Info: Found entity 1: Add_demi" {  } { { "Add_demi.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/EMSI/S2/CIRCUIT NUMERIQUES/TP/Mini-Project/HMT/Add_demi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add-4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Add-4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add-4bit " "Info: Found entity 1: Add-4bit" {  } { { "Add-4bit.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/EMSI/S2/CIRCUIT NUMERIQUES/TP/Mini-Project/HMT/Add-4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/EMSI/S2/CIRCUIT NUMERIQUES/TP/Mini-Project/HMT/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add-4bit-2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Add-4bit-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add-4bit-2 " "Info: Found entity 1: Add-4bit-2" {  } { { "Add-4bit-2.bdf" "" { Schematic "C:/Users/Electro Fatal/Desktop/EMSI/S2/CIRCUIT NUMERIQUES/TP/Mini-Project/HMT/Add-4bit-2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Add_Complet " "Info: Elaborating entity \"Add_Complet\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 22:06:58 2020 " "Info: Processing ended: Sat Jun 06 22:06:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
