memory map for IO:

0x0000 - CPU control registers

bit 0 - DMA enable

0x0001 - DMA source address low
0x0002 - DMA source address high & 1-bit count
0x0003 - DMA destination address low
0x0004 - DMA destination address high
0x0005 - DMA length

0x0006 - GPU registers

bit 0 - GPU enable
bit 1 - GPU interrupt enable
bit 2 - GPU status

0x0007 - APU control registers

bit 0 - APU enable
bit 1 - channel 0 enable
bit 2 - channel 1 enable
bit 3 - channel 2 enable
bit 4 - channel 3 enable
bit 5 - channel 4 enable
bit 6 - channel 5 enable
bit 7 - channel 6 enable
bit 8 - channel 7 enable

for the APU loop mode:
0 - play once
1 - loop

for the address high & flags register:
bits 0 - 10: address high
bit 13: reset (resets the sample offset to 0)
bit 14: 8/16-bit PCM or synth/noise
bit 15: loop mode

APU channel 1:
0x0008 - source address low
0x0009 - source address high, 1-bit reset, 1-bit 8/16-bit PCM flag & 1-bit loop mode
0x000A - panning & volume
0x000B - sample rate
0x000C - length
0x000D - loop offset

APU channel 2:
0x000E - source address low
0x000F - source address high, 1-bit reset, 1-bit 8/16-bit PCM flag & 1-bit loop mode
0x0010 - panning & volume
0x0011 - sample rate
0x0012 - length
0x0013 - loop offset

APU channel 3:
0x0014 - sample rate
0x0015 - panning & volume
0x0016 - 3 bits unused, 1-bit noise flag, 1-bit reset, 6-bit frequency sweep, 6-bit volume sweep
0x0017 - 8-bit frequency sweep counter, 8-bit volume sweep counter

APU channel 4:
0x0018 - sample rate
0x0019 - panning & volume
0x001A - 3 bits unused, 1-bit noise flag, 1-bit reset, 5-bit frequency sweep, 1-bit frequency up/down, 5-bit volume sweep, 1-bit volume up/down
0x001B - 8-bit frequency sweep counter, 8-bit volume sweep counter

APU channel 5:
0x001C - sample rate
0x001D - panning & volume
0x001E - 3 bits unused, 1-bit noise flag, 1-bit reset, 6-bit frequency sweep, 6-bit volume sweep
0x001F - 8-bit frequency sweep counter, 8-bit volume sweep counter

APU channel 6:
0x0020 - sample rate
0x0021 - panning & volume
0x0022 - 3 bits unused, 1-bit noise flag, 1-bit reset, 6-bit frequency sweep, 6-bit volume sweep
0x0023 - 8-bit frequency sweep counter, 8-bit volume sweep counter

APU channel 7:
0x0024 - sample rate
0x0025 - panning & volume
0x0026 - 3 bits unused, 1-bit noise flag, 1-bit reset, 6-bit frequency sweep, 6-bit volume sweep
0x0027 - 8-bit frequency sweep counter, 8-bit volume sweep counter

APU channel 8:
0x0028 - sample rate
0x0029 - panning & volume
0x002A - 3 bits unused, 1-bit noise flag, 1-bit reset, 6-bit frequency sweep, 6-bit volume sweep
0x002B - 8-bit frequency sweep counter, 8-bit volume sweep counter

0x0038 - controller input

bit 0 - d-pad left
bit 1 - d-pad right
bit 2 - d-pad up
bit 3 - d-pad down
bit 4 - A (button down)
bit 5 - B (button right)
bit 6 - X (button left)
bit 7 - Y (button up)
bit 8 - LB (left bumper)
bit 9 - RB (right bumper)
bit 10 - start
bit 11 - select

39, 3A, 3B, 3C, 3D, 3E - scroll set and origin set 1
3F, 40, 41, 42, 43, 44 - scroll set and origin set 2
45, 46, 47, 48, 49, 4A - scroll set and origin set 3
4B, 4C, 4D, 4E, 4F, 50 - scroll set and origin set 4
51, 52, 53, 54, 55, 56 - scroll set and origin set 5
57, 58, 59, 5A, 5B, 5C - scroll set and origin set 6
5D, 5E, 5F, 60, 61, 62 - scroll set and origin set 7
63, 64, 65, 66, 67, 68 - scroll set and origin set 8

69 - unused

6A, 6B - frame interrupt jump address

6C - 6-bit global brightness, 2 bits unused & palette bright/dark control
6D - palette brightness 1
6E - palette brightness 2
6F - palette brightness 3

interrupt address registers

address is 15-bit with last bit being enable

70 - IA0
72 - IA1
74 - IA2
76 - IA3
78 - IA4
7A - IA5
7C - IA6
7E - IA7

80 - FF

8-bit PCM wavetable data, split into 8 32-sample blocks