// Seed: 2422097698
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input logic id_0
);
  bit id_2, id_3;
  always_ff id_2 = 1;
  initial id_2 <= id_0;
  tri id_4, id_5, id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4
  );
  assign id_4 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_4 = -1'h0;
  id_5(
      id_3
  );
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12 = id_6;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8
  );
endmodule
