{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434340303914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434340303914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 15 00:51:43 2015 " "Processing started: Mon Jun 15 00:51:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434340303914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434340303914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434340303914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1434340304152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memdata_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file meminst_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-rtl " "Found design unit 1: mux32to1-rtl" {  } { { "mux32to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304580 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "mux32to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec5p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec5to1-rtl " "Found design unit 1: dec5to1-rtl" {  } { { "dec5p1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304582 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec5to1 " "Found entity 1: dec5to1" {  } { { "dec5p1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array32.vhd 2 0 " "Found 2 design units, including 0 entities, in source file array32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array32 " "Found design unit 1: array32" {  } { { "array32.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304584 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 array32-body " "Found design unit 2: array32-body" {  } { { "array32.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304587 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub-rtl " "Found design unit 1: addSub-rtl" {  } { { "addSub.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304589 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addSub.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behavioral " "Found design unit 1: mux2to1-behavioral" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304591 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "PC.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304593 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regBank-rtl " "Found design unit 1: regBank-rtl" {  } { { "regBank.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304596 ""} { "Info" "ISGN_ENTITY_NAME" "1 regBank " "Found entity 1: regBank" {  } { { "regBank.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalextensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalExtensor-rtl " "Found design unit 1: signalExtensor-rtl" {  } { { "signalExtensor.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304598 ""} { "Info" "ISGN_ENTITY_NAME" "1 signalExtensor " "Found entity 1: signalExtensor" {  } { { "signalExtensor.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304600 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-rtl " "Found design unit 1: flipflop-rtl" {  } { { "flipflop.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304601 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304603 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opULA-rtl " "Found design unit 1: opULA-rtl" {  } { { "opULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304605 ""} { "Info" "ISGN_ENTITY_NAME" "1 opULA " "Found entity 1: opULA" {  } { { "opULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-rtl " "Found design unit 1: MIPS-rtl" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304607 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meminst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meminst-SYN " "Found design unit 1: meminst-SYN" {  } { { "memInst.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304610 ""} { "Info" "ISGN_ENTITY_NAME" "1 memInst " "Found entity 1: memInst" {  } { { "memInst.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304612 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434340304612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434340304612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434340304653 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outf MIPS.vhd(8) " "VHDL Signal Declaration warning at MIPS.vhd(8): used implicit default value for signal \"outf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1434340304654 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_ULA_over MIPS.vhd(27) " "Verilog HDL or VHDL warning at MIPS.vhd(27): object \"sig_ULA_over\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434340304655 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_lerMem_2 MIPS.vhd(27) " "Verilog HDL or VHDL warning at MIPS.vhd(27): object \"sig_lerMem_2\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434340304655 "|MIPS"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "6 5 MIPS.vhd(351) " "VHDL expression error at MIPS.vhd(351): expression has 6 elements, but must have 5 elements" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 351 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1434340304667 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1434340304669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434340304776 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 15 00:51:44 2015 " "Processing ended: Mon Jun 15 00:51:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434340304776 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434340304776 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434340304776 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434340304776 ""}
