[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 2403 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2599685 heartbeat IPC: 3.847 cumulative IPC: 3.847 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5166838 heartbeat IPC: 3.895 cumulative IPC: 3.871 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 7766894 heartbeat IPC: 3.846 cumulative IPC: 3.863 (Simulation time: 00 hr 01 min 33 sec)
Warmup finished CPU 0 instructions: 40000000 cycles: 10620713 cumulative IPC: 3.766 (Simulation time: 00 hr 02 min 08 sec)
Warmup complete CPU 0 instructions: 40000000 cycles: 10620713 cumulative IPC: 3.766 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 10620714 heartbeat IPC: 3.504 cumulative IPC: 4 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 32627332 heartbeat IPC: 0.4544 cumulative IPC: 0.4544 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 55494205 heartbeat IPC: 0.4373 cumulative IPC: 0.4457 (Simulation time: 00 hr 07 min 41 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 85953758 heartbeat IPC: 0.3283 cumulative IPC: 0.3982 (Simulation time: 00 hr 11 min 29 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 108941831 heartbeat IPC: 0.435 cumulative IPC: 0.4068 (Simulation time: 00 hr 14 min 17 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 133294790 heartbeat IPC: 0.4106 cumulative IPC: 0.4076 (Simulation time: 00 hr 17 min 20 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 172602251 heartbeat IPC: 0.2544 cumulative IPC: 0.3704 (Simulation time: 00 hr 22 min 15 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 182140426 heartbeat IPC: 1.048 cumulative IPC: 0.4081 (Simulation time: 00 hr 23 min 29 sec)
Heartbeat CPU 0 instructions: 120000016 cycles: 195937072 heartbeat IPC: 0.7248 cumulative IPC: 0.4317 (Simulation time: 00 hr 25 min 11 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 204670838 heartbeat IPC: 1.145 cumulative IPC: 0.4638 (Simulation time: 00 hr 26 min 21 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 208146020 cumulative IPC: 0.4804 (Simulation time: 00 hr 28 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 208146020 cumulative IPC: 0.4804 (Simulation time: 00 hr 28 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/wzz/ChampSim/traces/621.wrf_s-6673B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4804 instructions: 100000001 cycles: 208146020
CPU 0 Branch Prediction Accuracy: 94.95% MPKI: 2.23 Average ROB Occupancy at Mispredict: 191.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00064
BRANCH_INDIRECT: 2e-05
BRANCH_CONDITIONAL: 2.224
BRANCH_DIRECT_CALL: 0.00286
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00239

cpu0->cpu0_STLB TOTAL        ACCESS:     159846 HIT:     139589 MISS:      20257 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     159846 HIT:     139589 MISS:      20257 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.26 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3691448 HIT:    1845056 MISS:    1846392 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2273554 HIT:     695681 MISS:    1577873 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     425396 HIT:     159757 MISS:     265639 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     981009 HIT:     980779 MISS:        230 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      11489 HIT:       8839 MISS:       2650 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 304.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10829702 HIT:   10822085 MISS:       7617 MSHR_MERGE:       3325
cpu0->cpu0_L1I LOAD         ACCESS:   10829702 HIT:   10822085 MISS:       7617 MSHR_MERGE:       3325
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 323.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31264857 HIT:   25338912 MISS:    5925945 MSHR_MERGE:    3219777
cpu0->cpu0_L1D LOAD         ACCESS:   25354129 HIT:   21122392 MISS:    4231737 MSHR_MERGE:    1962464
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5890390 HIT:    4207828 MISS:    1682562 MSHR_MERGE:    1257156
cpu0->cpu0_L1D TRANSLATION  ACCESS:      20338 HIT:       8692 MISS:      11646 MSHR_MERGE:        157
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 216.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8929432 HIT:    8929042 MISS:        390 MSHR_MERGE:        276
cpu0->cpu0_ITLB LOAD         ACCESS:    8929432 HIT:    8929042 MISS:        390 MSHR_MERGE:        276
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 477.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30164984 HIT:   29938711 MISS:     226273 MSHR_MERGE:      66541
cpu0->cpu0_DTLB LOAD         ACCESS:   30164984 HIT:   29938711 MISS:     226273 MSHR_MERGE:      66541
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.48 cycles
cpu0->LLC TOTAL        ACCESS:    2541848 HIT:     885965 MISS:    1655883 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1577873 HIT:     175401 MISS:    1402472 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     265639 HIT:      16683 MISS:     248956 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     695686 HIT:     693591 MISS:       2095 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2650 HIT:        290 MISS:       2360 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 311.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38835
  ROW_BUFFER_MISS:    1614451
  AVG DBUS CONGESTED CYCLE: 18.58
Channel 0 WQ ROW_BUFFER_HIT:      53297
  ROW_BUFFER_MISS:     542472
  FULL:          0
Channel 0 REFRESHES ISSUED:      17343
