
ubuntu-preinstalled/kbd_mode:     file format elf32-littlearm


Disassembly of section .init:

0000076c <.init>:
 76c:	push	{r3, lr}
 770:	bl	b6c <__snprintf_chk@plt+0x2d4>
 774:	pop	{r3, pc}

Disassembly of section .plt:

00000778 <strcmp@plt-0x14>:
 778:	push	{lr}		; (str lr, [sp, #-4]!)
 77c:	ldr	lr, [pc, #4]	; 788 <strcmp@plt-0x4>
 780:	add	lr, pc, lr
 784:	ldr	pc, [lr, #8]!
 788:	andeq	r1, r1, r0, ror #15

0000078c <strcmp@plt>:
 78c:	add	ip, pc, #0, 12
 790:	add	ip, ip, #69632	; 0x11000
 794:	ldr	pc, [ip, #2016]!	; 0x7e0

00000798 <__cxa_finalize@plt>:
 798:	add	ip, pc, #0, 12
 79c:	add	ip, ip, #69632	; 0x11000
 7a0:	ldr	pc, [ip, #2008]!	; 0x7d8

000007a4 <dcgettext@plt>:
 7a4:	add	ip, pc, #0, 12
 7a8:	add	ip, ip, #69632	; 0x11000
 7ac:	ldr	pc, [ip, #2000]!	; 0x7d0

000007b0 <__stack_chk_fail@plt>:
 7b0:	add	ip, pc, #0, 12
 7b4:	add	ip, ip, #69632	; 0x11000
 7b8:	ldr	pc, [ip, #1992]!	; 0x7c8

000007bc <textdomain@plt>:
 7bc:	add	ip, pc, #0, 12
 7c0:	add	ip, ip, #69632	; 0x11000
 7c4:	ldr	pc, [ip, #1984]!	; 0x7c0

000007c8 <ioctl@plt>:
 7c8:	add	ip, pc, #0, 12
 7cc:	add	ip, ip, #69632	; 0x11000
 7d0:	ldr	pc, [ip, #1976]!	; 0x7b8

000007d4 <__libc_start_main@plt>:
 7d4:	add	ip, pc, #0, 12
 7d8:	add	ip, ip, #69632	; 0x11000
 7dc:	ldr	pc, [ip, #1968]!	; 0x7b0

000007e0 <strerror@plt>:
 7e0:	add	ip, pc, #0, 12
 7e4:	add	ip, ip, #69632	; 0x11000
 7e8:	ldr	pc, [ip, #1960]!	; 0x7a8

000007ec <__vfprintf_chk@plt>:
 7ec:	add	ip, pc, #0, 12
 7f0:	add	ip, ip, #69632	; 0x11000
 7f4:	ldr	pc, [ip, #1952]!	; 0x7a0

000007f8 <__gmon_start__@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #69632	; 0x11000
 800:	ldr	pc, [ip, #1944]!	; 0x798

00000804 <open@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #69632	; 0x11000
 80c:	ldr	pc, [ip, #1936]!	; 0x790

00000810 <exit@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #69632	; 0x11000
 818:	ldr	pc, [ip, #1928]!	; 0x788

0000081c <getopt@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1920]!	; 0x780

00000828 <__errno_location@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1912]!	; 0x778

00000834 <__printf_chk@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1904]!	; 0x770

00000840 <__fprintf_chk@plt>:
 840:			; <UNDEFINED> instruction: 0x46c04778
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #69632	; 0x11000
 84c:	ldr	pc, [ip, #1892]!	; 0x764

00000850 <setlocale@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1884]!	; 0x75c

0000085c <strrchr@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #69632	; 0x11000
 864:	ldr	pc, [ip, #1876]!	; 0x754

00000868 <bindtextdomain@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #69632	; 0x11000
 870:	ldr	pc, [ip, #1868]!	; 0x74c

00000874 <isatty@plt>:
 874:	add	ip, pc, #0, 12
 878:	add	ip, ip, #69632	; 0x11000
 87c:	ldr	pc, [ip, #1860]!	; 0x744

00000880 <abort@plt>:
 880:	add	ip, pc, #0, 12
 884:	add	ip, ip, #69632	; 0x11000
 888:	ldr	pc, [ip, #1852]!	; 0x73c

0000088c <close@plt>:
 88c:	add	ip, pc, #0, 12
 890:	add	ip, ip, #69632	; 0x11000
 894:	ldr	pc, [ip, #1844]!	; 0x734

00000898 <__snprintf_chk@plt>:
 898:	add	ip, pc, #0, 12
 89c:	add	ip, ip, #69632	; 0x11000
 8a0:	ldr	pc, [ip, #1836]!	; 0x72c

Disassembly of section .text:

000008a4 <.text>:
     8a4:	svcmi	0x00f0e92d
     8a8:			; <UNDEFINED> instruction: 0xf8dfb087
     8ac:			; <UNDEFINED> instruction: 0x460d9230
     8b0:	strmi	r4, [r6], -fp, lsl #23
     8b4:	stmdavs	ip, {r0, r3, r4, r5, r6, r7, sl, lr}
     8b8:			; <UNDEFINED> instruction: 0xf859212f
     8bc:	strtmi	r3, [r0], -r3
     8c0:	ldmdavs	fp, {r8, r9, ip, pc}
     8c4:			; <UNDEFINED> instruction: 0xf7ff9305
     8c8:	smlabtlt	r0, sl, pc, lr	; <UNPREDICTABLE>
     8cc:	blmi	fe1479e4 <progname@@Base+0xfe1359d8>
     8d0:	stmibmi	r5, {r1, r2, sp}
     8d4:			; <UNDEFINED> instruction: 0xf8594f85
     8d8:	ldrbtmi	r3, [r9], #-3
     8dc:	movwls	r4, #5247	; 0x147f
     8e0:			; <UNDEFINED> instruction: 0xf7ff601c
     8e4:	stmibmi	r2, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
     8e8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     8ec:	svc	0x00bcf7ff
     8f0:			; <UNDEFINED> instruction: 0xf7ff4638
     8f4:	cdpcs	15, 0, cr14, cr2, cr4, {3}
     8f8:	sbchi	pc, r2, r0
     8fc:			; <UNDEFINED> instruction: 0xf04f4f7d
     900:	strbmi	r0, [r2], r0, lsl #16
     904:	ldrbtmi	r4, [pc], #-1604	; 90c <__snprintf_chk@plt+0x74>
     908:	bleq	7ca4c <progname@@Base+0x6aa40>
     90c:			; <UNDEFINED> instruction: 0x4629463a
     910:			; <UNDEFINED> instruction: 0xf7ff4630
     914:	mcrrne	15, 8, lr, r3, cr4
     918:	stmdacc	r3, {r1, r3, r5, ip, lr, pc}^
     91c:	ldmdale	ip!, {r1, r4, r5, fp, sp}^
     920:			; <UNDEFINED> instruction: 0xf000e8df
     924:	blvc	1edf6e4 <progname@@Base+0x1ecd6d8>
     928:	blvc	1edf71c <progname@@Base+0x1ecd710>
     92c:	blvc	1edf720 <progname@@Base+0x1ecd714>
     930:	blvc	1edf724 <progname@@Base+0x1ecd718>
     934:	blvc	1edf728 <progname@@Base+0x1ecd71c>
     938:	blvc	1edf72c <progname@@Base+0x1ecd720>
     93c:	blvc	1edf730 <progname@@Base+0x1ecd724>
     940:	blvc	1a5f734 <progname@@Base+0x1a4d728>
     944:			; <UNDEFINED> instruction: 0x667b7b7b
     948:	blvc	1edf73c <progname@@Base+0x1ecd730>
     94c:	blvc	1edf6d8 <progname@@Base+0x1ecd6cc>
     950:	blvc	1edf744 <progname@@Base+0x1ecd738>
     954:	andseq	r7, sl, ip, asr fp
     958:	cmple	lr, r0, lsl #24
     95c:			; <UNDEFINED> instruction: 0x4629463a
     960:	movwcs	r4, #13872	; 0x3630
     964:			; <UNDEFINED> instruction: 0xf7ff9303
     968:	strcs	lr, [r1], #-3930	; 0xfffff0a6
     96c:	bicsle	r1, r4, r3, asr #24
     970:			; <UNDEFINED> instruction: 0xf0004640
     974:	vmlsne.f16	s30, s11, s27	; <UNPREDICTABLE>
     978:			; <UNDEFINED> instruction: 0x2c00db66
     97c:			; <UNDEFINED> instruction: 0xf1bad071
     980:	cmple	r0, r0, lsl #30
     984:			; <UNDEFINED> instruction: 0xf644aa04
     988:	strtmi	r3, [r8], -r4, asr #2
     98c:	svc	0x001cf7ff
     990:			; <UNDEFINED> instruction: 0xf0402800
     994:	ldmib	sp, {r1, r2, r3, r7, pc}^
     998:	addmi	r3, fp, #-1073741824	; 0xc0000000
     99c:	stmdbcs	r3, {r0, r2, r4, ip, lr, pc}
     9a0:	blcs	74a9c <progname@@Base+0x62a90>
     9a4:	blmi	1534e98 <progname@@Base+0x1522e8c>
     9a8:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     9ac:			; <UNDEFINED> instruction: 0xf0006820
     9b0:	ldmdbmi	r2, {r0, r6, r8, fp, ip, sp, lr, pc}^
     9b4:	andcs	r2, r0, r5, lsl #4
     9b8:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
     9bc:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     9c0:	strmi	r2, [r2], -r1, lsl #2
     9c4:			; <UNDEFINED> instruction: 0xf7ff4620
     9c8:	blls	3c6c8 <progname@@Base+0x2a6bc>
     9cc:	bls	1489d4 <progname@@Base+0x1369c8>
     9d0:	addsmi	r6, sl, #1769472	; 0x1b0000
     9d4:	andlt	sp, r7, pc, ror r1
     9d8:	svchi	0x00f0e8bd
     9dc:	movwcs	fp, #2540	; 0x9ec
     9e0:	movwls	r2, #13313	; 0x3401
     9e4:	stmiblt	r4, {r1, r4, r7, r8, r9, sl, sp, lr, pc}^
     9e8:	strcs	r2, [r1], #-770	; 0xfffffcfe
     9ec:	str	r9, [sp, r3, lsl #6]
     9f0:	beq	7cb34 <progname@@Base+0x6ab28>
     9f4:	stmiblt	r4, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
     9f8:	andlt	pc, ip, sp, asr #17
     9fc:	str	r2, [r5, r1, lsl #8]
     a00:			; <UNDEFINED> instruction: 0xf8594b3f
     a04:			; <UNDEFINED> instruction: 0xf8d33003
     a08:			; <UNDEFINED> instruction: 0xf1b88000
     a0c:	andle	r0, r4, r0, lsl #30
     a10:	mulcc	r0, r8, r8
     a14:			; <UNDEFINED> instruction: 0xf47f2b00
     a18:			; <UNDEFINED> instruction: 0xf000af79
     a1c:	blcs	fef10 <progname@@Base+0xecf04>
     a20:	stmdbcs	r1, {r0, r8, ip, lr, pc}
     a24:			; <UNDEFINED> instruction: 0x4628d1bf
     a28:			; <UNDEFINED> instruction: 0xf6449a03
     a2c:			; <UNDEFINED> instruction: 0xf7ff3145
     a30:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
     a34:			; <UNDEFINED> instruction: 0xf7ffd0c9
     a38:	bmi	cbc620 <progname@@Base+0xcaa614>
     a3c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     a40:			; <UNDEFINED> instruction: 0xf0002001
     a44:			; <UNDEFINED> instruction: 0xe7c0fad5
     a48:	andcs	r4, r5, #770048	; 0xbc000
     a4c:	ldrbtmi	r2, [r9], #-0
     a50:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     a54:	strmi	r2, [r2], -r0, lsl #2
     a58:			; <UNDEFINED> instruction: 0xf0002001
     a5c:			; <UNDEFINED> instruction: 0x2c00fac9
     a60:	strtmi	sp, [r8], -sp, lsl #3
     a64:			; <UNDEFINED> instruction: 0xf644aa03
     a68:			; <UNDEFINED> instruction: 0xf7ff3144
     a6c:	bllt	123c52c <progname@@Base+0x122a520>
     a70:	stmdbls	r3, {r1, r2, r5, r8, r9, fp, lr}
     a74:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     a78:			; <UNDEFINED> instruction: 0xf0006818
     a7c:	sbfx	pc, fp, #17, #5
     a80:	stmdavs	r8!, {r0, r1, r5, r8, fp, lr}^
     a84:			; <UNDEFINED> instruction: 0xf7ff4479
     a88:	strmi	lr, [r7], -r2, lsl #29
     a8c:			; <UNDEFINED> instruction: 0xf47f2800
     a90:	stmdbmi	r0!, {r0, r2, r4, r5, r8, r9, sl, fp, sp, pc}
     a94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     a98:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     a9c:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}
     aa0:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
     aa4:	andcs	r4, r1, r1, lsl #12
     aa8:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     aac:			; <UNDEFINED> instruction: 0xf7ff4638
     ab0:			; <UNDEFINED> instruction: 0xf7ffeeb0
     ab4:	bmi	67c5a4 <progname@@Base+0x66a598>
     ab8:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     abc:			; <UNDEFINED> instruction: 0xf0004650
     ac0:			; <UNDEFINED> instruction: 0xe768fa97
     ac4:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
     ac8:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
     acc:	andcs	r6, r1, r1, lsl #16
     ad0:	blx	fe3bcad8 <progname@@Base+0xfe3aaacc>
     ad4:			; <UNDEFINED> instruction: 0xf7ffe7cc
     ad8:	svclt	0x0000ee6c
     adc:			; <UNDEFINED> instruction: 0x000116b0
     ae0:	andeq	r0, r0, r8, ror r0
     ae4:	andeq	r0, r0, r4, ror r0
     ae8:	andeq	r0, r0, lr, lsl #17
     aec:	strdeq	r0, [r0], -ip
     af0:	ldrdeq	r0, [r0], -sl
     af4:	strdeq	r0, [r0], -r2
     af8:	andeq	r0, r0, ip, ror r0
     afc:	muleq	r0, r0, r8
     b00:	muleq	r0, r4, r0
     b04:	andeq	r0, r0, r0, ror r8
     b08:			; <UNDEFINED> instruction: 0x000007b2
     b0c:	andeq	r0, r0, r8, lsl #1
     b10:	andeq	r0, r0, r8, asr r7
     b14:	andeq	r0, r0, sl, asr #14
     b18:	andeq	r0, r0, sl, asr #14
     b1c:	andeq	r0, r0, r0, lsl #15
     b20:	andeq	r0, r0, lr, ror #14
     b24:	bleq	3cc68 <progname@@Base+0x2ac5c>
     b28:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     b2c:	strbtmi	fp, [sl], -r2, lsl #24
     b30:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     b34:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     b38:	ldrmi	sl, [sl], #776	; 0x308
     b3c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     b40:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     b44:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     b48:			; <UNDEFINED> instruction: 0xf85a4b06
     b4c:	stmdami	r6, {r0, r1, ip, sp}
     b50:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     b54:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
     b58:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
     b5c:	andeq	r1, r1, ip, lsl #8
     b60:	andeq	r0, r0, r8, rrx
     b64:	andeq	r0, r0, r4, lsl #1
     b68:	andeq	r0, r0, ip, lsl #1
     b6c:	ldr	r3, [pc, #20]	; b88 <__snprintf_chk@plt+0x2f0>
     b70:	ldr	r2, [pc, #20]	; b8c <__snprintf_chk@plt+0x2f4>
     b74:	add	r3, pc, r3
     b78:	ldr	r2, [r3, r2]
     b7c:	cmp	r2, #0
     b80:	bxeq	lr
     b84:	b	7f8 <__gmon_start__@plt>
     b88:	andeq	r1, r1, ip, ror #7
     b8c:	andeq	r0, r0, r0, lsl #1
     b90:	blmi	1d2bb0 <progname@@Base+0x1c0ba4>
     b94:	bmi	1d1d7c <progname@@Base+0x1bfd70>
     b98:	addmi	r4, r3, #2063597568	; 0x7b000000
     b9c:	andle	r4, r3, sl, ror r4
     ba0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     ba4:	ldrmi	fp, [r8, -r3, lsl #2]
     ba8:	svclt	0x00004770
     bac:	andeq	r1, r1, r0, ror r4
     bb0:	andeq	r1, r1, ip, ror #8
     bb4:	andeq	r1, r1, r8, asr #7
     bb8:	andeq	r0, r0, r0, ror r0
     bbc:	blmi	252be4 <progname@@Base+0x240bd8>
     bc0:	bmi	251da8 <progname@@Base+0x23fd9c>
     bc4:	bne	651db8 <progname@@Base+0x63fdac>
     bc8:	addne	r4, r9, sl, ror r4
     bcc:	bicsvc	lr, r1, r1, lsl #22
     bd0:	andle	r1, r3, r9, asr #32
     bd4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     bd8:	ldrmi	fp, [r8, -r3, lsl #2]
     bdc:	svclt	0x00004770
     be0:	andeq	r1, r1, r4, asr #8
     be4:	andeq	r1, r1, r0, asr #8
     be8:	muleq	r1, ip, r3
     bec:	muleq	r0, r0, r0
     bf0:	blmi	2ae018 <progname@@Base+0x29c00c>
     bf4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     bf8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     bfc:	blmi	26f1b0 <progname@@Base+0x25d1a4>
     c00:	ldrdlt	r5, [r3, -r3]!
     c04:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     c08:			; <UNDEFINED> instruction: 0xf7ff6818
     c0c:			; <UNDEFINED> instruction: 0xf7ffedc6
     c10:	blmi	1c0b14 <progname@@Base+0x1aeb08>
     c14:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     c18:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     c1c:	andeq	r1, r1, lr, lsl #8
     c20:	andeq	r1, r1, ip, ror #6
     c24:	andeq	r0, r0, ip, rrx
     c28:	strdeq	r1, [r1], -sl
     c2c:	andeq	r1, r1, lr, ror #7
     c30:	svclt	0x0000e7c4
     c34:			; <UNDEFINED> instruction: 0x4604b510
     c38:	ldmdale	ip, {r0, r1, r8, fp, sp}
     c3c:			; <UNDEFINED> instruction: 0xf001e8df
     c40:	andeq	r1, pc, #1543503872	; 0x5c000000
     c44:	andcs	r4, r5, #229376	; 0x38000
     c48:	andcs	r4, r0, r9, ror r4
     c4c:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     c50:	strmi	r2, [r2], -r1, lsl #2
     c54:	pop	{r5, r9, sl, lr}
     c58:			; <UNDEFINED> instruction: 0xf7ff4010
     c5c:	stmdbmi	r9, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
     c60:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     c64:	stmdbmi	r8, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     c68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     c6c:	stmdbmi	r7, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     c70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     c74:	stmdbmi	r6, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     c78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     c7c:	svclt	0x0000e7e5
     c80:	strdeq	r0, [r0], -r8
     c84:	andeq	r0, r0, r6, lsl #9
     c88:	andeq	r0, r0, lr, lsr #9
     c8c:	andeq	r0, r0, lr, asr #8
     c90:	strdeq	r0, [r0], -r2
     c94:	andcs	fp, r5, #8, 10	; 0x2000000
     c98:	andcs	r4, r0, r8, lsl #22
     c9c:	ldrbtmi	r4, [fp], #-3080	; 0xfffff3f8
     ca0:	ldmdbpl	fp, {r3, r8, fp, lr}
     ca4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
     ca8:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     cac:	strmi	r2, [r2], -r1, lsl #2
     cb0:			; <UNDEFINED> instruction: 0xf7ff4620
     cb4:	andcs	lr, r1, r8, asr #27
     cb8:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     cbc:	andeq	r1, r1, r6, asr #5
     cc0:	andeq	r0, r0, ip, ror r0
     cc4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cc8:	tstcs	r2, r0, lsl r5
     ccc:			; <UNDEFINED> instruction: 0xf7ff4604
     cd0:	stmdacs	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
     cd4:	vldrlt	d13, [r0, #-0]
     cd8:	strtmi	r2, [r0], -r1, lsl #2
     cdc:	ldc	7, cr15, [r2, #1020]	; 0x3fc
     ce0:	ble	ffe0ace8 <progname@@Base+0xffdf8cdc>
     ce4:	tstcs	r0, r0, lsr #12
     ce8:	stc	7, cr15, [ip, #1020]	; 0x3fc
     cec:	rscvc	lr, r0, r0, asr #20
     cf0:	svclt	0x0000bd10
     cf4:	tstcs	r0, r4, lsl fp
     cf8:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
     cfc:	addlt	fp, r3, r0, lsr r5
     d00:			; <UNDEFINED> instruction: 0x4605589c
     d04:	andne	pc, r3, sp, lsl #17
     d08:	movwls	r6, #6179	; 0x1823
     d0c:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
     d10:	andcs	fp, r0, r0, lsr r9
     d14:	stmdavs	r3!, {r0, r9, fp, ip, pc}
     d18:			; <UNDEFINED> instruction: 0xd112429a
     d1c:	ldclt	0, cr11, [r0, #-12]!
     d20:			; <UNDEFINED> instruction: 0xf10d4628
     d24:			; <UNDEFINED> instruction: 0xf6440203
     d28:			; <UNDEFINED> instruction: 0xf7ff3133
     d2c:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
     d30:			; <UNDEFINED> instruction: 0xf89dd1ef
     d34:	stmdacc	r1, {r0, r1}
     d38:	svclt	0x008c2801
     d3c:	andcs	r2, r1, r0
     d40:			; <UNDEFINED> instruction: 0xf7ffe7e8
     d44:	svclt	0x0000ed36
     d48:	andeq	r1, r1, sl, ror #4
     d4c:	andeq	r0, r0, r8, ror r0
     d50:	mcrmi	5, 1, fp, cr9, cr0, {3}
     d54:	hvclt	33870	; 0x844e
     d58:			; <UNDEFINED> instruction: 0xf7ff4605
     d5c:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
     d60:			; <UNDEFINED> instruction: 0xf7ffdb38
     d64:	orrslt	pc, r0, #796	; 0x31c
     d68:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
     d6c:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
     d70:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
     d74:	and	r3, r2, r4, lsl #10
     d78:	bleq	13eed4 <progname@@Base+0x12cec8>
     d7c:			; <UNDEFINED> instruction: 0xf7ffb170
     d80:	cdpne	15, 0, cr15, cr4, cr3, {5}
     d84:			; <UNDEFINED> instruction: 0xf7ffdbf8
     d88:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
     d8c:	strtmi	sp, [r0], -ip, ror #3
     d90:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     d94:	bleq	13eef0 <progname@@Base+0x12cee4>
     d98:	mvnsle	r2, r0, lsl #16
     d9c:	strtmi	r4, [r0], -r4, lsl #12
     da0:			; <UNDEFINED> instruction: 0xffa8f7ff
     da4:	bicsle	r2, pc, r0, lsl #16
     da8:	cfstrscs	mvf3, [r3], {1}
     dac:	blmi	575590 <progname@@Base+0x563584>
     db0:	ldmdbmi	r5, {r0, r2, r9, sp}
     db4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     db8:			; <UNDEFINED> instruction: 0xf7ff681c
     dbc:	strdcs	lr, [r1, -r4]
     dc0:	strtmi	r4, [r0], -r2, lsl #12
     dc4:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     dc8:			; <UNDEFINED> instruction: 0xf7ff2001
     dcc:	strtmi	lr, [r0], -r2, lsr #26
     dd0:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     dd4:	andcs	r4, r5, #11264	; 0x2c00
     dd8:	andcs	r4, r0, ip, lsl #18
     ddc:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     de0:			; <UNDEFINED> instruction: 0xf7ff681c
     de4:	strtmi	lr, [fp], -r0, ror #25
     de8:	strmi	r2, [r2], -r1, lsl #2
     dec:			; <UNDEFINED> instruction: 0xf7ff4620
     df0:	andcs	lr, r1, sl, lsr #26
     df4:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
     df8:	andeq	r1, r1, r0, lsl r2
     dfc:	ldrdeq	r1, [r1], -r8
     e00:	andeq	r0, r0, r6, asr r5
     e04:	andeq	r0, r0, ip, ror r0
     e08:	andeq	r0, r0, r6, lsr r5
     e0c:	strdeq	r0, [r0], -sl
     e10:	svcmi	0x00f0e92d
     e14:			; <UNDEFINED> instruction: 0xf8dfb089
     e18:	mvfgesp	f0, #0.0
     e1c:			; <UNDEFINED> instruction: 0xf10d4a49
     e20:	stmdbmi	r9, {r2, r3, r9, fp}^
     e24:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
     e28:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
     e2c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
     e30:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
     e34:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
     e38:	ldrdmi	pc, [r0], -r9
     e3c:	movwgt	r3, #13572	; 0x3504
     e40:	andsvc	r4, sl, r3, asr #16
     e44:	strls	r2, [r7], #-768	; 0xfffffd00
     e48:			; <UNDEFINED> instruction: 0xf8ad4478
     e4c:	and	r3, r2, r9, lsl r0
     e50:	bleq	13efac <progname@@Base+0x12cfa0>
     e54:			; <UNDEFINED> instruction: 0xf7ffb1f8
     e58:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
     e5c:			; <UNDEFINED> instruction: 0xf7ffdbf8
     e60:	orrlt	pc, r8, r9, asr #30
     e64:			; <UNDEFINED> instruction: 0xf6444652
     e68:	strtmi	r3, [r0], -r4, asr #2
     e6c:	stc	7, cr15, [ip], #1020	; 0x3fc
     e70:	blle	24ae78 <progname@@Base+0x238e6c>
     e74:	blcs	e7a88 <progname@@Base+0xd5a7c>
     e78:	blcs	74fc4 <progname@@Base+0x62fb8>
     e7c:			; <UNDEFINED> instruction: 0xf1b7bf08
     e80:	svclt	0x00083fff
     e84:	rscle	r4, r3, r7, lsr #12
     e88:			; <UNDEFINED> instruction: 0xf7ff4620
     e8c:			; <UNDEFINED> instruction: 0xf855ed00
     e90:	stmdacs	r0, {r2, r8, r9, fp}
     e94:			; <UNDEFINED> instruction: 0xf8dfd1df
     e98:			; <UNDEFINED> instruction: 0xf10db0bc
     e9c:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
     ea0:	strd	r4, [r2], -fp
     ea4:	cfstr32cs	mvfx3, [sp, #-4]
     ea8:	movwcs	sp, #12327	; 0x3027
     eac:	ldrmi	r2, [r9], -r1, lsl #4
     eb0:	strlt	lr, [r0, #-2509]	; 0xfffff633
     eb4:			; <UNDEFINED> instruction: 0xf7ff4650
     eb8:			; <UNDEFINED> instruction: 0x4630ecf0
     ebc:			; <UNDEFINED> instruction: 0xff04f7ff
     ec0:	blle	ffbc86d8 <progname@@Base+0xffbb66cc>
     ec4:			; <UNDEFINED> instruction: 0xff16f7ff
     ec8:	bge	ed4f0 <progname@@Base+0xdb4e4>
     ecc:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
     ed0:			; <UNDEFINED> instruction: 0xf7ff4620
     ed4:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
     ed8:	blls	f7b04 <progname@@Base+0xe5af8>
     edc:	andsle	r2, lr, r3, lsl #22
     ee0:	svclt	0x00082b01
     ee4:	svccc	0x00fff1b7
     ee8:	strtmi	fp, [r7], -r8, lsl #30
     eec:			; <UNDEFINED> instruction: 0x4620d0da
     ef0:			; <UNDEFINED> instruction: 0xf7ff3501
     ef4:	stccs	12, cr14, [sp, #-816]	; 0xfffffcd0
     ef8:	blmi	5f565c <progname@@Base+0x5e3650>
     efc:	ldmdbmi	r7, {r0, r2, r9, sp}
     f00:			; <UNDEFINED> instruction: 0xf8582000
     f04:	ldrbtmi	r3, [r9], #-3
     f08:			; <UNDEFINED> instruction: 0xf7ff681c
     f0c:	tstcs	r1, ip, asr #24
     f10:	strtmi	r4, [r0], -r2, lsl #12
     f14:	ldc	7, cr15, [r6], {255}	; 0xff
     f18:			; <UNDEFINED> instruction: 0xf7ff2001
     f1c:	ldclne	12, cr14, [fp], #-488	; 0xfffffe18
     f20:	bls	1f5348 <progname@@Base+0x1e333c>
     f24:			; <UNDEFINED> instruction: 0xf8d94620
     f28:	addsmi	r3, sl, #0
     f2c:	andlt	sp, r9, r6, lsl #2
     f30:	svchi	0x00f0e8bd
     f34:			; <UNDEFINED> instruction: 0xf7ff4638
     f38:	ldrb	lr, [r2, sl, lsr #25]!
     f3c:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
     f40:	andeq	r1, r1, r0, asr #2
     f44:	muleq	r0, r6, r4
     f48:	andeq	r0, r0, r8, ror r0
     f4c:	andeq	r1, r1, r2, lsl r0
     f50:	andeq	r0, r0, r0, lsl #9
     f54:	andeq	r0, r0, r8, lsl #9
     f58:	andeq	r0, r0, ip, ror r0
     f5c:	andeq	r0, r0, r6, ror #7
     f60:	tstcs	r1, lr, lsl #8
     f64:	ldrblt	r4, [r0, #2844]!	; 0xb1c
     f68:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
     f6c:	bge	26d184 <progname@@Base+0x25b178>
     f70:			; <UNDEFINED> instruction: 0x46064c1b
     f74:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
     f78:	blvc	13f0c8 <progname@@Base+0x12d0bc>
     f7c:	ldrdgt	pc, [r0], -r5
     f80:	bmi	665790 <progname@@Base+0x653784>
     f84:	andgt	pc, ip, sp, asr #17
     f88:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
     f8c:	ldmdapl	ip, {r0, sl, ip, pc}
     f90:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
     f94:			; <UNDEFINED> instruction: 0xf7ff681b
     f98:			; <UNDEFINED> instruction: 0x463aec56
     f9c:	tstcs	r1, r0, lsr #16
     fa0:			; <UNDEFINED> instruction: 0xf7ff9b02
     fa4:	cdpcs	12, 0, cr14, cr0, cr4, {1}
     fa8:	ldrtmi	sp, [r0], -sl, lsl #26
     fac:			; <UNDEFINED> instruction: 0xf7ff6824
     fb0:	bmi	3bc018 <progname@@Base+0x3aa00c>
     fb4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
     fb8:	strtmi	r4, [r0], -r3, lsl #12
     fbc:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
     fc0:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
     fc4:			; <UNDEFINED> instruction: 0xd104429a
     fc8:	pop	{r2, ip, sp, pc}
     fcc:	strdlt	r4, [r3], -r0
     fd0:			; <UNDEFINED> instruction: 0xf7ff4770
     fd4:	svclt	0x0000ebee
     fd8:	strdeq	r0, [r1], -ip
     fdc:	andeq	r0, r0, r8, ror r0
     fe0:	andeq	r0, r0, r4, ror r0
     fe4:	andeq	r0, r0, ip, ror r0
     fe8:	ldrdeq	r0, [r0], -r6
     fec:			; <UNDEFINED> instruction: 0x000003b2
     ff0:	strmi	fp, [r6], -ip, lsl #8
     ff4:			; <UNDEFINED> instruction: 0x460d4b19
     ff8:	addlt	fp, r4, r0, lsl #11
     ffc:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    1000:	ldfeqd	f7, [r8], {13}
    1004:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    1008:	ldmpl	sl, {r0, r8, sp}
    100c:	blvc	13f184 <progname@@Base+0x12d178>
    1010:	andgt	pc, r8, sp, asr #17
    1014:	ldrdgt	pc, [r0], -r2
    1018:			; <UNDEFINED> instruction: 0xf8cd4a14
    101c:	ldrbtmi	ip, [sl], #-12
    1020:	strls	r5, [r1], #-2332	; 0xfffff6e4
    1024:	blls	5709c <progname@@Base+0x45090>
    1028:	ldmdavs	fp, {r5, fp, sp, lr}
    102c:	stc	7, cr15, [sl], {255}	; 0xff
    1030:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    1034:	blls	89440 <progname@@Base+0x77434>
    1038:	bl	ff63f03c <progname@@Base+0xff62d030>
    103c:	stcle	13, cr2, [sl, #-0]
    1040:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    1044:	bl	ff33f048 <progname@@Base+0xff32d03c>
    1048:	tstcs	r1, r9, lsl #20
    104c:			; <UNDEFINED> instruction: 0x4603447a
    1050:			; <UNDEFINED> instruction: 0xf7ff4620
    1054:			; <UNDEFINED> instruction: 0x4630ebf8
    1058:	bl	ff6bf05c <progname@@Base+0xff6ad050>
    105c:	andeq	r0, r1, r6, ror #30
    1060:	andeq	r0, r0, r8, ror r0
    1064:	andeq	r0, r0, r4, ror r0
    1068:	andeq	r0, r0, ip, ror r0
    106c:	andeq	r0, r0, r2, asr #6
    1070:	andeq	r0, r0, ip, lsl r3
    1074:	mvnsmi	lr, #737280	; 0xb4000
    1078:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    107c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1080:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1084:	bl	1cbf088 <progname@@Base+0x1cad07c>
    1088:	blne	1d92284 <progname@@Base+0x1d80278>
    108c:	strhle	r1, [sl], -r6
    1090:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1094:			; <UNDEFINED> instruction: 0xf8553401
    1098:	strbmi	r3, [sl], -r4, lsl #30
    109c:	ldrtmi	r4, [r8], -r1, asr #12
    10a0:	adcmi	r4, r6, #152, 14	; 0x2600000
    10a4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    10a8:	svclt	0x000083f8
    10ac:	andeq	r0, r1, r2, asr #27
    10b0:			; <UNDEFINED> instruction: 0x00010db8
    10b4:	svclt	0x00004770

Disassembly of section .fini:

000010b8 <.fini>:
    10b8:	push	{r3, lr}
    10bc:	pop	{r3, pc}
