\hypertarget{struct_f_m_c___n_a_n_d___init_type_def}{}\doxysection{FMC\+\_\+\+NAND\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_f_m_c___n_a_n_d___init_type_def}\index{FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}}


FMC NAND Configuration Structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+ll\+\_\+fmc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a662484d3210a1fdce1500f83fcb3ce40}{Nand\+Bank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a431d385dc9ed763d0d1e4f221c71543c}{Waitfeature}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{Memory\+Data\+Width}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_ada1d87c4ffa75c1c4e87b0608af46c9c}{Ecc\+Computation}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a41f8a09e79ca92318399f07cff759464}{ECCPage\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a2540f2ca1a1d2d1a095f32d04b7cd6ba}{TCLRSetup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def_a672a705f158dc1d609641c743b859c98}{TARSetup\+Time}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FMC NAND Configuration Structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00298}{298}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___init_type_def_ada1d87c4ffa75c1c4e87b0608af46c9c}\label{struct_f_m_c___n_a_n_d___init_type_def_ada1d87c4ffa75c1c4e87b0608af46c9c}} 
\index{FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}!EccComputation@{EccComputation}}
\index{EccComputation@{EccComputation}!FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{EccComputation}{EccComputation}}
{\footnotesize\ttfamily uint32\+\_\+t Ecc\+Computation}

Enables or disables the ECC computation. This parameter can be any value of \mbox{\hyperlink{group___f_m_c___e_c_c}{FMC ECC}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00309}{309}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___init_type_def_a41f8a09e79ca92318399f07cff759464}\label{struct_f_m_c___n_a_n_d___init_type_def_a41f8a09e79ca92318399f07cff759464}} 
\index{FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}!ECCPageSize@{ECCPageSize}}
\index{ECCPageSize@{ECCPageSize}!FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ECCPageSize}{ECCPageSize}}
{\footnotesize\ttfamily uint32\+\_\+t ECCPage\+Size}

Defines the page size for the extended ECC. This parameter can be any value of \mbox{\hyperlink{group___f_m_c___e_c_c___page___size}{FMC ECC Page Size}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00312}{312}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}\label{struct_f_m_c___n_a_n_d___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}} 
\index{FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}!MemoryDataWidth@{MemoryDataWidth}}
\index{MemoryDataWidth@{MemoryDataWidth}!FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemoryDataWidth}{MemoryDataWidth}}
{\footnotesize\ttfamily uint32\+\_\+t Memory\+Data\+Width}

Specifies the external memory device width. This parameter can be any value of \mbox{\hyperlink{group___f_m_c___n_a_n_d___data___width}{FMC NAND Data Width}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00306}{306}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___init_type_def_a662484d3210a1fdce1500f83fcb3ce40}\label{struct_f_m_c___n_a_n_d___init_type_def_a662484d3210a1fdce1500f83fcb3ce40}} 
\index{FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}!NandBank@{NandBank}}
\index{NandBank@{NandBank}!FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NandBank}{NandBank}}
{\footnotesize\ttfamily uint32\+\_\+t Nand\+Bank}

Specifies the NAND memory device that will be used. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___n_a_n_d___bank}{FMC NAND Bank}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00300}{300}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___init_type_def_a672a705f158dc1d609641c743b859c98}\label{struct_f_m_c___n_a_n_d___init_type_def_a672a705f158dc1d609641c743b859c98}} 
\index{FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}!TARSetupTime@{TARSetupTime}}
\index{TARSetupTime@{TARSetupTime}!FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{TARSetupTime}{TARSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t TARSetup\+Time}

Defines the number of HCLK cycles to configure the delay between ALE low and RE low. This parameter can be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 255 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00319}{319}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___init_type_def_a2540f2ca1a1d2d1a095f32d04b7cd6ba}\label{struct_f_m_c___n_a_n_d___init_type_def_a2540f2ca1a1d2d1a095f32d04b7cd6ba}} 
\index{FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}!TCLRSetupTime@{TCLRSetupTime}}
\index{TCLRSetupTime@{TCLRSetupTime}!FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{TCLRSetupTime}{TCLRSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t TCLRSetup\+Time}

Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 255 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00315}{315}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___init_type_def_a431d385dc9ed763d0d1e4f221c71543c}\label{struct_f_m_c___n_a_n_d___init_type_def_a431d385dc9ed763d0d1e4f221c71543c}} 
\index{FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}!Waitfeature@{Waitfeature}}
\index{Waitfeature@{Waitfeature}!FMC\_NAND\_InitTypeDef@{FMC\_NAND\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Waitfeature}{Waitfeature}}
{\footnotesize\ttfamily uint32\+\_\+t Waitfeature}

Enables or disables the Wait feature for the NAND Memory device. This parameter can be any value of \mbox{\hyperlink{group___f_m_c___wait__feature}{FMC Wait feature}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00303}{303}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__ll__fmc_8h}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}\end{DoxyCompactItemize}
