xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
stage7_BROM.v,verilog,xil_defaultlib,../../../../radix_2_module.gen/sources_1/ip/stage7_BROM/sim/stage7_BROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
