<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458574864686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458574864693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 16:41:04 2016 " "Processing started: Mon Mar 21 16:41:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458574864693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458574864693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458574864693 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1458574864947 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1458574864947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458574865635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/mtl_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/mtl_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC " "Found entity 1: MTL_SOPC" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_irq_mapper " "Found entity 1: MTL_SOPC_irq_mapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0 " "Found entity 1: MTL_SOPC_mm_interconnect_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881401 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_demux_004 " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_demux_004" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux_004.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_mux_004 " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux_004" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_004.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881425 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574881432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574881433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_006_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_006_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881434 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_006 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_006" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574881435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574881435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881436 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_002 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_002" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574881438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574881438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881439 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_001 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574881441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574881441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881442 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router " "Found entity 2: MTL_SOPC_mm_interconnect_0_router" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_interface_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_interface_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_interface_irq " "Found entity 1: mtl_interface_irq" {  } { { "MTL_SOPC/synthesis/submodules/mtl_interface_irq.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/mtl_interface_irq.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mem " "Found entity 1: MTL_SOPC_mem" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/maptransfer2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/maptransfer2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapTransfer " "Found entity 1: mapTransfer" {  } { { "MTL_SOPC/synthesis/submodules/mapTransfer2.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/mapTransfer2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mycyclonespi.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mycyclonespi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyCycloneSPI " "Found entity 1: MyCycloneSPI" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_turn.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_turn.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TURN " "Found entity 1: MTL_SOPC_TURN" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TURN.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TURN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_touchdata.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_touchdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TOUCHDATA " "Found entity 1: MTL_SOPC_TOUCHDATA" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TIMER " "Found entity 1: MTL_SOPC_TIMER" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_testled.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_testled.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TESTLED " "Found entity 1: MTL_SOPC_TESTLED" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_KEY " "Found entity 1: MTL_SOPC_KEY" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_JTAG_UART_sim_scfifo_w " "Found entity 1: MTL_SOPC_JTAG_UART_sim_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881481 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_JTAG_UART_scfifo_w " "Found entity 2: MTL_SOPC_JTAG_UART_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881481 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_JTAG_UART_sim_scfifo_r " "Found entity 3: MTL_SOPC_JTAG_UART_sim_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881481 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_JTAG_UART_scfifo_r " "Found entity 4: MTL_SOPC_JTAG_UART_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881481 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_JTAG_UART " "Found entity 5: MTL_SOPC_JTAG_UART" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574881481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574881481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_ic_data_module " "Found entity 1: MTL_SOPC_CPU_ic_data_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_CPU_ic_tag_module " "Found entity 2: MTL_SOPC_CPU_ic_tag_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_CPU_bht_module " "Found entity 3: MTL_SOPC_CPU_bht_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_CPU_register_bank_a_module " "Found entity 4: MTL_SOPC_CPU_register_bank_a_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_CPU_register_bank_b_module " "Found entity 5: MTL_SOPC_CPU_register_bank_b_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "6 MTL_SOPC_CPU_dc_tag_module " "Found entity 6: MTL_SOPC_CPU_dc_tag_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "7 MTL_SOPC_CPU_dc_data_module " "Found entity 7: MTL_SOPC_CPU_dc_data_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "8 MTL_SOPC_CPU_dc_victim_module " "Found entity 8: MTL_SOPC_CPU_dc_victim_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "9 MTL_SOPC_CPU_nios2_oci_debug " "Found entity 9: MTL_SOPC_CPU_nios2_oci_debug" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "10 MTL_SOPC_CPU_ociram_sp_ram_module " "Found entity 10: MTL_SOPC_CPU_ociram_sp_ram_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "11 MTL_SOPC_CPU_nios2_ocimem " "Found entity 11: MTL_SOPC_CPU_nios2_ocimem" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "12 MTL_SOPC_CPU_nios2_avalon_reg " "Found entity 12: MTL_SOPC_CPU_nios2_avalon_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "13 MTL_SOPC_CPU_nios2_oci_break " "Found entity 13: MTL_SOPC_CPU_nios2_oci_break" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "14 MTL_SOPC_CPU_nios2_oci_xbrk " "Found entity 14: MTL_SOPC_CPU_nios2_oci_xbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "15 MTL_SOPC_CPU_nios2_oci_dbrk " "Found entity 15: MTL_SOPC_CPU_nios2_oci_dbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "16 MTL_SOPC_CPU_nios2_oci_itrace " "Found entity 16: MTL_SOPC_CPU_nios2_oci_itrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "17 MTL_SOPC_CPU_nios2_oci_td_mode " "Found entity 17: MTL_SOPC_CPU_nios2_oci_td_mode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "18 MTL_SOPC_CPU_nios2_oci_dtrace " "Found entity 18: MTL_SOPC_CPU_nios2_oci_dtrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "19 MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 19: MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "20 MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 20: MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "21 MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Found entity 21: MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "22 MTL_SOPC_CPU_nios2_oci_fifo " "Found entity 22: MTL_SOPC_CPU_nios2_oci_fifo" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "23 MTL_SOPC_CPU_nios2_oci_pib " "Found entity 23: MTL_SOPC_CPU_nios2_oci_pib" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "24 MTL_SOPC_CPU_nios2_oci_im " "Found entity 24: MTL_SOPC_CPU_nios2_oci_im" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "25 MTL_SOPC_CPU_nios2_performance_monitors " "Found entity 25: MTL_SOPC_CPU_nios2_performance_monitors" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "26 MTL_SOPC_CPU_nios2_oci " "Found entity 26: MTL_SOPC_CPU_nios2_oci" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""} { "Info" "ISGN_ENTITY_NAME" "27 MTL_SOPC_CPU " "Found entity 27: MTL_SOPC_CPU" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_jtag_debug_module_sysclk " "Found entity 1: MTL_SOPC_CPU_jtag_debug_module_sysclk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_sysclk.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_jtag_debug_module_tck " "Found entity 1: MTL_SOPC_CPU_jtag_debug_module_tck" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_tck.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_jtag_debug_module_wrapper " "Found entity 1: MTL_SOPC_CPU_jtag_debug_module_wrapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_mult_cell " "Found entity 1: MTL_SOPC_CPU_mult_cell" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_mult_cell.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_oci_test_bench " "Found entity 1: MTL_SOPC_CPU_oci_test_bench" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_oci_test_bench.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_test_bench " "Found entity 1: MTL_SOPC_CPU_test_bench" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_test_bench.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882588 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sdram_control/Sdram_RD_RAM.v " "Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1458574882591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882593 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 sdram_control.v(322) " "Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits" {  } { { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1458574882596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882597 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdram_control/sdr_data_path.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1458574882599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "sdram_control/sdr_data_path.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "sdram_control/control_interface.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458574882609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882613 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882613 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 6 6 " "Found 6 design units, including 6 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882618 ""} { "Info" "ISGN_ENTITY_NAME" "2 touch_buffer " "Found entity 2: touch_buffer" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882618 ""} { "Info" "ISGN_ENTITY_NAME" "3 reset_delay " "Found entity 3: reset_delay" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882618 ""} { "Info" "ISGN_ENTITY_NAME" "4 gestureMapping " "Found entity 4: gestureMapping" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882618 ""} { "Info" "ISGN_ENTITY_NAME" "5 hold_buffer " "Found entity 5: hold_buffer" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882618 ""} { "Info" "ISGN_ENTITY_NAME" "6 choose_draw_action " "Found entity 6: choose_draw_action" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL " "Found entity 1: MTL_PLL" {  } { { "MTL_PLL.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MySPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL " "Found entity 1: RAM_PLL" {  } { { "RAM_PLL.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/RAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller " "Found entity 1: mtl_controller" {  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882629 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapPinkColorToTeamColor " "Found entity 2: mapPinkColorToTeamColor" {  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file loading_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_ROM " "Found entity 1: Loading_ROM" {  } { { "Loading_ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/Loading_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mapcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapController " "Found entity 1: mapController" {  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapaddresses.sv 3 3 " "Found 3 design units, including 3 entities, in source file mapaddresses.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapAddresses " "Found entity 1: mapAddresses" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882637 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapPixels " "Found entity 2: mapPixels" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882637 ""} { "Info" "ISGN_ENTITY_NAME" "3 mapTiles " "Found entity 3: mapTiles" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrom.v 1 1 " "Found 1 design units, including 1 entities, in source file testrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "testROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/testROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile0rom.v 1 1 " "Found 1 design units, including 1 entities, in source file tile0rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0ROM " "Found entity 1: tile0ROM" {  } { { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rampll.v 1 1 " "Found 1 design units, including 1 entities, in source file rampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rampll " "Found entity 1: rampll" {  } { { "rampll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/rampll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile2.v 1 1 " "Found 1 design units, including 1 entities, in source file tile2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile2 " "Found entity 1: tile2" {  } { { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574882648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574882648 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_CPU.v(2120) " "Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2120): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1458574882679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_CPU.v(2122) " "Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2122): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1458574882679 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_CPU.v(2278) " "Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(2278): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1458574882680 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_CPU.v(3102) " "Verilog HDL or VHDL warning at MTL_SOPC_CPU.v(3102): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1458574882684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458574882949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_INT1 DE0_NANO.sv(176) " "Verilog HDL or VHDL warning at DE0_NANO.sv(176): object \"PIC32_INT1\" assigned a value but never read" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458574882951 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Status DE0_NANO.sv(180) " "Verilog HDL or VHDL warning at DE0_NANO.sv(180): object \"Status\" assigned a value but never read" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458574882951 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ImgNum DE0_NANO.sv(185) " "Verilog HDL warning at DE0_NANO.sv(185): object ImgNum used but never assigned" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 185 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458574882951 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ImgNum 0 DE0_NANO.sv(185) " "Net \"ImgNum\" at DE0_NANO.sv(185) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 185 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458574882965 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdram_write_load 0 DE0_NANO.sv(220) " "Net \"sdram_write_load\" at DE0_NANO.sv(220) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 220 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458574882965 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO.sv(125) " "Output port \"EPCS_ASDO\" at DE0_NANO.sv(125) has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574882965 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO.sv(127) " "Output port \"EPCS_DCLK\" at DE0_NANO.sv(127) has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574882965 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO.sv(128) " "Output port \"EPCS_NCSO\" at DE0_NANO.sv(128) has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574882966 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO.sv(131) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO.sv(131) has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574882966 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO.sv(133) " "Output port \"I2C_SCLK\" at DE0_NANO.sv(133) has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574882966 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO.sv(137) " "Output port \"ADC_CS_N\" at DE0_NANO.sv(137) has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574882966 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO.sv(138) " "Output port \"ADC_SADDR\" at DE0_NANO.sv(138) has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574882966 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO.sv(139) " "Output port \"ADC_SCLK\" at DE0_NANO.sv(139) has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574882966 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hold_buffer hold_buffer:hold_buffer_tchrdy " "Elaborating entity \"hold_buffer\" for hierarchy \"hold_buffer:hold_buffer_tchrdy\"" {  } { { "DE0_NANO.sv" "hold_buffer_tchrdy" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestureMapping gestureMapping:theGestureMapping " "Elaborating entity \"gestureMapping\" for hierarchy \"gestureMapping:theGestureMapping\"" {  } { { "DE0_NANO.sv" "theGestureMapping" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC MTL_SOPC:u0 " "Elaborating entity \"MTL_SOPC\" for hierarchy \"MTL_SOPC:u0\"" {  } { { "DE0_NANO.sv" "u0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU MTL_SOPC:u0\|MTL_SOPC_CPU:cpu " "Elaborating entity \"MTL_SOPC_CPU\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_test_bench MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_test_bench:the_MTL_SOPC_CPU_test_bench " "Elaborating entity \"MTL_SOPC_CPU_test_bench\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_test_bench:the_MTL_SOPC_CPU_test_bench\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_test_bench" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 6120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_ic_data_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data " "Elaborating entity \"MTL_SOPC_CPU_ic_data_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_ic_data" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 7145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574883227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574883227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_data_module:MTL_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_ic_tag_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag " "Elaborating entity \"MTL_SOPC_CPU_ic_tag_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_ic_tag" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 7211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3h1 " "Found entity 1: altsyncram_i3h1" {  } { { "db/altsyncram_i3h1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_i3h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574883314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574883314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3h1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i3h1:auto_generated " "Elaborating entity \"altsyncram_i3h1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_ic_tag_module:MTL_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_bht_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht " "Elaborating entity \"MTL_SOPC_CPU_bht_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_bht" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 7415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bng1 " "Found entity 1: altsyncram_bng1" {  } { { "db/altsyncram_bng1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_bng1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574883410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574883410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bng1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_bng1:auto_generated " "Elaborating entity \"altsyncram_bng1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_bht_module:MTL_SOPC_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_bng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_register_bank_a_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a " "Elaborating entity \"MTL_SOPC_CPU_register_bank_a_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_register_bank_a" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 7590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5g1 " "Found entity 1: altsyncram_b5g1" {  } { { "db/altsyncram_b5g1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_b5g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574883505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574883505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5g1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5g1:auto_generated " "Elaborating entity \"altsyncram_b5g1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_a_module:MTL_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_register_bank_b_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b " "Elaborating entity \"MTL_SOPC_CPU_register_bank_b_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_register_bank_b" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 7611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5g1 " "Found entity 1: altsyncram_c5g1" {  } { { "db/altsyncram_c5g1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_c5g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574883634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574883634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5g1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5g1:auto_generated " "Elaborating entity \"altsyncram_c5g1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_register_bank_b_module:MTL_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_dc_tag_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag " "Elaborating entity \"MTL_SOPC_CPU_dc_tag_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_dc_tag" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 7930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vbg1 " "Found entity 1: altsyncram_vbg1" {  } { { "db/altsyncram_vbg1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_vbg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574883761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574883761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vbg1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vbg1:auto_generated " "Elaborating entity \"altsyncram_vbg1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_tag_module:MTL_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_dc_data_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data " "Elaborating entity \"MTL_SOPC_CPU_dc_data_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_dc_data" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 7987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574883865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574883865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_data_module:MTL_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_dc_victim_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim " "Elaborating entity \"MTL_SOPC_CPU_dc_victim_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_dc_victim" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 8117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574883955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574883955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_dc_victim_module:MTL_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_mult_cell MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell " "Elaborating entity \"MTL_SOPC_CPU_mult_cell\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_mult_cell" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 9876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_mult_cell.v" "the_altmult_add_part_1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574883986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574884050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574884050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altera_mult_add_q1u2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_mult_cell.v" "the_altmult_add_part_2" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574884540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574884540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altera_mult_add_s1u2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 10165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_debug MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_debug\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_debug" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altera_std_synchronizer" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_ocimem MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem " "Elaborating entity \"MTL_SOPC_CPU_nios2_ocimem\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_ocimem" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_ociram_sp_ram_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem\|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram " "Elaborating entity \"MTL_SOPC_CPU_ociram_sp_ram_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem\|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_ociram_sp_ram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem\|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem\|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lf81 " "Found entity 1: altsyncram_lf81" {  } { { "db/altsyncram_lf81.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_lf81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574884984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574884984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lf81 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem\|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lf81:auto_generated " "Elaborating entity \"altsyncram_lf81\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem\|MTL_SOPC_CPU_ociram_sp_ram_module:MTL_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lf81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574884985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_avalon_reg MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg " "Elaborating entity \"MTL_SOPC_CPU_nios2_avalon_reg\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_avalon_reg:the_MTL_SOPC_CPU_nios2_avalon_reg\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_avalon_reg" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_break MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_break\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_break" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_xbrk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_xbrk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_xbrk:the_MTL_SOPC_CPU_nios2_oci_xbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_xbrk" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_dbrk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_dbrk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_dbrk:the_MTL_SOPC_CPU_nios2_oci_dbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_dbrk" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_itrace MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_itrace:the_MTL_SOPC_CPU_nios2_oci_itrace " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_itrace\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_itrace:the_MTL_SOPC_CPU_nios2_oci_itrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_itrace" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_dtrace MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_dtrace:the_MTL_SOPC_CPU_nios2_oci_dtrace " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_dtrace\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_dtrace:the_MTL_SOPC_CPU_nios2_oci_dtrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_dtrace" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_td_mode MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_dtrace:the_MTL_SOPC_CPU_nios2_oci_dtrace\|MTL_SOPC_CPU_nios2_oci_td_mode:MTL_SOPC_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_td_mode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_dtrace:the_MTL_SOPC_CPU_nios2_oci_dtrace\|MTL_SOPC_CPU_nios2_oci_td_mode:MTL_SOPC_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "MTL_SOPC_CPU_nios2_oci_trc_ctrl_td_mode" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_fifo MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_fifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_fifo" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\|MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\|MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_compute_input_tm_cnt" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\|MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\|MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_fifo_wrptr_inc" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\|MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\|MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_fifo_cnt_inc" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_oci_test_bench MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\|MTL_SOPC_CPU_oci_test_bench:the_MTL_SOPC_CPU_oci_test_bench " "Elaborating entity \"MTL_SOPC_CPU_oci_test_bench\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_fifo:the_MTL_SOPC_CPU_nios2_oci_fifo\|MTL_SOPC_CPU_oci_test_bench:the_MTL_SOPC_CPU_oci_test_bench\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_oci_test_bench" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_pib MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_pib:the_MTL_SOPC_CPU_nios2_oci_pib " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_pib\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_pib:the_MTL_SOPC_CPU_nios2_oci_pib\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_pib" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_nios2_oci_im MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_im:the_MTL_SOPC_CPU_nios2_oci_im " "Elaborating entity \"MTL_SOPC_CPU_nios2_oci_im\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_im:the_MTL_SOPC_CPU_nios2_oci_im\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_im" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_jtag_debug_module_wrapper MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper " "Elaborating entity \"MTL_SOPC_CPU_jtag_debug_module_wrapper\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_jtag_debug_module_wrapper" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_jtag_debug_module_tck MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck " "Elaborating entity \"MTL_SOPC_CPU_jtag_debug_module_tck\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v" "the_MTL_SOPC_CPU_jtag_debug_module_tck" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_jtag_debug_module_sysclk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk " "Elaborating entity \"MTL_SOPC_CPU_jtag_debug_module_sysclk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v" "the_MTL_SOPC_CPU_jtag_debug_module_sysclk" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v" "MTL_SOPC_CPU_jtag_debug_module_phy" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart " "Elaborating entity \"MTL_SOPC_JTAG_UART\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "jtag_uart" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART_scfifo_w MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w " "Elaborating entity \"MTL_SOPC_JTAG_UART_scfifo_w\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "the_MTL_SOPC_JTAG_UART_scfifo_w" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "wfifo" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574885859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885862 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574885862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574885923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574885923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574885935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574885935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574885949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574885949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574885951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574886019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574886019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574886082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574886082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574886147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574886147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574886211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574886211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART_scfifo_r MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r " "Elaborating entity \"MTL_SOPC_JTAG_UART_scfifo_r\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "the_MTL_SOPC_JTAG_UART_scfifo_r" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "MTL_SOPC_JTAG_UART_alt_jtag_atlantic" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574886344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886345 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574886345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886377 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_KEY MTL_SOPC:u0\|MTL_SOPC_KEY:key " "Elaborating entity \"MTL_SOPC_KEY\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_KEY:key\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "key" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TESTLED MTL_SOPC:u0\|MTL_SOPC_TESTLED:testled " "Elaborating entity \"MTL_SOPC_TESTLED\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TESTLED:testled\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "testled" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TIMER MTL_SOPC:u0\|MTL_SOPC_TIMER:timer " "Elaborating entity \"MTL_SOPC_TIMER\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TIMER:timer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "timer" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TOUCHDATA MTL_SOPC:u0\|MTL_SOPC_TOUCHDATA:touchdata " "Elaborating entity \"MTL_SOPC_TOUCHDATA\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TOUCHDATA:touchdata\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "touchdata" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TURN MTL_SOPC:u0\|MTL_SOPC_TURN:turn " "Elaborating entity \"MTL_SOPC_TURN\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TURN:turn\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "turn" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyCycloneSPI MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0 " "Elaborating entity \"MyCycloneSPI\" for hierarchy \"MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cyclonespi_0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MyCycloneSPI.sv(114) " "Verilog HDL assignment warning at MyCycloneSPI.sv(114): truncated value with size 32 to match size of target (2)" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886401 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out MyCycloneSPI.sv(19) " "Output port \"data_out\" at MyCycloneSPI.sv(19) has no driver" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574886401 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out_enable MyCycloneSPI.sv(20) " "Output port \"data_out_enable\" at MyCycloneSPI.sv(20) has no driver" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458574886401 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0"}
{ "Warning" "WSGN_SEARCH_FILE" "myspi_oli.sv 1 1 " "Using design file myspi_oli.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI_oli " "Found entity 1: MySPI_oli" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574886411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1458574886411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI_oli MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|MySPI_oli:SPI_inst " "Elaborating entity \"MySPI_oli\" for hierarchy \"MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|MySPI_oli:SPI_inst\"" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "SPI_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 myspi_oli.sv(106) " "Verilog HDL assignment warning at myspi_oli.sv(106): truncated value with size 32 to match size of target (3)" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886416 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myspi_oli.sv(113) " "Verilog HDL assignment warning at myspi_oli.sv(113): truncated value with size 9 to match size of target (8)" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886416 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myspi_oli.sv(114) " "Verilog HDL assignment warning at myspi_oli.sv(114): truncated value with size 9 to match size of target (8)" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886416 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myspi_oli.sv(115) " "Verilog HDL assignment warning at myspi_oli.sv(115): truncated value with size 9 to match size of target (8)" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886416 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myspi_oli.sv(116) " "Verilog HDL assignment warning at myspi_oli.sv(116): truncated value with size 9 to match size of target (8)" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886416 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myspi_oli.sv(117) " "Verilog HDL assignment warning at myspi_oli.sv(117): truncated value with size 9 to match size of target (8)" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886416 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myspi_oli.sv(118) " "Verilog HDL assignment warning at myspi_oli.sv(118): truncated value with size 9 to match size of target (8)" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886416 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myspi_oli.sv(119) " "Verilog HDL assignment warning at myspi_oli.sv(119): truncated value with size 9 to match size of target (8)" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574886416 "|DE0_NANO|MTL_SOPC:u0|MyCycloneSPI:cyclonespi_0|MySPI_oli:SPI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapTransfer MTL_SOPC:u0\|mapTransfer:maptransfer " "Elaborating entity \"mapTransfer\" for hierarchy \"MTL_SOPC:u0\|mapTransfer:maptransfer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "maptransfer" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mem MTL_SOPC:u0\|MTL_SOPC_mem:mem " "Elaborating entity \"MTL_SOPC_mem\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mem" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "the_altsyncram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574886439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MTL_SOPC_mem.hex " "Parameter \"init_file\" = \"MTL_SOPC_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886441 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574886441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ub1 " "Found entity 1: altsyncram_5ub1" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574886514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574886514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ub1 MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated " "Elaborating entity \"altsyncram_5ub1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_interface_irq MTL_SOPC:u0\|mtl_interface_irq:mtl_interface_irq_0 " "Elaborating entity \"mtl_interface_irq\" for hierarchy \"MTL_SOPC:u0\|mtl_interface_irq:mtl_interface_irq_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mtl_interface_irq_0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mm_interconnect_0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:maptransfer_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:maptransfer_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mtl_interface_irq_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mtl_interface_irq_0_avs_s0_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "mtl_interface_irq_0_avs_s0_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "key_s1_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "mem_s1_translator" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_001" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_001_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_002 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_002\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_002" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_002_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_006 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_006\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_006:router_006\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_006" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_006_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_006:router_006\|MTL_SOPC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_006:router_006\|MTL_SOPC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_demux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_demux_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_mux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_mux_004 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_mux_004\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_mux_004" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_demux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_demux_004 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_demux_004\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_demux_004" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_mux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_mux_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 4083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 4112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_irq_mapper MTL_SOPC:u0\|MTL_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"MTL_SOPC_irq_mapper\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_irq_mapper:irq_mapper\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "irq_mapper" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller_001" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL MTL_PLL:MTL_PLL_inst " "Elaborating entity \"MTL_PLL\" for hierarchy \"MTL_PLL:MTL_PLL_inst\"" {  } { { "DE0_NANO.sv" "MTL_PLL_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574886972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "altpll_component" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574887016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 33 " "Parameter \"clk1_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10101 " "Parameter \"clk1_phase_shift\" = \"10101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MTL_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MTL_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887023 ""}  } { { "MTL_PLL.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574887023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mtl_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL_altpll " "Found entity 1: MTL_PLL_altpll" {  } { { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL_altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated " "Elaborating entity \"MTL_PLL_altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL RAM_PLL:RAM_PLL_inst " "Elaborating entity \"RAM_PLL\" for hierarchy \"RAM_PLL:RAM_PLL_inst\"" {  } { { "DE0_NANO.sv" "RAM_PLL_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "altpll_component" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574887119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=RAM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=RAM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887128 ""}  } { { "RAM_PLL.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574887128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL_altpll " "Found entity 1: RAM_PLL_altpll" {  } { { "db/ram_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL_altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated " "Elaborating entity \"RAM_PLL_altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:reset_delay_inst " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:reset_delay_inst\"" {  } { { "DE0_NANO.sv" "reset_delay_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_draw_action choose_draw_action:choose_draw_action_inst " "Elaborating entity \"choose_draw_action\" for hierarchy \"choose_draw_action:choose_draw_action_inst\"" {  } { { "DE0_NANO.sv" "choose_draw_action_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control_inst " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control_inst\"" {  } { { "DE0_NANO.sv" "sdram_control_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdram_control.v(342) " "Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)" {  } { { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574887244 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(390) " "Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)" {  } { { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574887245 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface sdram_control:sdram_control_inst\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"sdram_control:sdram_control_inst\|control_interface:u_control_interface\"" {  } { { "sdram_control/sdram_control.v" "u_control_interface" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574887249 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574887249 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574887249 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command sdram_control:sdram_control_inst\|command:u_command " "Elaborating entity \"command\" for hierarchy \"sdram_control:sdram_control_inst\|command:u_command\"" {  } { { "sdram_control/sdram_control.v" "u_command" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887251 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1458574887252 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1458574887253 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1458574887253 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path\"" {  } { { "sdram_control/sdram_control.v" "u_sdr_data_path" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "sdram_control/sdr_data_path.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574887256 "|DE0_NANO|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_write1_fifo" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574887329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887332 ""}  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574887332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pej1 " "Found entity 1: dcfifo_pej1" {  } { { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pej1 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated " "Elaborating entity \"dcfifo_pej1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g_gray2bin" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g1p" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "wrptr_g1p" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_pej1.tdf" "fifo_ram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_brp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_bwp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_ikd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_dgwp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe14 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe14" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_ikd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_pej1.tdf" "wraclr" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_jkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_pej1.tdf" "ws_dgrp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe19" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_jkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_pej1.tdf" "rdempty_eq_comp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574887806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574887806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_pej1.tdf" "cntr_b" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_read1_fifo" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574887954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574887957 ""}  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574887957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hgj1 " "Found entity 1: dcfifo_hgj1" {  } { { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hgj1 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated " "Elaborating entity \"dcfifo_hgj1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g_gray2bin" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "rdptr_g1p" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g1p" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm31 " "Found entity 1: altsyncram_dm31" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dm31 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram " "Elaborating entity \"altsyncram_dm31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\"" {  } { { "db/dcfifo_hgj1.tdf" "fifo_ram" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_rld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_hgj1.tdf" "rs_dgwp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe12" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_rld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_brp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_bwp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_sld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_dgrp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe17" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_synch_pipe_sld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_hgj1.tdf" "rdempty_eq_comp" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapController mapController:mapController_inst " "Elaborating entity \"mapController\" for hierarchy \"mapController:mapController_inst\"" {  } { { "DE0_NANO.sv" "mapController_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_tile_cnt mapController.sv(18) " "Verilog HDL or VHDL warning at mapController.sv(18): object \"row_tile_cnt\" assigned a value but never read" {  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458574888478 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_tile_cnt mapController.sv(19) " "Verilog HDL or VHDL warning at mapController.sv(19): object \"line_tile_cnt\" assigned a value but never read" {  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458574888478 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mapController.sv(23) " "Verilog HDL assignment warning at mapController.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888478 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mapController.sv(28) " "Verilog HDL assignment warning at mapController.sv(28): truncated value with size 32 to match size of target (24)" {  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888478 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mapController.sv(29) " "Verilog HDL assignment warning at mapController.sv(29): truncated value with size 32 to match size of target (24)" {  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888478 "|DE0_NANO|mapController:mapController_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_controller mtl_controller:mtl_controller_inst " "Elaborating entity \"mtl_controller\" for hierarchy \"mtl_controller:mtl_controller_inst\"" {  } { { "DE0_NANO.sv" "mtl_controller_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mtl_controller.sv(129) " "Verilog HDL assignment warning at mtl_controller.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888485 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mtl_controller.sv(130) " "Verilog HDL assignment warning at mtl_controller.sv(130): truncated value with size 32 to match size of target (10)" {  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888485 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mtl_controller.sv(183) " "Verilog HDL assignment warning at mtl_controller.sv(183): truncated value with size 32 to match size of target (19)" {  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888485 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile0ROM mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst " "Elaborating entity \"tile0ROM\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\"" {  } { { "mtl_controller.sv" "tile0ROM_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "tile0ROM.v" "altsyncram_component" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574888511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tile_grass.hex " "Parameter \"init_file\" = \"tile_grass.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2500 " "Parameter \"numwords_a\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888513 ""}  } { { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574888513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ea1 " "Found entity 1: altsyncram_2ea1" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ea1 mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated " "Elaborating entity \"altsyncram_2ea1\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile2 mtl_controller:mtl_controller_inst\|tile2:tile2_inst " "Elaborating entity \"tile2\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\"" {  } { { "mtl_controller.sv" "tile2_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\"" {  } { { "tile2.v" "altsyncram_component" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\"" {  } { { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574888613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tile_peyo2.hex " "Parameter \"init_file\" = \"tile_peyo2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2500 " "Parameter \"numwords_a\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888615 ""}  } { { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574888615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hca1 " "Found entity 1: altsyncram_hca1" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574888688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574888688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hca1 mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated " "Elaborating entity \"altsyncram_hca1\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapPinkColorToTeamColor mtl_controller:mtl_controller_inst\|mapPinkColorToTeamColor:colormapper " "Elaborating entity \"mapPinkColorToTeamColor\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapPinkColorToTeamColor:colormapper\"" {  } { { "mtl_controller.sv" "colormapper" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapAddresses mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance " "Elaborating entity \"mapAddresses\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\"" {  } { { "mtl_controller.sv" "mapAddressesInstance" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mapAddresses.sv(27) " "Verilog HDL assignment warning at mapAddresses.sv(27): truncated value with size 32 to match size of target (19)" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888702 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mapAddresses.sv(31) " "Verilog HDL assignment warning at mapAddresses.sv(31): truncated value with size 32 to match size of target (19)" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888702 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapPixels mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst " "Elaborating entity \"mapPixels\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\"" {  } { { "mapAddresses.sv" "mapPixelsInst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mapAddresses.sv(49) " "Verilog HDL assignment warning at mapAddresses.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888704 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mapAddresses.sv(50) " "Verilog HDL assignment warning at mapAddresses.sv(50): truncated value with size 32 to match size of target (6)" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888704 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapAddresses.sv(51) " "Verilog HDL assignment warning at mapAddresses.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888704 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mapAddresses.sv(52) " "Verilog HDL assignment warning at mapAddresses.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888704 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapTiles mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapTiles:mapTilesInst " "Elaborating entity \"mapTiles\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapTiles:mapTilesInst\"" {  } { { "mapAddresses.sv" "mapTilesInst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config i2c_touch_config:i2c_touch_config_inst " "Elaborating entity \"i2c_touch_config\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\"" {  } { { "DE0_NANO.sv" "i2c_touch_config_inst" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iack i2c_touch_config.v(79) " "Verilog HDL or VHDL warning at i2c_touch_config.v(79): object \"iack\" assigned a value but never read" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(162) " "Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(184) " "Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(205) " "Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(232) " "Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_touch_config.v(241) " "Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(271) " "Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_touch_config.v(142) " "Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 142 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(343) " "Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888716 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(344) " "Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(345) " "Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(346) " "Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(347) " "Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(348) " "Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(349) " "Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(350) " "Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(351) " "Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(352) " "Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_reg 0 i2c_touch_config.v(129) " "Net \"data_reg\" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458574888717 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "i2c_touch_config.v" "byte_controller" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "i2c_touch_config.v" "bit_controller" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888722 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_touch_config.v(880) " "Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 880 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1458574888724 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_buffer touch_buffer:touch_buffer_west " "Elaborating entity \"touch_buffer\" for hierarchy \"touch_buffer:touch_buffer_west\"" {  } { { "DE0_NANO.sv" "touch_buffer_west" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574888727 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[7\] " "Net \"Red\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[6\] " "Net \"Red\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[5\] " "Net \"Red\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[4\] " "Net \"Red\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[3\] " "Net \"Red\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[2\] " "Net \"Red\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[1\] " "Net \"Red\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[0\] " "Net \"Red\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[7\] " "Net \"Green\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[6\] " "Net \"Green\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[5\] " "Net \"Green\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[4\] " "Net \"Green\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[3\] " "Net \"Green\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[2\] " "Net \"Green\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[1\] " "Net \"Green\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[0\] " "Net \"Green\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[7\] " "Net \"Blue\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[6\] " "Net \"Blue\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[5\] " "Net \"Blue\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[4\] " "Net \"Blue\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[3\] " "Net \"Blue\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[2\] " "Net \"Blue\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[1\] " "Net \"Blue\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[0\] " "Net \"Blue\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890979 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[7\] " "Net \"Red\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[6\] " "Net \"Red\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[5\] " "Net \"Red\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[4\] " "Net \"Red\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[3\] " "Net \"Red\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[2\] " "Net \"Red\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[1\] " "Net \"Red\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[0\] " "Net \"Red\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[7\] " "Net \"Green\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[6\] " "Net \"Green\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[5\] " "Net \"Green\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[4\] " "Net \"Green\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[3\] " "Net \"Green\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[2\] " "Net \"Green\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[1\] " "Net \"Green\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[0\] " "Net \"Green\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[7\] " "Net \"Blue\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[6\] " "Net \"Blue\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[5\] " "Net \"Blue\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[4\] " "Net \"Blue\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[3\] " "Net \"Blue\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[2\] " "Net \"Blue\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[1\] " "Net \"Blue\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[0\] " "Net \"Blue\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890986 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[7\] " "Net \"Red\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[6\] " "Net \"Red\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[5\] " "Net \"Red\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[4\] " "Net \"Red\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[3\] " "Net \"Red\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[2\] " "Net \"Red\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[1\] " "Net \"Red\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[0\] " "Net \"Red\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[7\] " "Net \"Green\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[6\] " "Net \"Green\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[5\] " "Net \"Green\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[4\] " "Net \"Green\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[3\] " "Net \"Green\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[2\] " "Net \"Green\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[1\] " "Net \"Green\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[0\] " "Net \"Green\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[7\] " "Net \"Blue\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[6\] " "Net \"Blue\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[5\] " "Net \"Blue\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[4\] " "Net \"Blue\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[3\] " "Net \"Blue\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[2\] " "Net \"Blue\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[1\] " "Net \"Blue\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[0\] " "Net \"Blue\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[7\] " "Net \"Red\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[6\] " "Net \"Red\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[5\] " "Net \"Red\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[4\] " "Net \"Red\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[3\] " "Net \"Red\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[2\] " "Net \"Red\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[1\] " "Net \"Red\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[0\] " "Net \"Red\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[7\] " "Net \"Green\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[6\] " "Net \"Green\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[5\] " "Net \"Green\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[4\] " "Net \"Green\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[3\] " "Net \"Green\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[2\] " "Net \"Green\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[1\] " "Net \"Green\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[0\] " "Net \"Green\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[7\] " "Net \"Blue\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[6\] " "Net \"Blue\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[5\] " "Net \"Blue\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[4\] " "Net \"Blue\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[3\] " "Net \"Blue\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[2\] " "Net \"Blue\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[1\] " "Net \"Blue\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[0\] " "Net \"Blue\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574890997 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[7\] " "Net \"Red\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[6\] " "Net \"Red\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[5\] " "Net \"Red\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[4\] " "Net \"Red\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[3\] " "Net \"Red\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[2\] " "Net \"Red\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[1\] " "Net \"Red\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[0\] " "Net \"Red\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[7\] " "Net \"Green\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[6\] " "Net \"Green\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[5\] " "Net \"Green\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[4\] " "Net \"Green\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[3\] " "Net \"Green\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[2\] " "Net \"Green\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[1\] " "Net \"Green\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[0\] " "Net \"Green\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[7\] " "Net \"Blue\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[6\] " "Net \"Blue\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[5\] " "Net \"Blue\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[4\] " "Net \"Blue\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[3\] " "Net \"Blue\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[2\] " "Net \"Blue\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[1\] " "Net \"Blue\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[0\] " "Net \"Blue\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891002 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MTL_SOPC_CPU_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MTL_SOPC_CPU_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "the_MTL_SOPC_CPU_nios2_oci_itrace" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 3556 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1458574891459 "|DE0_NANO|MTL_SOPC:u0|MTL_SOPC_CPU:cpu|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_itrace:the_MTL_SOPC_CPU_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[7\] " "Net \"Red\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[6\] " "Net \"Red\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[5\] " "Net \"Red\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[4\] " "Net \"Red\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[3\] " "Net \"Red\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[2\] " "Net \"Red\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[1\] " "Net \"Red\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[0\] " "Net \"Red\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[7\] " "Net \"Green\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[6\] " "Net \"Green\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[5\] " "Net \"Green\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[4\] " "Net \"Green\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[3\] " "Net \"Green\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[2\] " "Net \"Green\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[1\] " "Net \"Green\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[0\] " "Net \"Green\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[7\] " "Net \"Blue\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[6\] " "Net \"Blue\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[5\] " "Net \"Blue\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[4\] " "Net \"Blue\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[3\] " "Net \"Blue\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[2\] " "Net \"Blue\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[1\] " "Net \"Blue\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[0\] " "Net \"Blue\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891577 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[7\] " "Net \"Red\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[6\] " "Net \"Red\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[5\] " "Net \"Red\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[4\] " "Net \"Red\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[3\] " "Net \"Red\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[2\] " "Net \"Red\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[1\] " "Net \"Red\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[0\] " "Net \"Red\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[7\] " "Net \"Green\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[6\] " "Net \"Green\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[5\] " "Net \"Green\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[4\] " "Net \"Green\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[3\] " "Net \"Green\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[2\] " "Net \"Green\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[1\] " "Net \"Green\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[0\] " "Net \"Green\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[7\] " "Net \"Blue\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[6\] " "Net \"Blue\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[5\] " "Net \"Blue\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[4\] " "Net \"Blue\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[3\] " "Net \"Blue\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[2\] " "Net \"Blue\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[1\] " "Net \"Blue\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[0\] " "Net \"Blue\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891587 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[7\] " "Net \"Red\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[6\] " "Net \"Red\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[5\] " "Net \"Red\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[4\] " "Net \"Red\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[3\] " "Net \"Red\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[2\] " "Net \"Red\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[1\] " "Net \"Red\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Red\[0\] " "Net \"Red\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Red\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[7\] " "Net \"Green\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[6\] " "Net \"Green\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[5\] " "Net \"Green\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[4\] " "Net \"Green\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[3\] " "Net \"Green\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[2\] " "Net \"Green\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[1\] " "Net \"Green\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Green\[0\] " "Net \"Green\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Green\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[7\] " "Net \"Blue\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[7\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[6\] " "Net \"Blue\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[6\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[5\] " "Net \"Blue\[5\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[5\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[4\] " "Net \"Blue\[4\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[4\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[3\] " "Net \"Blue\[3\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[3\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[2\] " "Net \"Blue\[2\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[2\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[1\] " "Net \"Blue\[1\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[1\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Blue\[0\] " "Net \"Blue\[0\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.sv" "Blue\[0\]" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 184 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1458574891594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gu14 " "Found entity 1: altsyncram_gu14" {  } { { "db/altsyncram_gu14.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_gu14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574893388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574893388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574893599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574893599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574893714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574893714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574893889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574893889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574893957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574893957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574894059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574894059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574894197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574894197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574894305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574894305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574894400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574894400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574894473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574894473 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574894744 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1458574894912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.21.16:41:42 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.03.21.16:41:42 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574902035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574905196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574905533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574907458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574907484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574907523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574907603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574907612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458574907618 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1458574908339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574908535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574908535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574908622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574908622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574908624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574908624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574908635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574908635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574908696 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574908696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574908696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574908722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574908722 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 42 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 76 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 110 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 144 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 178 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 212 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 246 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 280 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 314 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 348 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 382 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 416 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 450 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 484 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 518 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_dm31.tdf" 552 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574910481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1458574910481 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1458574910481 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mtl_controller:mtl_controller_inst\|turn " "Converted tri-state buffer \"mtl_controller:mtl_controller_inst\|turn\" feeding internal logic into a wire" {  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 115 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1458574911815 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1458574911815 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[7\] " "Synthesized away node \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[7\]\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 281 -1 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574912814 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[6\] " "Synthesized away node \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[6\]\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 281 -1 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574912814 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[5\] " "Synthesized away node \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[5\]\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 281 -1 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574912814 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[4\] " "Synthesized away node \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[4\]\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 281 -1 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574912814 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[3\] " "Synthesized away node \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[3\]\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 281 -1 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574912814 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[2\] " "Synthesized away node \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[2\]\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 281 -1 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574912814 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[1\] " "Synthesized away node \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[1\]\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 281 -1 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574912814 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[0\] " "Synthesized away node \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[0\]\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 281 -1 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574912814 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|REG_GESTURE[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1458574912814 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1458574912814 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mapController:mapController_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mapController:mapController_inst\|Mod0\"" {  } { { "mapController.sv" "Mod0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mapController:mapController_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mapController:mapController_inst\|Mult0\"" {  } { { "mapController.sv" "Mult0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Div0\"" {  } { { "mapAddresses.sv" "Div0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Div1\"" {  } { { "mapAddresses.sv" "Div1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod0\"" {  } { { "mapAddresses.sv" "Mod0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod1\"" {  } { { "mapAddresses.sv" "Mod1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult0\"" {  } { { "mapAddresses.sv" "Mult0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|Mult0\"" {  } { { "mtl_controller.sv" "Mult0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult1\"" {  } { { "mapAddresses.sv" "Mult1" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i2c_touch_config:i2c_touch_config_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i2c_touch_config:i2c_touch_config_inst\|Mult0\"" {  } { { "i2c_touch_config.v" "Mult0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i2c_touch_config:i2c_touch_config_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i2c_touch_config:i2c_touch_config_inst\|Div0\"" {  } { { "i2c_touch_config.v" "Div0" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919601 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1458574919601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapController:mapController_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_divide:Mod0\"" {  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574919659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapController:mapController_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"mapController:mapController_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574919660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574919660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574919660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574919660 ""}  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574919660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574919721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574919721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574919761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574919761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574919793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574919793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574919892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574919892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574919958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574919958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574920033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapController:mapController_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"mapController:mapController_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920035 ""}  } { { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574920035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920101 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920137 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574920307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574920307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mapController.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div0\"" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574920372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920373 ""}  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574920373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574920446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574920446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574920480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574920480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574920594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574920594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1\"" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574920729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920730 ""}  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574920730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0\"" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574920765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920766 ""}  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574920766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574920830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574920830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574920914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920915 ""}  } { { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574920915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574920981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574921045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574921045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mapAddresses.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574921101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921103 ""}  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574921103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574921238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574921238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921281 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574921369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574921369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 183 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574921541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921543 ""}  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574921543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574921667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574921667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574921790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574921790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0\"" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574921853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0 " "Instantiated megafunction \"i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574921854 ""}  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574921854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574921918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574921918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574921940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574921940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574921975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574921975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574922061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922062 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574922062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574922125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574922125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574922158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_mult_cell:the_MTL_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574922159 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574922159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574922221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574922221 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "3 " "Converted the following 3 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a16 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a17 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a18 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a19 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a20 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a21 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a22 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a23 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a8 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a9 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a10 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a11 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a12 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a13 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a14 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a15 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a0 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a1 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a2 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a3 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a4 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a5 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a6 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a7 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 142 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a16 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a0 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a1 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a2 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a3 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a4 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a5 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a6 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a7 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a8 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a9 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a10 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a11 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a12 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a13 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a14 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a15 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a17 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a18 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a19 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a20 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a21 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a22 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a23 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile2.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/tile2.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 149 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 574 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a0 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a16 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a8 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a24 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a2 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a18 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a10 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a26 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a1 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a17 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a9 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a25 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a3 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a19 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a11 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a27 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a4 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a20 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a12 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a28 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a5 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a21 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a13 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a29 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a6 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a22 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a14 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a30 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a7 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a23 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a15 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""} { "Info" "IBAL_BAL_RAM_SLICE" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a31 " "RAM block slice \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 266 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 313 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924190 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1458574924190 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1458574924190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE tile_grass.hex " "Parameter \"INIT_FILE\" = \"tile_grass.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924264 ""}  } { { "db/altsyncram_2ea1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574924264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tl83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl83 " "Found entity 1: altsyncram_tl83" {  } { { "db/altsyncram_tl83.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_tl83.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574924342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574924342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mux_job.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574924568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574924568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE tile_peyo2.hex " "Parameter \"INIT_FILE\" = \"tile_peyo2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924626 ""}  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_hca1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574924626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck83 " "Found entity 1: altsyncram_ck83" {  } { { "db/altsyncram_ck83.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_ck83.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574924704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574924704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574924901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5000 " "Parameter \"NUMWORDS_A\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MTL_SOPC_mem.hex " "Parameter \"INIT_FILE\" = \"MTL_SOPC_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458574924907 ""}  } { { "db/altsyncram_5ub1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_5ub1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458574924907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90c3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90c3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90c3 " "Found entity 1: altsyncram_90c3" {  } { { "db/altsyncram_90c3.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_90c3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574925001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574925001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/decode_osa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574925555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574925555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458574925630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458574925630 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1458574926933 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1458574926933 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1458574927120 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1458574927120 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1458574927120 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1458574927120 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1458574927121 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1458574927155 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[4\]\" and its non-tri-state driver." {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458574927489 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1458574927489 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458574927489 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1458574927489 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_touch_config:i2c_touch_config_inst\|scl_pad_i i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Converted the fanout from the open-drain buffer \"i2c_touch_config:i2c_touch_config_inst\|scl_pad_i\" to the node \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL\" into a wire" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 41 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1458574927529 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1458574927529 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 107 -1 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 677 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 348 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 694 -1 0 } } { "mtl_controller.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/mtl_controller.sv" 378 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 691 -1 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 681 -1 0 } } { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 745 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 6015 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 5602 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_s57.tdf" 38 2 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 1010 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 6047 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 9275 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/a_graycounter_1lc.tdf" 38 2 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 5979 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 166 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1458574927617 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1458574927618 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574932987 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574932987 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1458574932987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458574932990 "|DE0_NANO|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458574932990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574933762 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "268 " "268 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1458574943083 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943129 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mapController:mapController_inst\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14 " "Logic cell \"mapController:mapController_inst\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~14" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943177 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|done " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|done\"" {  } { { "i2c_touch_config.v" "done" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943177 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|i2c_al " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|i2c_al\"" {  } { { "i2c_touch_config.v" "i2c_al" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943177 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|sto " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|sto\"" {  } { { "i2c_touch_config.v" "sto" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943177 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|rd " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|rd\"" {  } { { "i2c_touch_config.v" "rd" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943177 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|wr " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|wr\"" {  } { { "i2c_touch_config.v" "wr" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943177 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|sta " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|sta\"" {  } { { "i2c_touch_config.v" "sta" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943177 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|ack " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|ack\"" {  } { { "i2c_touch_config.v" "ack" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943177 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1458574943177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574943727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.map.smsg " "Generated suppressed messages file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1458574945036 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 85 0 0 53 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 53 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1458574948507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458574948895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574948895 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949481 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949482 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949482 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949483 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949483 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949483 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949484 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949484 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949484 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949485 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949485 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949485 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949486 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949487 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1458574949487 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458574950246 "|DE0_NANO|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458574950246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9102 " "Implemented 9102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458574950251 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458574950251 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1458574950251 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8329 " "Implemented 8329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458574950251 ""} { "Info" "ICUT_CUT_TM_RAMS" "614 " "Implemented 614 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1458574950251 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1458574950251 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1458574950251 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458574950251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 407 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 407 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458574950593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 16:42:30 2016 " "Processing ended: Mon Mar 21 16:42:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458574950593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458574950593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458574950593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458574950593 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1458574953723 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1458574953723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458574953757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458574953759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 16:42:33 2016 " "Processing started: Mon Mar 21 16:42:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458574953759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1458574953759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1458574953760 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1458574953884 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1458574953885 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1458574953886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1458574954242 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1458574954377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458574954446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458574954446 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ram_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2261 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1458574954524 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ram_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2262 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1458574954524 ""}  } { { "db/ram_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2261 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1458574954524 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 33 50 0 0 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2282 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1458574954526 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 33 50 120 10101 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 120 degrees (10101 ps) for MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2283 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1458574954526 ""}  } { { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2282 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1458574954526 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 " "Atom \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1458574954531 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1458574954531 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954802 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954803 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954803 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954804 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954804 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954805 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954805 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954805 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954806 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954806 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954807 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954807 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954808 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954808 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954808 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 437 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458574954809 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1458574954904 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1458574954914 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458574955453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458574955453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458574955453 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1458574955453 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458574955492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458574955492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458574955492 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458574955492 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1458574955502 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1458574956050 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 and the PLL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 99 " "The value of the parameter \"M\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 99" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 10 " "The value of the parameter \"N\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 15226 " "The value of the parameter \"Min Lock Period\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 15226" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 20000 " "The value of the parameter \"Max Lock Period\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 20000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 4 " "The value of the parameter \"M_PH\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1458574957107 ""}  } { { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2282 9698 10655 0 0 ""} { 0 { 0 ""} 0 2261 9698 10655 0 0 ""}  }  } } { "db/ram_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1458574957107 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 338 0 0 } } { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2282 9698 10655 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1458574957224 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hgj1 " "Entity dcfifo_hgj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pej1 " "Entity dcfifo_pej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458574958995 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1458574958995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458574959277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959278 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458574959278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458574959282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458574959288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959288 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458574959288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458574959288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458574959292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959293 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458574959293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458574959299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959299 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458574959299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458574959300 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458574959301 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458574959325 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458574959366 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959371 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959371 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959371 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959371 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1458574959371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1458574959372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1458574959656 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1458574959662 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  30.303 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  30.303 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458574959664 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1458574959664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961063 ""}  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 26845 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961063 ""}  } { { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2282 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961063 ""}  } { { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2282 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961063 ""}  } { { "db/ram_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2261 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961063 ""}  } { { "db/ram_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2261 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961063 ""}  } { { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 23861 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 24107 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458574961064 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 23945 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961064 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 23967 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci\|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 3743 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458574961064 ""}  } { { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 7369 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node MTL_SOPC:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 7369 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node MTL_SOPC:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 10386 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458574961064 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2335 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_delay:reset_delay_inst\|WideOr0  " "Automatically promoted node reset_delay:reset_delay_inst\|WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|SA\[10\] " "Destination node sdram_control:sdram_control_inst\|command:u_command\|SA\[10\]" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 1952 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|CAS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|CAS_N" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 1986 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|CS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|CS_N" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 1984 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|RAS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|RAS_N" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 1985 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|WE_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|WE_N" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 1987 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|SA~11 " "Destination node sdram_control:sdram_control_inst\|command:u_command\|SA~11" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 9409 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|oe4 " "Destination node sdram_control:sdram_control_inst\|command:u_command\|oe4" {  } { { "sdram_control/command.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/command.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 1977 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[23\]~42 " "Destination node sdram_control:sdram_control_inst\|rWR1_ADDR\[23\]~42" {  } { { "sdram_control/sdram_control.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 12661 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|WideOr0~_wirecell " "Destination node reset_delay:reset_delay_inst\|WideOr0~_wirecell" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 732 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 23854 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458574961065 ""}  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 732 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2258 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 26064 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 24973 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458574961065 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 25455 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_delay:reset_delay_inst\|cont\[26\]  " "Automatically promoted node reset_delay:reset_delay_inst\|cont\[26\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hold_buffer:hold_buffer_tchrdy\|active " "Destination node hold_buffer:hold_buffer_tchrdy\|active" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 771 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 6898 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hold_buffer:hold_buffer_tchrdy\|count\[31\] " "Destination node hold_buffer:hold_buffer_tchrdy\|count\[31\]" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 774 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 6893 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|Add0~50 " "Destination node reset_delay:reset_delay_inst\|Add0~50" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 740 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 9272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_touch_config:i2c_touch_config_inst\|Decoder0~57 " "Destination node i2c_touch_config:i2c_touch_config_inst\|Decoder0~57" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 9096 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_touch_config:i2c_touch_config_inst\|Decoder0~59 " "Destination node i2c_touch_config:i2c_touch_config_inst\|Decoder0~59" {  } { { "i2c_touch_config.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/i2c_touch_config.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 9098 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|cont\[25\] " "Destination node reset_delay:reset_delay_inst\|cont\[25\]" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 739 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2233 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|cont\[24\] " "Destination node reset_delay:reset_delay_inst\|cont\[24\]" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 739 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2234 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|cont\[23\] " "Destination node reset_delay:reset_delay_inst\|cont\[23\]" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 739 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2235 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|cont\[22\] " "Destination node reset_delay:reset_delay_inst\|cont\[22\]" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 739 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2236 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|cont\[21\] " "Destination node reset_delay:reset_delay_inst\|cont\[21\]" {  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 739 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2237 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1458574961066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458574961066 ""}  } { { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 739 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2232 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|MySPI_oli:SPI_inst\|Config\[1\] " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|MySPI_oli:SPI_inst\|Config\[1\]" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2938 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 9349 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|avs_s0_waitrequest_reg~0 " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|avs_s0_waitrequest_reg~0" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 10428 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|irq_count\[0\]~0 " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|irq_count\[0\]~0" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 11544 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|irq_count\[1\]~1 " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|irq_count\[1\]~1" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 11545 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|IO_Counter_reg~0 " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|IO_Counter_reg~0" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 12137 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|IO_PosX_reg\[7\]~0 " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|IO_PosX_reg\[7\]~0" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 12140 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|MySPI_oli:SPI_inst\|IO_ImagePixel_R_Out~0 " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|MySPI_oli:SPI_inst\|IO_ImagePixel_R_Out~0" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 12141 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|MySPI_oli:SPI_inst\|IO_ImagePixel_R_Out\[6\]~1 " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|MySPI_oli:SPI_inst\|IO_ImagePixel_R_Out\[6\]~1" {  } { { "myspi_oli.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/myspi_oli.sv" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 12144 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|IO_Counter_reg\[1\]~3 " "Destination node MTL_SOPC:u0\|MyCycloneSPI:cyclonespi_0\|IO_Counter_reg\[1\]~3" {  } { { "MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/MyCycloneSPI.sv" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 12145 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458574961067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1458574961067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458574961067 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 2312 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node MTL_SOPC:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458574961068 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 14174 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458574961068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458574963956 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458574963981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458574963983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458574964013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458574964064 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458574964113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458574965114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1458574965142 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1458574965142 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1458574965142 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1458574965142 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458574965142 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ram_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/ram_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "RAM_PLL.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/RAM_PLL.v" 94 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 348 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 117 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1458574965563 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 clk\[1\] MTL_DCLK~output " "PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"MTL_DCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mtl_pll_altpll.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/db/mtl_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "MTL_PLL.v" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/MTL_PLL.v" 94 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 338 0 0 } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 151 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1458574965569 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458574966267 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1458574966296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458574969650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458574973382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458574973546 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458574994461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458574994462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458574997722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1458575010285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458575010285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458575018389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1458575018395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458575018395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.67 " "Total time spent on timing analysis during the Fitter is 18.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1458575018870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458575019070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458575020574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458575020660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458575022043 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458575025061 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 689 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1458575026410 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "80 Cyclone IV E " "80 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 570 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 571 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 572 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 573 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 132 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 693 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 140 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 699 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 618 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 619 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 620 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 148 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 655 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 148 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 656 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 611 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 612 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 613 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 614 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 616 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 617 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 622 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 623 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 624 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 625 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 626 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 627 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 628 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 630 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 631 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 632 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 633 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 634 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 635 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 636 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 637 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 638 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 639 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 640 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 641 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 642 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 644 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 645 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 646 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 647 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 648 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 649 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 650 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 651 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 652 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 653 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 654 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 589 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 590 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 591 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 592 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 593 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 594 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 595 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 596 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 597 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 598 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 599 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 600 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 601 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 602 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 603 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 604 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 607 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 559 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 608 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 609 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 610 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 615 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL_TOUCH_I2C_SDA 3.3-V LVTTL K15 " "Pin MTL_TOUCH_I2C_SDA uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MTL_TOUCH_I2C_SDA } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL_TOUCH_I2C_SDA" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 704 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 681 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL_TOUCH_INT_n 3.3-V LVTTL J13 " "Pin MTL_TOUCH_INT_n uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MTL_TOUCH_INT_n } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL_TOUCH_INT_n" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 705 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 569 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 568 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026410 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1458575026410 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 689 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458575026420 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1458575026420 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "47 " "Following 47 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 611 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 612 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 613 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 614 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 616 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 617 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 622 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 623 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 624 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 625 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 626 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 627 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 628 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 630 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 631 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 632 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 633 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 634 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 635 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 636 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 637 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 638 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 639 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 640 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 641 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 642 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 644 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 645 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 646 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 647 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 648 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 649 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 650 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 651 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 652 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 653 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 654 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 607 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 608 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 609 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 610 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.sv" "" { Text "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/" { { 0 { 0 ""} 0 615 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458575026420 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1458575026420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.fit.smsg " "Generated suppressed messages file D:/ELEC/2103-Project/Electronique/IMPORTANT/de0_nano/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458575027721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1644 " "Peak virtual memory: 1644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458575031322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 16:43:51 2016 " "Processing ended: Mon Mar 21 16:43:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458575031322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458575031322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458575031322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458575031322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1458575034150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458575034157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 16:43:53 2016 " "Processing started: Mon Mar 21 16:43:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458575034157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1458575034157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1458575034157 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1458575034453 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1458575034453 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1458575036585 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1458575036652 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1458575036652 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1458575036868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458575037435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 16:43:57 2016 " "Processing ended: Mon Mar 21 16:43:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458575037435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458575037435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458575037435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1458575037435 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1458575038225 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1458575040504 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1458575040504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1458575040552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458575040555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 16:43:59 2016 " "Processing started: Mon Mar 21 16:43:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458575040555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458575040555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458575040555 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1458575040693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458575041359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1458575041459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1458575041459 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hgj1 " "Entity dcfifo_hgj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pej1 " "Entity dcfifo_pej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458575042704 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1458575042704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1458575042970 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042972 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1458575042972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1458575042974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1458575042979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042979 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1458575042979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1458575042979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1458575042983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042983 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1458575042983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1458575042988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1458575042988 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1458575042988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1458575042989 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1458575042990 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1458575043018 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1458575043040 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043045 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043045 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043045 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043045 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1458575043046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043426 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1458575043436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1458575043476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1458575043841 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1458575043841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.933 " "Worst-case setup slack is -7.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.933            -708.941 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.933            -708.941 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.219            -127.921 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.219            -127.921 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612             -47.540 CLOCK_50  " "   -1.612             -47.540 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.093               0.000 altera_reserved_tck  " "   43.093               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575043848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.244               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 CLOCK_50  " "    0.294               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.343               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575043930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.988 " "Worst-case recovery slack is -4.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.988            -350.167 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.988            -350.167 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.254              -4.508 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.254              -4.508 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.712               0.000 CLOCK_50  " "   14.712               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.515               0.000 altera_reserved_tck  " "   47.515               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575043971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575043971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.009 " "Worst-case removal slack is 1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 altera_reserved_tck  " "    1.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.104               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.482               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.482               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.351               0.000 CLOCK_50  " "    2.351               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575044010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.740 " "Worst-case minimum pulse width slack is 4.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.740               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.740               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.441               0.000 CLOCK_50  " "    9.441               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.884               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.884               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.488               0.000 altera_reserved_tck  " "   49.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575044023 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.661 ns " "Worst Case Available Settling Time: 37.661 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575044851 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1458575044868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1458575044938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1458575047088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458575047735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1458575047960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1458575047960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.020 " "Worst-case setup slack is -7.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575047979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575047979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.020            -626.857 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.020            -626.857 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575047979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.872            -113.524 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.872            -113.524 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575047979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466             -40.175 CLOCK_50  " "   -1.466             -40.175 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575047979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.857               0.000 altera_reserved_tck  " "   43.857               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575047979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575047979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.241               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 CLOCK_50  " "    0.288               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.298               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575048072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.376 " "Worst-case recovery slack is -4.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.376            -304.245 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.376            -304.245 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.985              -3.970 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.985              -3.970 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.241               0.000 CLOCK_50  " "   15.241               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.849               0.000 altera_reserved_tck  " "   47.849               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575048113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.909 " "Worst-case removal slack is 0.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 altera_reserved_tck  " "    0.909               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.976               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.976               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.337               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.102               0.000 CLOCK_50  " "    2.102               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575048151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.737 " "Worst-case minimum pulse width slack is 4.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.737               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.737               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.462               0.000 CLOCK_50  " "    9.462               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.892               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.892               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.442               0.000 altera_reserved_tck  " "   49.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575048248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575048248 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.914 ns " "Worst Case Available Settling Time: 37.914 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575049326 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1458575049365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1458575050187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1458575050187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.379 " "Worst-case setup slack is -4.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.379            -382.632 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.379            -382.632 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752             -70.241 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.752             -70.241 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791             -22.881 CLOCK_50  " "   -0.791             -22.881 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.274               0.000 altera_reserved_tck  " "   46.274               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575050256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.104               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLOCK_50  " "    0.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.178               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575050353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.668 " "Worst-case recovery slack is -2.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.668            -189.424 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.668            -189.424 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.246              -2.492 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.246              -2.492 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.815               0.000 CLOCK_50  " "   16.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.817               0.000 altera_reserved_tck  " "   48.817               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575050400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.552 " "Worst-case removal slack is 0.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.552               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 altera_reserved_tck  " "    0.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.805               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.361               0.000 CLOCK_50  " "    1.361               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575050439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.749 " "Worst-case minimum pulse width slack is 4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.749               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.206               0.000 CLOCK_50  " "    9.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.899               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.899               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.294               0.000 altera_reserved_tck  " "   49.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458575050468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458575050468 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.697 ns " "Worst Case Available Settling Time: 38.697 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1458575051631 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1458575052797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1458575052799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458575053448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 16:44:13 2016 " "Processing ended: Mon Mar 21 16:44:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458575053448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458575053448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458575053448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458575053448 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 462 s " "Quartus II Full Compilation was successful. 0 errors, 462 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458575054642 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458234439275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458234439282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 18:07:19 2016 " "Processing started: Thu Mar 17 18:07:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458234439282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234439282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234439282 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458234439445 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458234439445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458234439980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/MTL_SOPC.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/MTL_SOPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC " "Found entity 1: MTL_SOPC" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_irq_mapper " "Found entity 1: MTL_SOPC_irq_mapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0 " "Found entity 1: MTL_SOPC_mm_interconnect_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453537 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: MTL_SOPC_mm_interconnect_0_rsp_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: MTL_SOPC_mm_interconnect_0_cmd_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453547 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453547 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453547 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453547 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "MTL_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "MTL_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_005_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_005_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453564 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_005 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_005" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453565 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_003 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453566 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_002 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_002" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453567 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router_001 " "Found entity 2: MTL_SOPC_mm_interconnect_0_router_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: MTL_SOPC_mm_interconnect_0_router_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453568 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_mm_interconnect_0_router " "Found entity 2: MTL_SOPC_mm_interconnect_0_router" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/mtl_interface_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/mtl_interface_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_interface_irq " "Found entity 1: mtl_interface_irq" {  } { { "MTL_SOPC/synthesis/submodules/mtl_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/mtl_interface_irq.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_mem " "Found entity 1: MTL_SOPC_mem" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/mapTransfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/mapTransfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapTransfer " "Found entity 1: mapTransfer" {  } { { "MTL_SOPC/synthesis/submodules/mapTransfer.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/mapTransfer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TOUCHDATA " "Found entity 1: MTL_SOPC_TOUCHDATA" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TOUCHDATA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TIMER " "Found entity 1: MTL_SOPC_TIMER" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_TESTLED " "Found entity 1: MTL_SOPC_TESTLED" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TESTLED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_KEY " "Found entity 1: MTL_SOPC_KEY" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v 5 5 " "Found 5 design units, including 5 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_JTAG_UART_sim_scfifo_w " "Found entity 1: MTL_SOPC_JTAG_UART_sim_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453584 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_JTAG_UART_scfifo_w " "Found entity 2: MTL_SOPC_JTAG_UART_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453584 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_JTAG_UART_sim_scfifo_r " "Found entity 3: MTL_SOPC_JTAG_UART_sim_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453584 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_JTAG_UART_scfifo_r " "Found entity 4: MTL_SOPC_JTAG_UART_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453584 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_JTAG_UART " "Found entity 5: MTL_SOPC_JTAG_UART" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU " "Found entity 1: MTL_SOPC_CPU" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_register_bank_a_module " "Found entity 1: MTL_SOPC_CPU_cpu_register_bank_a_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_CPU_cpu_register_bank_b_module " "Found entity 2: MTL_SOPC_CPU_cpu_register_bank_b_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_CPU_cpu_nios2_oci_debug " "Found entity 3: MTL_SOPC_CPU_cpu_nios2_oci_debug" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_CPU_cpu_nios2_oci_break " "Found entity 4: MTL_SOPC_CPU_cpu_nios2_oci_break" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_CPU_cpu_nios2_oci_xbrk " "Found entity 5: MTL_SOPC_CPU_cpu_nios2_oci_xbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "6 MTL_SOPC_CPU_cpu_nios2_oci_dbrk " "Found entity 6: MTL_SOPC_CPU_cpu_nios2_oci_dbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "7 MTL_SOPC_CPU_cpu_nios2_oci_itrace " "Found entity 7: MTL_SOPC_CPU_cpu_nios2_oci_itrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "8 MTL_SOPC_CPU_cpu_nios2_oci_td_mode " "Found entity 8: MTL_SOPC_CPU_cpu_nios2_oci_td_mode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "9 MTL_SOPC_CPU_cpu_nios2_oci_dtrace " "Found entity 9: MTL_SOPC_CPU_cpu_nios2_oci_dtrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "10 MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "11 MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "12 MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "13 MTL_SOPC_CPU_cpu_nios2_oci_fifo " "Found entity 13: MTL_SOPC_CPU_cpu_nios2_oci_fifo" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "14 MTL_SOPC_CPU_cpu_nios2_oci_pib " "Found entity 14: MTL_SOPC_CPU_cpu_nios2_oci_pib" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "15 MTL_SOPC_CPU_cpu_nios2_oci_im " "Found entity 15: MTL_SOPC_CPU_cpu_nios2_oci_im" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "16 MTL_SOPC_CPU_cpu_nios2_performance_monitors " "Found entity 16: MTL_SOPC_CPU_cpu_nios2_performance_monitors" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "17 MTL_SOPC_CPU_cpu_nios2_avalon_reg " "Found entity 17: MTL_SOPC_CPU_cpu_nios2_avalon_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "18 MTL_SOPC_CPU_cpu_ociram_sp_ram_module " "Found entity 18: MTL_SOPC_CPU_cpu_ociram_sp_ram_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "19 MTL_SOPC_CPU_cpu_nios2_ocimem " "Found entity 19: MTL_SOPC_CPU_cpu_nios2_ocimem" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "20 MTL_SOPC_CPU_cpu_nios2_oci " "Found entity 20: MTL_SOPC_CPU_cpu_nios2_oci" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""} { "Info" "ISGN_ENTITY_NAME" "21 MTL_SOPC_CPU_cpu " "Found entity 21: MTL_SOPC_CPU_cpu" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_debug_slave_wrapper " "Found entity 1: MTL_SOPC_CPU_cpu_debug_slave_wrapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_debug_slave_sysclk " "Found entity 1: MTL_SOPC_CPU_cpu_debug_slave_sysclk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_sysclk.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_debug_slave_tck " "Found entity 1: MTL_SOPC_CPU_cpu_debug_slave_tck" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_tck.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_CPU_cpu_test_bench " "Found entity 1: MTL_SOPC_CPU_cpu_test_bench" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_test_bench.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453603 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sdram_control/Sdram_RD_RAM.v " "Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1458234453604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453605 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 sdram_control.v(322) " "Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1458234453606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453607 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdram_control/sdr_data_path.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1458234453607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "sdram_control/sdr_data_path.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "sdram_control/control_interface.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458234453611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453612 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453612 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453612 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE0_NANO.sv(564) " "Verilog HDL Module Instantiation warning at DE0_NANO.sv(564): ignored dangling comma in List of Port Connections" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1458234453613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.sv 6 6 " "Found 6 design units, including 6 entities, in source file DE0_NANO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453615 ""} { "Info" "ISGN_ENTITY_NAME" "2 touch_buffer " "Found entity 2: touch_buffer" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453615 ""} { "Info" "ISGN_ENTITY_NAME" "3 reset_delay " "Found entity 3: reset_delay" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453615 ""} { "Info" "ISGN_ENTITY_NAME" "4 gestureMapping " "Found entity 4: gestureMapping" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453615 ""} { "Info" "ISGN_ENTITY_NAME" "5 hold_buffer " "Found entity 5: hold_buffer" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453615 ""} { "Info" "ISGN_ENTITY_NAME" "6 choose_draw_action " "Found entity 6: choose_draw_action" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MTL_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file MTL_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL " "Found entity 1: MTL_PLL" {  } { { "MTL_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MySPI.sv 1 1 " "Found 1 design units, including 1 entities, in source file MySPI.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MySPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL " "Found entity 1: RAM_PLL" {  } { { "RAM_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller " "Found entity 1: mtl_controller" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Loading_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file Loading_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_ROM " "Found entity 1: Loading_ROM" {  } { { "Loading_ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/Loading_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapController.sv 1 1 " "Found 1 design units, including 1 entities, in source file mapController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapController " "Found entity 1: mapController" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapAddresses.sv 3 3 " "Found 3 design units, including 3 entities, in source file mapAddresses.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mapAddresses " "Found entity 1: mapAddresses" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453622 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapPixels " "Found entity 2: mapPixels" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453622 ""} { "Info" "ISGN_ENTITY_NAME" "3 mapTiles " "Found entity 3: mapTiles" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testROM.v 1 1 " "Found 1 design units, including 1 entities, in source file testROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "testROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/testROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile0ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file tile0ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0ROM " "Found entity 1: tile0ROM" {  } { { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rampll.v 1 1 " "Found 1 design units, including 1 entities, in source file rampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rampll " "Found entity 1: rampll" {  } { { "rampll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/rampll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile2.v 1 1 " "Found 1 design units, including 1 entities, in source file tile2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile2 " "Found entity 1: tile2" {  } { { "tile2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234453625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234453625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458234453771 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inMapControl DE0_NANO.sv(495) " "Verilog HDL or VHDL warning at DE0_NANO.sv(495): object \"inMapControl\" assigned a value but never read" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458234453772 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO.sv(125) " "Output port \"EPCS_ASDO\" at DE0_NANO.sv(125) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458234453781 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO.sv(127) " "Output port \"EPCS_DCLK\" at DE0_NANO.sv(127) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458234453781 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO.sv(128) " "Output port \"EPCS_NCSO\" at DE0_NANO.sv(128) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458234453781 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO.sv(131) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO.sv(131) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458234453781 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO.sv(133) " "Output port \"I2C_SCLK\" at DE0_NANO.sv(133) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458234453781 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO.sv(137) " "Output port \"ADC_CS_N\" at DE0_NANO.sv(137) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458234453781 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO.sv(138) " "Output port \"ADC_SADDR\" at DE0_NANO.sv(138) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458234453781 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO.sv(139) " "Output port \"ADC_SCLK\" at DE0_NANO.sv(139) has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458234453781 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hold_buffer hold_buffer:hold_buffer_tchrdy " "Elaborating entity \"hold_buffer\" for hierarchy \"hold_buffer:hold_buffer_tchrdy\"" {  } { { "DE0_NANO.sv" "hold_buffer_tchrdy" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234453807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestureMapping gestureMapping:theGestureMapping " "Elaborating entity \"gestureMapping\" for hierarchy \"gestureMapping:theGestureMapping\"" {  } { { "DE0_NANO.sv" "theGestureMapping" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234453814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI MySPI:MySPI_instance " "Elaborating entity \"MySPI\" for hierarchy \"MySPI:MySPI_instance\"" {  } { { "DE0_NANO.sv" "MySPI_instance" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234453818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC MTL_SOPC:u0 " "Elaborating entity \"MTL_SOPC\" for hierarchy \"MTL_SOPC:u0\"" {  } { { "DE0_NANO.sv" "u0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234453839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU MTL_SOPC:u0\|MTL_SOPC_CPU:cpu " "Elaborating entity \"MTL_SOPC_CPU\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234453867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu " "Elaborating entity \"MTL_SOPC_CPU_cpu\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" "cpu" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234453878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_test_bench MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_test_bench:the_MTL_SOPC_CPU_cpu_test_bench " "Elaborating entity \"MTL_SOPC_CPU_cpu_test_bench\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_test_bench:the_MTL_SOPC_CPU_cpu_test_bench\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_test_bench" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_register_bank_a_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a " "Elaborating entity \"MTL_SOPC_CPU_cpu_register_bank_a_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "MTL_SOPC_CPU_cpu_register_bank_a" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454087 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234454087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234454137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234454137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_a_module:MTL_SOPC_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_register_bank_b_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_b_module:MTL_SOPC_CPU_cpu_register_bank_b " "Elaborating entity \"MTL_SOPC_CPU_cpu_register_bank_b_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_register_bank_b_module:MTL_SOPC_CPU_cpu_register_bank_b\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "MTL_SOPC_CPU_cpu_register_bank_b" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 4241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 4727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_debug MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_debug\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_debug" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_altera_std_synchronizer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454238 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234454238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_break MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_break:the_MTL_SOPC_CPU_cpu_nios2_oci_break " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_break\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_break:the_MTL_SOPC_CPU_cpu_nios2_oci_break\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_break" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_xbrk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_xbrk:the_MTL_SOPC_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_xbrk:the_MTL_SOPC_CPU_cpu_nios2_oci_xbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_xbrk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_dbrk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dbrk:the_MTL_SOPC_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dbrk:the_MTL_SOPC_CPU_cpu_nios2_oci_dbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_dbrk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_itrace MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_itrace:the_MTL_SOPC_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_itrace\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_itrace:the_MTL_SOPC_CPU_cpu_nios2_oci_itrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_itrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_dtrace MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dtrace:the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dtrace:the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_td_mode MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dtrace:the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace\|MTL_SOPC_CPU_cpu_nios2_oci_td_mode:MTL_SOPC_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_dtrace:the_MTL_SOPC_CPU_cpu_nios2_oci_dtrace\|MTL_SOPC_CPU_cpu_nios2_oci_td_mode:MTL_SOPC_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "MTL_SOPC_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_fifo MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_fifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_fifo:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo\|MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc:the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_pib MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_pib:the_MTL_SOPC_CPU_cpu_nios2_oci_pib " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_pib\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_pib:the_MTL_SOPC_CPU_cpu_nios2_oci_pib\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_pib" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_oci_im MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_im:the_MTL_SOPC_CPU_cpu_nios2_oci_im " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_oci_im\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_im:the_MTL_SOPC_CPU_cpu_nios2_oci_im\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_oci_im" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_avalon_reg MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_avalon_reg:the_MTL_SOPC_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_avalon_reg\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_avalon_reg:the_MTL_SOPC_CPU_cpu_nios2_avalon_reg\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_avalon_reg" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_nios2_ocimem MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem " "Elaborating entity \"MTL_SOPC_CPU_cpu_nios2_ocimem\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_nios2_ocimem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_ociram_sp_ram_module MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram " "Elaborating entity \"MTL_SOPC_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "MTL_SOPC_CPU_cpu_ociram_sp_ram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454415 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234454415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234454466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234454466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_ocimem:the_MTL_SOPC_CPU_cpu_nios2_ocimem\|MTL_SOPC_CPU_cpu_ociram_sp_ram_module:MTL_SOPC_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_debug_slave_wrapper MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"MTL_SOPC_CPU_cpu_debug_slave_wrapper\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "the_MTL_SOPC_CPU_cpu_debug_slave_wrapper" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_debug_slave_tck MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|MTL_SOPC_CPU_cpu_debug_slave_tck:the_MTL_SOPC_CPU_cpu_debug_slave_tck " "Elaborating entity \"MTL_SOPC_CPU_cpu_debug_slave_tck\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|MTL_SOPC_CPU_cpu_debug_slave_tck:the_MTL_SOPC_CPU_cpu_debug_slave_tck\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "the_MTL_SOPC_CPU_cpu_debug_slave_tck" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_CPU_cpu_debug_slave_sysclk MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|MTL_SOPC_CPU_cpu_debug_slave_sysclk:the_MTL_SOPC_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"MTL_SOPC_CPU_cpu_debug_slave_sysclk\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|MTL_SOPC_CPU_cpu_debug_slave_sysclk:the_MTL_SOPC_CPU_cpu_debug_slave_sysclk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "the_MTL_SOPC_CPU_cpu_debug_slave_sysclk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "MTL_SOPC_CPU_cpu_debug_slave_phy" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234454535 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234454535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234454540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_debug_slave_wrapper:the_MTL_SOPC_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart " "Elaborating entity \"MTL_SOPC_JTAG_UART\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "jtag_uart" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART_scfifo_w MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w " "Elaborating entity \"MTL_SOPC_JTAG_UART_scfifo_w\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "the_MTL_SOPC_JTAG_UART_scfifo_w" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "wfifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455319 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234455319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234455361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234455361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234455366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234455366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234455371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234455371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234455418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234455418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234455466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234455466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234455519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234455519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_w:the_MTL_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_JTAG_UART_scfifo_r MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r " "Elaborating entity \"MTL_SOPC_JTAG_UART_scfifo_r\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|MTL_SOPC_JTAG_UART_scfifo_r:the_MTL_SOPC_JTAG_UART_scfifo_r\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "the_MTL_SOPC_JTAG_UART_scfifo_r" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "MTL_SOPC_JTAG_UART_alt_jtag_atlantic" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455809 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234455809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_KEY MTL_SOPC:u0\|MTL_SOPC_KEY:key " "Elaborating entity \"MTL_SOPC_KEY\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_KEY:key\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "key" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TESTLED MTL_SOPC:u0\|MTL_SOPC_TESTLED:testled " "Elaborating entity \"MTL_SOPC_TESTLED\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TESTLED:testled\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "testled" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TIMER MTL_SOPC:u0\|MTL_SOPC_TIMER:timer " "Elaborating entity \"MTL_SOPC_TIMER\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TIMER:timer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "timer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_TOUCHDATA MTL_SOPC:u0\|MTL_SOPC_TOUCHDATA:touchdata " "Elaborating entity \"MTL_SOPC_TOUCHDATA\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_TOUCHDATA:touchdata\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "touchdata" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapTransfer MTL_SOPC:u0\|mapTransfer:maptransfer " "Elaborating entity \"mapTransfer\" for hierarchy \"MTL_SOPC:u0\|mapTransfer:maptransfer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "maptransfer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mem MTL_SOPC:u0\|MTL_SOPC_mem:mem " "Elaborating entity \"MTL_SOPC_mem\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MTL_SOPC_mem.hex " "Parameter \"init_file\" = \"MTL_SOPC_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234455933 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234455933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ub1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ub1 " "Found entity 1: altsyncram_5ub1" {  } { { "db/altsyncram_5ub1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_5ub1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234455995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234455995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ub1 MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated " "Elaborating entity \"altsyncram_5ub1\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mem:mem\|altsyncram:the_altsyncram\|altsyncram_5ub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234455995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_interface_irq MTL_SOPC:u0\|mtl_interface_irq:mtl_interface_irq_0 " "Elaborating entity \"mtl_interface_irq\" for hierarchy \"MTL_SOPC:u0\|mtl_interface_irq:mtl_interface_irq_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mtl_interface_irq_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "mm_interconnect_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:maptransfer_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:maptransfer_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mtl_interface_irq_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mtl_interface_irq_0_avs_s0_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "mtl_interface_irq_0_avs_s0_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "key_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s1_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "mem_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:maptransfer_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:maptransfer_avalon_slave_agent\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:maptransfer_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:maptransfer_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:maptransfer_avalon_slave_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router:router\|MTL_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_001_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_001:router_001\|MTL_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_002 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_002\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_002_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_002:router_002\|MTL_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_003 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_003\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_003" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_003_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_003:router_003\|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_003:router_003\|MTL_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_005 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_005\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_005:router_005\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "router_005" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_router_005_default_decode MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_005:router_005\|MTL_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_router_005:router_005\|MTL_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:maptransfer_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_demux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_demux_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_mux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_cmd_mux_003 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_cmd_mux_003\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_demux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_mux MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234456994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_rsp_mux_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_rsp_width_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458234457076 "|DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458234457077 "|DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458234457077 "|DE0_NANO|MTL_SOPC:u0|MTL_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:maptransfer_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:maptransfer_avalon_slave_cmd_width_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "maptransfer_avalon_slave_cmd_width_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0.v" 3588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_mm_interconnect_0:mm_interconnect_0\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_irq_mapper MTL_SOPC:u0\|MTL_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"MTL_SOPC_irq_mapper\" for hierarchy \"MTL_SOPC:u0\|MTL_SOPC_irq_mapper:irq_mapper\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "irq_mapper" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/MTL_SOPC.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL MTL_PLL:MTL_PLL_inst " "Elaborating entity \"MTL_PLL\" for hierarchy \"MTL_PLL:MTL_PLL_inst\"" {  } { { "DE0_NANO.sv" "MTL_PLL_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "altpll_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 33 " "Parameter \"clk1_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10101 " "Parameter \"clk1_phase_shift\" = \"10101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MTL_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MTL_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457255 ""}  } { { "MTL_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234457255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/MTL_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/MTL_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL_altpll " "Found entity 1: MTL_PLL_altpll" {  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234457298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234457298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL_altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated " "Elaborating entity \"MTL_PLL_altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL RAM_PLL:RAM_PLL_inst " "Elaborating entity \"RAM_PLL\" for hierarchy \"RAM_PLL:RAM_PLL_inst\"" {  } { { "DE0_NANO.sv" "RAM_PLL_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "altpll_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=RAM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=RAM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457350 ""}  } { { "RAM_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234457350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/RAM_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/RAM_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL_altpll " "Found entity 1: RAM_PLL_altpll" {  } { { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234457393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234457393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL_altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated " "Elaborating entity \"RAM_PLL_altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:reset_delay_inst " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:reset_delay_inst\"" {  } { { "DE0_NANO.sv" "reset_delay_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_draw_action choose_draw_action:choose_draw_action_inst " "Elaborating entity \"choose_draw_action\" for hierarchy \"choose_draw_action:choose_draw_action_inst\"" {  } { { "DE0_NANO.sv" "choose_draw_action_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control_inst " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control_inst\"" {  } { { "DE0_NANO.sv" "sdram_control_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdram_control.v(342) " "Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234457414 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(390) " "Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234457414 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface sdram_control:sdram_control_inst\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"sdram_control:sdram_control_inst\|control_interface:u_control_interface\"" {  } { { "sdram_control/sdram_control.v" "u_control_interface" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234457458 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234457458 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234457459 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command sdram_control:sdram_control_inst\|command:u_command " "Elaborating entity \"command\" for hierarchy \"sdram_control:sdram_control_inst\|command:u_command\"" {  } { { "sdram_control/sdram_control.v" "u_command" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457473 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458234457477 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458234457478 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458234457478 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path\"" {  } { { "sdram_control/sdram_control.v" "u_sdr_data_path" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "sdram_control/sdr_data_path.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234457494 "|DE0_NANO|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_write1_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234457815 ""}  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234457815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pej1 " "Found entity 1: dcfifo_pej1" {  } { { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234457853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234457853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pej1 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated " "Elaborating entity \"dcfifo_pej1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234457861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234457861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g_gray2bin" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234457899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234457899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g1p" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234457940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234457940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "wrptr_g1p" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234457987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234457987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_pej1.tdf" "fifo_ram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234457988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_brp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_bwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_dgwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_hd9:dffpipe14 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_hd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe14" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_pej1.tdf" "wraclr" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_3ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_pej1.tdf" "ws_dgrp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe19" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_3ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_pej1.tdf" "rdempty_eq_comp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_pej1.tdf" "cntr_b" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_read1_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234458701 ""}  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234458701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hgj1 " "Found entity 1: dcfifo_hgj1" {  } { { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hgj1 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated " "Elaborating entity \"dcfifo_hgj1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g_gray2bin" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "rdptr_g1p" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g1p" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm31 " "Found entity 1: altsyncram_dm31" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dm31 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram " "Elaborating entity \"altsyncram_dm31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\"" {  } { { "db/dcfifo_hgj1.tdf" "fifo_ram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_hgj1.tdf" "rs_dgwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_brp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_bwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_dgrp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234458970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234458970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe17" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234458971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234459014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234459014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_hgj1.tdf" "rdempty_eq_comp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapController mapController:mapController_inst " "Elaborating entity \"mapController\" for hierarchy \"mapController:mapController_inst\"" {  } { { "DE0_NANO.sv" "mapController_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_tile_cnt mapController.sv(18) " "Verilog HDL or VHDL warning at mapController.sv(18): object \"row_tile_cnt\" assigned a value but never read" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458234459319 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_tile_cnt mapController.sv(19) " "Verilog HDL or VHDL warning at mapController.sv(19): object \"line_tile_cnt\" assigned a value but never read" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458234459319 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mapController.sv(23) " "Verilog HDL assignment warning at mapController.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459320 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mapController.sv(28) " "Verilog HDL assignment warning at mapController.sv(28): truncated value with size 32 to match size of target (24)" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459320 "|DE0_NANO|mapController:mapController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mapController.sv(29) " "Verilog HDL assignment warning at mapController.sv(29): truncated value with size 32 to match size of target (24)" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459320 "|DE0_NANO|mapController:mapController_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_controller mtl_controller:mtl_controller_inst " "Elaborating entity \"mtl_controller\" for hierarchy \"mtl_controller:mtl_controller_inst\"" {  } { { "DE0_NANO.sv" "mtl_controller_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mtl_controller.sv(164) " "Verilog HDL assignment warning at mtl_controller.sv(164): truncated value with size 32 to match size of target (11)" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459331 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mtl_controller.sv(165) " "Verilog HDL assignment warning at mtl_controller.sv(165): truncated value with size 32 to match size of target (10)" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459332 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mtl_controller.sv(231) " "Verilog HDL assignment warning at mtl_controller.sv(231): truncated value with size 32 to match size of target (19)" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459333 "|DE0_NANO|mtl_controller:mtl_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile0ROM mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst " "Elaborating entity \"tile0ROM\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\"" {  } { { "mtl_controller.sv" "tile0ROM_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "tile0ROM.v" "altsyncram_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tile_grass.hex " "Parameter \"init_file\" = \"tile_grass.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2500 " "Parameter \"numwords_a\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459421 ""}  } { { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234459421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ea1 " "Found entity 1: altsyncram_2ea1" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234459481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234459481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ea1 mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated " "Elaborating entity \"altsyncram_2ea1\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile2 mtl_controller:mtl_controller_inst\|tile2:tile2_inst " "Elaborating entity \"tile2\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\"" {  } { { "mtl_controller.sv" "tile2_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\"" {  } { { "tile2.v" "altsyncram_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\"" {  } { { "tile2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tile_peyo.hex " "Parameter \"init_file\" = \"tile_peyo.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2500 " "Parameter \"numwords_a\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234459607 ""}  } { { "tile2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234459607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vaa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vaa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vaa1 " "Found entity 1: altsyncram_vaa1" {  } { { "db/altsyncram_vaa1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_vaa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234459662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234459662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vaa1 mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_vaa1:auto_generated " "Elaborating entity \"altsyncram_vaa1\" for hierarchy \"mtl_controller:mtl_controller_inst\|tile2:tile2_inst\|altsyncram:altsyncram_component\|altsyncram_vaa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapAddresses mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance " "Elaborating entity \"mapAddresses\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\"" {  } { { "mtl_controller.sv" "mapAddressesInstance" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mapAddresses.sv(27) " "Verilog HDL assignment warning at mapAddresses.sv(27): truncated value with size 32 to match size of target (19)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459757 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mapAddresses.sv(31) " "Verilog HDL assignment warning at mapAddresses.sv(31): truncated value with size 32 to match size of target (19)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459758 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapPixels mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst " "Elaborating entity \"mapPixels\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\"" {  } { { "mapAddresses.sv" "mapPixelsInst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mapAddresses.sv(49) " "Verilog HDL assignment warning at mapAddresses.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459772 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mapAddresses.sv(50) " "Verilog HDL assignment warning at mapAddresses.sv(50): truncated value with size 32 to match size of target (6)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459772 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapAddresses.sv(51) " "Verilog HDL assignment warning at mapAddresses.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459772 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mapAddresses.sv(52) " "Verilog HDL assignment warning at mapAddresses.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459773 "|DE0_NANO|mtl_controller:mtl_controller_inst|mapAddresses:mapAddressesInstance|mapPixels:mapPixelsInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapTiles mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapTiles:mapTilesInst " "Elaborating entity \"mapTiles\" for hierarchy \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapTiles:mapTilesInst\"" {  } { { "mapAddresses.sv" "mapTilesInst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config i2c_touch_config:i2c_touch_config_inst " "Elaborating entity \"i2c_touch_config\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\"" {  } { { "DE0_NANO.sv" "i2c_touch_config_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iack i2c_touch_config.v(79) " "Verilog HDL or VHDL warning at i2c_touch_config.v(79): object \"iack\" assigned a value but never read" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458234459783 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(162) " "Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459784 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(184) " "Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459784 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(205) " "Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459785 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(232) " "Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459785 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_touch_config.v(241) " "Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459785 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(271) " "Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459786 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_touch_config.v(142) " "Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 142 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1458234459786 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(343) " "Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459791 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(344) " "Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459791 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(345) " "Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459791 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(346) " "Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459791 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(347) " "Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459792 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(348) " "Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459792 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(349) " "Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459792 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(350) " "Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459792 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(351) " "Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459792 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(352) " "Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458234459792 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_reg 0 i2c_touch_config.v(129) " "Net \"data_reg\" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458234459797 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "i2c_touch_config.v" "byte_controller" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "i2c_touch_config.v" "bit_controller" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459893 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_touch_config.v(880) " "Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 880 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1458234459895 "|DE0_NANO|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_buffer touch_buffer:touch_buffer_west " "Elaborating entity \"touch_buffer\" for hierarchy \"touch_buffer:touch_buffer_west\"" {  } { { "DE0_NANO.sv" "touch_buffer_west" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234459907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gu14 " "Found entity 1: altsyncram_gu14" {  } { { "db/altsyncram_gu14.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_gu14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234462770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234462770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234462912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234462912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234462981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234462981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234463061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234463061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234463106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234463106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234463169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234463169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234463260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234463260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234463309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234463309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234463382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234463382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234463426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234463426 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234463609 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458234463783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.17.18:07:52 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.03.17.18:07:52 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234472549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234476809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234477379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234478981 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234479036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234479153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234479304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234479324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234479325 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458234480055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234480240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234480240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234480305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234480305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234480306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234480306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234480330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234480330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234480381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234480381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234480381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234480412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234480412 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 42 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 76 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 110 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 144 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 178 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 212 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 246 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 280 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 314 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 348 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 382 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 416 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 450 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 484 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 518 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_dm31.tdf" 552 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234481403 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1458234481403 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1458234481403 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mapController:mapController_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mapController:mapController_inst\|Mod0\"" {  } { { "mapController.sv" "Mod0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mapController:mapController_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mapController:mapController_inst\|Mult0\"" {  } { { "mapController.sv" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Div1\"" {  } { { "mapAddresses.sv" "Div1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "i2c_touch_config:i2c_touch_config_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"i2c_touch_config:i2c_touch_config_inst\|Div0\"" {  } { { "i2c_touch_config.v" "Div0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "i2c_touch_config:i2c_touch_config_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"i2c_touch_config:i2c_touch_config_inst\|Mult0\"" {  } { { "i2c_touch_config.v" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod0\"" {  } { { "mapAddresses.sv" "Mod0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|Mod1\"" {  } { { "mapAddresses.sv" "Mod1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult0\"" {  } { { "mapAddresses.sv" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|Mult0\"" {  } { { "mtl_controller.sv" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|Mult1\"" {  } { { "mapAddresses.sv" "Mult1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE0_NANO.sv" "Mult0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 506 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234486308 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1458234486308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapController:mapController_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_divide:Mod0\"" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234486340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapController:mapController_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"mapController:mapController_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486340 ""}  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234486340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234486578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapController:mapController_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"mapController:mapController_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486578 ""}  } { { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234486578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234486609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234486620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234486644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mapController:mapController_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs mapController:mapController_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mapController:mapController_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mapController.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapController.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234486700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1\"" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234486707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486708 ""}  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234486708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0\"" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234486914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0 " "Instantiated megafunction \"i2c_touch_config:i2c_touch_config_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234486914 ""}  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 344 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234486914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234486992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234486992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487037 ""}  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234487037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487058 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234487114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234487114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487123 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234487176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234487176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"i2c_touch_config:i2c_touch_config_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0\"" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|mapPixels:mapPixelsInst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487189 ""}  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234487189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234487232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234487232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487303 ""}  } { { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234487303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487329 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234487404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234487404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|mapAddresses:mapAddressesInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mapAddresses.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mapAddresses.sv" 27 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487431 ""}  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234487431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487461 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234487516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234487516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234487582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234487582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs mtl_controller:mtl_controller_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mtl_controller:mtl_controller_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 506 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234487638 ""}  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 506 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234487638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 506 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 506 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 506 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234487716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234487716 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 506 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234487723 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a16 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a17 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a18 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a19 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a20 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a21 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a22 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a23 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a8 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a9 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a10 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a11 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a12 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a13 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a14 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a15 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a0 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a1 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a2 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a3 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a4 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a5 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a6 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""} { "Info" "IBAL_BAL_RAM_SLICE" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a7 " "RAM block slice \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "tile0ROM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/tile0ROM.v" 85 0 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 198 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 564 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234488956 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1458234488956 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1458234488956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234488988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"mtl_controller:mtl_controller_inst\|tile0ROM:tile0ROM_inst\|altsyncram:altsyncram_component\|altsyncram_2ea1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2500 " "Parameter \"NUMWORDS_A\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE tile_grass.hex " "Parameter \"INIT_FILE\" = \"tile_grass.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458234488988 ""}  } { { "db/altsyncram_2ea1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_2ea1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458234488988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl83.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tl83.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl83 " "Found entity 1: altsyncram_tl83" {  } { { "db/altsyncram_tl83.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_tl83.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234489045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234489045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/mux_job.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458234489207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234489207 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1458234490014 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[4\]\" and its non-tri-state driver." {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1458234490199 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1458234490199 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458234490199 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1458234490199 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_touch_config:i2c_touch_config_inst\|scl_pad_i i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Converted the fanout from the open-drain buffer \"i2c_touch_config:i2c_touch_config_inst\|scl_pad_i\" to the node \"i2c_touch_config:i2c_touch_config_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL\" into a wire" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 41 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1458234490226 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1458234490226 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 424 -1 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 147 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 677 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 348 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 694 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 691 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 681 -1 0 } } { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 745 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 3025 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 4040 -1 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 148 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_677.tdf" 33 2 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 3644 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_JTAG_UART.v" 393 -1 0 } } { "mtl_controller.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/mtl_controller.sv" 149 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_677.tdf" 47 2 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_pjc.tdf" 33 2 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 2252 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_s57.tdf" 38 2 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 166 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_TIMER.v" 175 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/a_graycounter_1lc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1458234490264 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1458234490265 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[9\] sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[9\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[10\] sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]~5 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[10\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[10\] sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[2\] sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]~9 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[2\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[2\] sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[11\] sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~13 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[11\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[11\] sdram_control:sdram_control_inst\|rWR1_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[3\] sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]~17 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[3\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[12\] sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~21 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[12\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[4\] sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]~25 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[4\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[4\] sdram_control:sdram_control_inst\|rWR1_ADDR\[4\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[4\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[4\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[13\] sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~29 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[13\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[13\] sdram_control:sdram_control_inst\|rWR1_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[5\] sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]~33 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[5\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[5\] sdram_control:sdram_control_inst\|rWR1_ADDR\[5\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[5\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[5\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[14\] sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~37 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[14\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[6\] sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]~41 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[6\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[6\] sdram_control:sdram_control_inst\|rWR1_ADDR\[6\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[6\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[6\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[15\] sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~45 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[15\]~45\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[7\] sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~49 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~49\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[7\] sdram_control:sdram_control_inst\|rWR1_ADDR\[7\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[7\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[7\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[16\] sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~53 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[16\]~53\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[16\] sdram_control:sdram_control_inst\|rWR1_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[8\] sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]~57 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[8\]~57\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[8\] sdram_control:sdram_control_inst\|rWR1_ADDR\[8\]~_emulated sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5 " "Register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[8\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_ADDR\[8\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_ADDR\[2\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[17\] sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~61 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[17\]~61\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[18\] sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~65 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[18\]~65\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[19\] sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~69 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[19\]~69\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[20\] sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~73 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[20\]~73\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[21\] sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~77 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[21\]~77\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[22\] sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~81 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[22\]~81\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_ADDR\[23\] sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~_emulated sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~85 " "Register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_ADDR\[23\]~85\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_ADDR[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~1 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~5 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~5\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~9 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~9\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~13 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~13\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~17 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~17\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~21 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~21\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~25 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~25\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~29 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~29\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~33 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~33\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~37 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[14\]~37\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~41 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[13\]~41\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~45 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[12\]~45\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~49 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[11\]~49\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]~53 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[10\]~53\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]~57 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[9\]~57\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]~61 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[8\]~61\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]~65 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[7\]~65\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]~69 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[6\]~69\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]~73 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[5\]~73\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]~77 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[4\]~77\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]~81 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[3\]~81\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\] sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]~_emulated sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]~85 " "Register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[2\]~85\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[10\] sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[10\]~_emulated sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~1 " "Register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[10\]\" is converted into an equivalent circuit using register \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[10\]~_emulated\" and latch \"sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~1\"" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1458234490271 "|DE0_NANO|sdram_control:sdram_control_inst|rWR1_MAX_ADDR[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1458234490271 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234493583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234493583 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1458234493583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458234493584 "|DE0_NANO|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458234493584 "|DE0_NANO|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458234493584 "|DE0_NANO|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458234493584 "|DE0_NANO|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458234493584 "|DE0_NANO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458234493584 "|DE0_NANO|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458234493584 "|DE0_NANO|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458234493584 "|DE0_NANO|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1458234493584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234493995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "276 " "276 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1458234498603 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234498634 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mapController:mapController_inst\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14 " "Logic cell \"mapController:mapController_inst\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~14\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~14" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/alt_u_div_07f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|done " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|done\"" {  } { { "i2c_touch_config.v" "done" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|i2c_al " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|i2c_al\"" {  } { { "i2c_touch_config.v" "i2c_al" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|sto " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|sto\"" {  } { { "i2c_touch_config.v" "sto" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|rd " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|rd\"" {  } { { "i2c_touch_config.v" "rd" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|wr " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|wr\"" {  } { { "i2c_touch_config.v" "wr" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|sta " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|sta\"" {  } { { "i2c_touch_config.v" "sta" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|ack " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|ack\"" {  } { { "i2c_touch_config.v" "ack" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[0\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[0\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[0\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[4\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[4\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[4\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[2\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[2\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[2\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[7\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[7\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[7\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[6\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[6\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[6\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[5\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[5\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[5\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[1\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[1\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[1\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[3\] " "Logic cell \"i2c_touch_config:i2c_touch_config_inst\|REG_GESTURE\[3\]\"" {  } { { "i2c_touch_config.v" "REG_GESTURE\[3\]" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 281 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234498661 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1458234498661 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1458234498861 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1458234498861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234499031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.map.smsg " "Generated suppressed messages file /home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234499835 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 85 0 0 53 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 53 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1458234502872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458234503092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458234503092 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503533 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503533 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503533 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503533 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503534 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503534 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503534 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503534 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503535 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503535 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503535 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503535 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503536 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503536 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503536 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234503536 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234504028 "|DE0_NANO|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234504028 "|DE0_NANO|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234504028 "|DE0_NANO|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234504028 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234504028 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234504028 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234504028 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234504028 "|DE0_NANO|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1458234504028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6662 " "Implemented 6662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458234504029 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458234504029 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1458234504029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6193 " "Implemented 6193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458234504029 ""} { "Info" "ICUT_CUT_TM_RAMS" "314 " "Implemented 314 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1458234504029 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1458234504029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458234504029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1466 " "Peak virtual memory: 1466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458234504152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 18:08:24 2016 " "Processing ended: Thu Mar 17 18:08:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458234504152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458234504152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458234504152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458234504152 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458234521403 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458234521403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1458234521412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458234521412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 18:08:40 2016 " "Processing started: Thu Mar 17 18:08:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458234521412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1458234521412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1458234521412 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1458234521467 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1458234521468 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1458234521468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1458234521720 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1458234521775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458234521809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458234521809 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2326 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1458234521857 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2327 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1458234521857 ""}  } { { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2326 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1458234521857 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 33 50 0 0 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2347 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1458234521860 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 33 50 120 10101 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 120 degrees (10101 ps) for MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2348 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1458234521860 ""}  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2347 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1458234521860 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 " "Atom \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1458234521864 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1458234521864 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522061 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522062 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522062 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522062 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522062 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522063 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522063 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522063 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522063 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522064 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522064 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522064 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522064 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522064 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522065 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 426 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1458234522065 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1458234522129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1458234522135 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1458234522504 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1458234522504 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1458234522504 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1458234522504 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458234522518 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458234522518 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458234522519 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458234522519 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1458234522525 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1458234522955 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 and the PLL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 99 " "The value of the parameter \"M\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 99" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 10 " "The value of the parameter \"N\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 15226 " "The value of the parameter \"Min Lock Period\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 15226" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 20000 " "The value of the parameter \"Max Lock Period\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 20000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 4 " "The value of the parameter \"M_PH\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1458234523776 ""}  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2347 10611 11489 0 0 ""} { 0 { 0 ""} 0 2326 10611 11489 0 0 ""}  }  } } { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1458234523776 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 327 0 0 } } { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2347 10611 11489 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1458234523885 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1458234525092 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hgj1 " "Entity dcfifo_hgj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pej1 " "Entity dcfifo_pej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234525107 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1458234525107 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458234525215 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458234525237 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_NANO.SDC " "Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1458234525259 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mtl_controller:mtl_controller_inst\|y_cnt\[2\] CLOCK_50 " "Register mtl_controller:mtl_controller_inst\|y_cnt\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458234525281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458234525281 "|DE0_NANO|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset_delay:reset_delay_inst\|cont\[20\] " "Node: reset_delay:reset_delay_inst\|cont\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~49 reset_delay:reset_delay_inst\|cont\[20\] " "Latch sdram_control:sdram_control_inst\|rRD1_ADDR\[7\]~49 is being clocked by reset_delay:reset_delay_inst\|cont\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458234525281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458234525281 "|DE0_NANO|reset_delay:reset_delay_inst|cont[20]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234525381 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234525381 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234525381 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234525381 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1458234525381 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234525382 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234525382 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234525382 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1458234525382 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1458234525382 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458234525382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458234525382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458234525382 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1458234525382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526210 ""}  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 17890 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526210 ""}  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2347 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526210 ""}  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2347 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526210 ""}  } { { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2326 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526210 ""}  } { { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2326 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526210 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 15254 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_delay:reset_delay_inst\|WideOr0  " "Automatically promoted node reset_delay:reset_delay_inst\|WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|CS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|CS_N" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2015 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|SA\[10\] " "Destination node sdram_control:sdram_control_inst\|command:u_command\|SA\[10\]" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 1983 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|CAS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|CAS_N" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2017 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|RAS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|RAS_N" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2016 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|WE_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|WE_N" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2018 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|oe4 " "Destination node sdram_control:sdram_control_inst\|command:u_command\|oe4" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2008 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|SA\[7\]~18 " "Destination node sdram_control:sdram_control_inst\|command:u_command\|SA\[7\]~18" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6727 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|BA~0 " "Destination node sdram_control:sdram_control_inst\|command:u_command\|BA~0" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6812 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|BA~1 " "Destination node sdram_control:sdram_control_inst\|command:u_command\|BA~1" {  } { { "sdram_control/command.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/command.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6813 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6800 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1458234526211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526211 ""}  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 722 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2323 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node MTL_SOPC:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|W_rf_wren " "Destination node MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|W_rf_wren" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 4213 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node MTL_SOPC:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 7207 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MTL_SOPC:u0\|MTL_SOPC_CPU:cpu\|MTL_SOPC_CPU_cpu:cpu\|MTL_SOPC_CPU_cpu_nios2_oci:the_MTL_SOPC_CPU_cpu_nios2_oci\|MTL_SOPC_CPU_cpu_nios2_oci_debug:the_MTL_SOPC_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 3452 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526211 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2400 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_delay:reset_delay_inst\|cont\[26\]  " "Automatically promoted node reset_delay:reset_delay_inst\|cont\[26\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hold_buffer:hold_buffer_tchrdy\|active " "Destination node hold_buffer:hold_buffer_tchrdy\|active" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 761 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 4450 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "touch_buffer:touch_buffer_east\|active " "Destination node touch_buffer:touch_buffer_east\|active" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 681 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 4575 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "touch_buffer:touch_buffer_west\|active " "Destination node touch_buffer:touch_buffer_west\|active" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 681 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 746 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hold_buffer:hold_buffer_tchrdy\|count\[31\] " "Destination node hold_buffer:hold_buffer_tchrdy\|count\[31\]" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 764 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 4445 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "touch_buffer:touch_buffer_east\|count\[31\] " "Destination node touch_buffer:touch_buffer_east\|count\[31\]" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 684 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 4609 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "touch_buffer:touch_buffer_west\|count\[31\] " "Destination node touch_buffer:touch_buffer_west\|count\[31\]" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 684 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 742 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|Add0~50 " "Destination node reset_delay:reset_delay_inst\|Add0~50" {  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6487 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_touch_config:i2c_touch_config_inst\|Decoder0~1 " "Destination node i2c_touch_config:i2c_touch_config_inst\|Decoder0~1" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6270 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_touch_config:i2c_touch_config_inst\|Decoder0~4 " "Destination node i2c_touch_config:i2c_touch_config_inst\|Decoder0~4" {  } { { "i2c_touch_config.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/i2c_touch_config.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6273 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mtl_controller:mtl_controller_inst\|always8~0 " "Destination node mtl_controller:mtl_controller_inst\|always8~0" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6392 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1458234526211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526211 ""}  } { { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 729 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2297 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 17113 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 16022 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526211 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 16504 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node MTL_SOPC:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6516 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526211 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 2377 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rWR1_MAX_ADDR\[16\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6120 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526211 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 7650 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_3dc:wraclr\|dffe18a\[0\]  " "Automatically promoted node sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_3dc:wraclr\|dffe18a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|valid_wrreq~0 " "Destination node sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 85 2 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 8173 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526212 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_3dc.tdf" 34 9 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 4643 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_3dc:rdaclr\|dffe18a\[0\]  " "Automatically promoted node sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_3dc:rdaclr\|dffe18a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|valid_rdreq~0 " "Destination node sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|valid_rdreq~0" {  } { { "db/dcfifo_hgj1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_hgj1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 8180 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526212 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_3dc.tdf" 34 9 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 4647 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr\|dffe18a\[0\]  " "Automatically promoted node sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr\|dffe18a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|valid_wrreq~0 " "Destination node sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_pej1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dcfifo_pej1.tdf" 86 2 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 8234 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526212 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/dffpipe_3dc.tdf" 34 9 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 1778 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|mLENGTH\[7\]~2 " "Destination node sdram_control:sdram_control_inst\|mLENGTH\[7\]~2" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 491 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6801 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[23\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6032 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[22\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6036 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[21\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6040 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[20\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6044 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[19\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6048 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[18\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6052 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[17\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6056 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[16\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6060 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated " "Destination node sdram_control:sdram_control_inst\|rRD1_MAX_ADDR\[15\]~_emulated" {  } { { "sdram_control/sdram_control.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6064 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458234526212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1458234526212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458234526212 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 6800 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_SOPC:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node MTL_SOPC:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458234526212 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 10245 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458234526212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458234527928 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458234527943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458234527945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458234527968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458234527999 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1458234528026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1458234528027 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458234528039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458234528364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458234528382 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458234528382 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/RAM_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/RAM_PLL_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "RAM_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/RAM_PLL.v" 94 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 337 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 117 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1458234528615 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 clk\[1\] MTL_DCLK~output " "PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"MTL_DCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/MTL_PLL_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/db/MTL_PLL_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "MTL_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/MTL_PLL.v" 94 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 327 0 0 } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 151 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1458234528619 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458234529172 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1458234529198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458234531605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458234533874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458234533966 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458234536049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458234536049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458234537572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1458234540457 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458234540457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "mtl_controller:mtl_controller_inst\|touchX_new\[0\] " "Signal \"mtl_controller:mtl_controller_inst\|touchX_new\[0\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1458234541945 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1458234541945 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Output (X34_Y16, I109) " "Routing resource LAB Output (X34_Y16, I109)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1458234541945 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1458234541945 ""}  } { { "/opt/altera_lite/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1458234541945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1458234541946 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1458234541946 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458234541946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458234541947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458234542638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458234543425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458234543426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458234544962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1458234548152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458234548152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1458234548655 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1458234548655 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458234548655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458234548656 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.54 " "Total time spent on timing analysis during the Fitter is 1.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1458234548897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458234549046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458234550294 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458234550383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458234551842 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458234553803 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 465 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1458234554556 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "80 Cyclone IV E " "80 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { G_SENSOR_INT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 469 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 140 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 430 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 431 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 471 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 404 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 423 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 425 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 428 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 429 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 335 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL_TOUCH_I2C_SDA 3.3-V LVTTL K15 " "Pin MTL_TOUCH_I2C_SDA uses I/O standard 3.3-V LVTTL at K15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { MTL_TOUCH_I2C_SDA } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MTL_TOUCH_I2C_SDA" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 480 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 457 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL_TOUCH_INT_n 3.3-V LVTTL J13 " "Pin MTL_TOUCH_INT_n uses I/O standard 3.3-V LVTTL at J13" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { MTL_TOUCH_INT_n } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MTL_TOUCH_INT_n" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 481 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 349 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 348 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 347 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554556 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1458234554556 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 465 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458234554559 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1458234554559 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "47 " "Following 47 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 471 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 404 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 423 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 425 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 428 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 429 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458234554559 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1458234554559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.fit.smsg " "Generated suppressed messages file /home/obronchain/git_projects/ELEC2103/Electronic/MTL-Side/de0_nano/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458234555160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1501 " "Peak virtual memory: 1501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458234556855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 18:09:16 2016 " "Processing ended: Thu Mar 17 18:09:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458234556855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458234556855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458234556855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458234556855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1458234574113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458234574125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 18:09:33 2016 " "Processing started: Thu Mar 17 18:09:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458234574125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1458234574125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1458234574125 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458234574299 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1458234574299 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1458234575800 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1458234575831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458234576301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 18:09:36 2016 " "Processing ended: Thu Mar 17 18:09:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458234576301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458234576301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458234576301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1458234576301 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1458234584574 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458234590299 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1458234590299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1458234590309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458234590309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 18:09:49 2016 " "Processing started: Thu Mar 17 18:09:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458234590309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234590309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234590310 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1458234590387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234590783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234590821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234590821 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591133 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hgj1 " "Entity dcfifo_hgj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pej1 " "Entity dcfifo_pej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458234591311 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591311 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591386 ""}
{ "Info" "ISTA_SDC_FOUND" "MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.sdc " "Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591405 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_NANO.SDC " "Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591418 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mtl_controller:mtl_controller_inst\|y_cnt\[2\] CLOCK_50 " "Register mtl_controller:mtl_controller_inst\|y_cnt\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458234591435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591435 "|DE0_NANO|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset_delay:reset_delay_inst\|cont\[20\] " "Node: reset_delay:reset_delay_inst\|cont\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 reset_delay:reset_delay_inst\|cont\[20\] " "Latch sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 is being clocked by reset_delay:reset_delay_inst\|cont\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458234591435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591435 "|DE0_NANO|reset_delay:reset_delay_inst|cont[20]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234591601 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234591601 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234591601 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234591601 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591601 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234591601 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234591601 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234591601 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591601 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1458234591602 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458234591625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.020 " "Worst-case setup slack is 44.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.020               0.000 altera_reserved_tck  " "   44.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.591 " "Worst-case recovery slack is 48.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.591               0.000 altera_reserved_tck  " "   48.591               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.217 " "Worst-case removal slack is 1.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 altera_reserved_tck  " "    1.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.494 " "Worst-case minimum pulse width slack is 49.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.494               0.000 altera_reserved_tck  " "   49.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234591656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591656 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234591709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234591709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234591709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234591709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.760 ns " "Worst Case Available Settling Time: 197.760 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234591709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234591709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234591709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234591709 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591709 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458234591713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234591750 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593072 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mtl_controller:mtl_controller_inst\|y_cnt\[2\] CLOCK_50 " "Register mtl_controller:mtl_controller_inst\|y_cnt\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458234593366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593366 "|DE0_NANO|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset_delay:reset_delay_inst\|cont\[20\] " "Node: reset_delay:reset_delay_inst\|cont\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 reset_delay:reset_delay_inst\|cont\[20\] " "Latch sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 is being clocked by reset_delay:reset_delay_inst\|cont\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458234593367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593367 "|DE0_NANO|reset_delay:reset_delay_inst|cont[20]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234593378 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234593378 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234593378 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234593378 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593378 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234593378 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234593378 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234593378 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.771 " "Worst-case setup slack is 44.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.771               0.000 altera_reserved_tck  " "   44.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.813 " "Worst-case recovery slack is 48.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.813               0.000 altera_reserved_tck  " "   48.813               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.109 " "Worst-case removal slack is 1.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 altera_reserved_tck  " "    1.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.445 " "Worst-case minimum pulse width slack is 49.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.445               0.000 altera_reserved_tck  " "   49.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593403 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.005 ns " "Worst Case Available Settling Time: 198.005 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593470 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593470 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458234593475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mtl_controller:mtl_controller_inst\|y_cnt\[2\] CLOCK_50 " "Register mtl_controller:mtl_controller_inst\|y_cnt\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458234593711 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593711 "|DE0_NANO|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset_delay:reset_delay_inst\|cont\[20\] " "Node: reset_delay:reset_delay_inst\|cont\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 reset_delay:reset_delay_inst\|cont\[20\] " "Latch sdram_control:sdram_control_inst\|rWR1_ADDR\[10\]~1 is being clocked by reset_delay:reset_delay_inst\|cont\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458234593711 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593711 "|DE0_NANO|reset_delay:reset_delay_inst|cont[20]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234593719 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234593719 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234593719 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1458234593719 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593719 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234593719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234593719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1458234593719 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.858 " "Worst-case setup slack is 46.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.858               0.000 altera_reserved_tck  " "   46.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.524 " "Worst-case recovery slack is 49.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.524               0.000 altera_reserved_tck  " "   49.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 altera_reserved_tck  " "    0.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.298 " "Worst-case minimum pulse width slack is 49.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.298               0.000 altera_reserved_tck  " "   49.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458234593743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593743 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.785 ns " "Worst Case Available Settling Time: 198.785 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593798 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458234593798 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234593798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234594316 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234594321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 36 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1175 " "Peak virtual memory: 1175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458234594468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 18:09:54 2016 " "Processing ended: Thu Mar 17 18:09:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458234594468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458234594468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458234594468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234594468 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 301 s " "Quartus Prime Full Compilation was successful. 0 errors, 301 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458234602925 ""}
>>>>>>> addd119a196e0f16961ae63bce1fbb921569d96d
