
---------- Begin Simulation Statistics ----------
final_tick                               785950757500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1017357                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693248                       # Number of bytes of host memory used
host_op_rate                                  1781854                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   576.16                       # Real time elapsed on the host
host_tick_rate                             1364111435                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   586163637                       # Number of instructions simulated
sim_ops                                    1026638581                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.785951                       # Number of seconds simulated
sim_ticks                                785950757500                       # Number of ticks simulated
system.cpu.Branches                         120946448                       # Number of branches fetched
system.cpu.committedInsts                   586163637                       # Number of instructions committed
system.cpu.committedOps                    1026638581                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    34882967                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     7880252                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   743113911                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       1571901515                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1571901514.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            675045813                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           648025458                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    104069463                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   3692                       # Number of float alu accesses
system.cpu.num_fp_insts                          3692                       # number of float instructions
system.cpu.num_fp_register_reads                 6369                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2785                       # number of times the floating registers were written
system.cpu.num_func_calls                    15751178                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1024385879                       # Number of integer alu accesses
system.cpu.num_int_insts                   1024385879                       # number of integer instructions
system.cpu.num_int_register_reads          1643201957                       # number of times the integer registers were read
system.cpu.num_int_register_writes          895559243                       # number of times the integer registers were written
system.cpu.num_load_insts                    34882946                       # Number of load instructions
system.cpu.num_mem_refs                      42763185                       # number of memory refs
system.cpu.num_store_insts                    7880239                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2250266      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                 981622839     95.62%     95.83% # Class of executed instruction
system.cpu.op_class::IntMult                      137      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::IntDiv                        91      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::FloatAdd                      71      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdAlu                      366      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdCvt                      348      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdMisc                     656      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  14      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  35      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   7      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     95.83% # Class of executed instruction
system.cpu.op_class::MemRead                 34882597      3.40%     99.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 7879619      0.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 349      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                620      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1026638581                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1795                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                769                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           769                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        57536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               899                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     899    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 899                       # Request fanout histogram
system.membus.reqLayer2.occupancy              909500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4788000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          527                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              30                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           951                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        94592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 112960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1232    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1430500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            421500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1426500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                      333                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 323                       # number of overall hits
system.l2.overall_hits::.cpu.data                  10                       # number of overall hits
system.l2.overall_hits::total                     333                       # number of overall hits
system.l2.demand_misses::.cpu.inst                628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                271                       # number of demand (read+write) misses
system.l2.demand_misses::total                    899                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               628                       # number of overall misses
system.l2.overall_misses::.cpu.data               271                       # number of overall misses
system.l2.overall_misses::total                   899                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     20510000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         68297000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47787000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     20510000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        68297000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1232                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1232                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.660358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.964413                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.729708                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.660358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.964413                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.729708                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76093.949045                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75682.656827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75969.966630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76093.949045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75682.656827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75969.966630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               899                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              899                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41507000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     17800000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59307000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41507000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     17800000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59307000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.660358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.964413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.729708                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.660358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.964413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.729708                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66093.949045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65682.656827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65969.966630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66093.949045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65682.656827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65969.966630                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            6                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                6                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            6                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            6                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          527                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              527                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          527                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          527                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9674500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9674500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74419.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74419.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8374500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8374500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64419.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64419.230769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47787000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47787000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.660358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.660358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76093.949045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76093.949045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41507000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41507000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.660358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.660358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66093.949045                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66093.949045                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10835500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10835500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.933775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.933775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76847.517730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76847.517730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9425500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9425500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.933775                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.933775                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66847.517730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66847.517730                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   792.916725                       # Cycle average of tags in use
system.l2.tags.total_refs                        1795                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       899                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.996663                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       541.798086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       251.118639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.016534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.024198                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027435                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     15259                       # Number of tag accesses
system.l2.tags.data_accesses                    15259                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          40192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        40192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 899                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             51138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             22068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 73206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        51138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            51138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            51138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            22068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                73206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              203678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5737750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22594000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6382.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25132.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      682                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   899                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.657005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.060956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.434029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           68     32.85%     66.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17      8.21%     74.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      8.70%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      4.35%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.42%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.38%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.45%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      5.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          207                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  57536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  785950661500                       # Total gap between requests
system.mem_ctrls.avgGap                  874249901.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        40192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 51138.063824564735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22067.540280982554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15862750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6731250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25259.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24838.56                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               387090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2941680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62041761600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11386959540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     292216072320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       365648900490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.231310                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 759591146500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  26244400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    115211000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               771120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               398475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3477180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62041761600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11393565270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     292210509600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       365650483245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.233324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 759576647000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  26244400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    129710500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    743112960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        743112960                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    743112960                       # number of overall hits
system.cpu.icache.overall_hits::total       743112960                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          951                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            951                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          951                       # number of overall misses
system.cpu.icache.overall_misses::total           951                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53562500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53562500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53562500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53562500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    743113911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    743113911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    743113911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    743113911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56322.292324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56322.292324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56322.292324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56322.292324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          527                       # number of writebacks
system.cpu.icache.writebacks::total               527                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          951                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          951                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          951                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          951                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52611500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52611500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52611500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52611500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55322.292324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55322.292324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55322.292324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55322.292324                       # average overall mshr miss latency
system.cpu.icache.replacements                    527                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    743112960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       743112960                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          951                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           951                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53562500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53562500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    743113911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    743113911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56322.292324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56322.292324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          951                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          951                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52611500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52611500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55322.292324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55322.292324                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           381.628423                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           743113911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          781402.640379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   381.628423                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.745368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1486228773                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1486228773                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     42762938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42762938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42762938                       # number of overall hits
system.cpu.dcache.overall_hits::total        42762938                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          281                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          281                       # number of overall misses
system.cpu.dcache.overall_misses::total           281                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21317500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21317500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     42763219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42763219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     42763219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42763219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75862.989324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75862.989324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75862.989324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75862.989324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          281                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21036500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21036500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21036500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21036500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74862.989324                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74862.989324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74862.989324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74862.989324                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34882816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34882816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34882967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34882967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74953.642384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74953.642384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73953.642384                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73953.642384                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7880122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7880122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9999500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9999500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7880252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7880252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76919.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76919.230769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9869500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9869500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75919.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75919.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 785950757500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           230.414088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42763219                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               281                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          152182.274021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   230.414088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.450028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.450028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.478516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          85526719                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         85526719                       # Number of data accesses

---------- End Simulation Statistics   ----------
