
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.421214                       # Number of seconds simulated
sim_ticks                                421213868000                       # Number of ticks simulated
final_tick                               421213868000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31868                       # Simulator instruction rate (inst/s)
host_op_rate                                    58090                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              134231342                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211116                       # Number of bytes of host memory used
host_seconds                                  3137.97                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     182283315                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             74368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            123200                       # Number of bytes read from this memory
system.physmem.bytes_read::total               197568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        74368                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           74368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        20416                       # Number of bytes written to this memory
system.physmem.bytes_written::total             20416                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1162                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1925                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3087                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             319                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  319                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               176556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               292488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  469044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          176556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             176556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks             48469                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                  48469                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks             48469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              176556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              292488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 517514                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                           2128                       # number of replacements
system.l2.tagsinuse                        991.504028                       # Cycle average of tags in use
system.l2.total_refs                          1105709                       # Total number of references to valid blocks.
system.l2.sampled_refs                           3147                       # Sample count of references to valid blocks.
system.l2.avg_refs                         351.353352                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    42637460500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           703.332048                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             114.287800                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             173.884180                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.686848                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.111609                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.169809                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.968266                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                37916                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               551202                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  589118                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           570600                       # number of Writeback hits
system.l2.Writeback_hits::total                570600                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              53903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53903                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 37916                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                605105                       # number of demand (read+write) hits
system.l2.demand_hits::total                   643021                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                37916                       # number of overall hits
system.l2.overall_hits::cpu.data               605105                       # number of overall hits
system.l2.overall_hits::total                  643021                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1162                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                978                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2140                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              947                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 947                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1162                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1925                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3087                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1162                       # number of overall misses
system.l2.overall_misses::cpu.data               1925                       # number of overall misses
system.l2.overall_misses::total                  3087                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     60856000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     51068500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       111924500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     49503500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49503500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      60856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     100572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        161428000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     60856000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    100572000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       161428000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            39078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           552180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              591258                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       570600                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            570600                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          54850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54850                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             39078                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            607030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               646108                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            39078                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           607030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              646108                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.029735                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.001771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003619                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.017265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017265                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.029735                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003171                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004778                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.029735                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003171                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004778                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52371.772806                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52217.280164                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52301.168224                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52274.023231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52274.023231                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52371.772806                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52245.194805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52292.840946                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52371.772806                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52245.194805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52292.840946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  319                       # number of writebacks
system.l2.writebacks::total                       319                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           978                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2140                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            947                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3087                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3087                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     46635000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     39173500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     85808500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     37924500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37924500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46635000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     77098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    123733000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46635000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     77098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    123733000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.029735                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.001771                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.003619                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.017265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017265                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.029735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.029735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004778                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40133.390706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40054.703476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40097.429907                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40046.990496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40046.990496                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40133.390706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40050.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40081.956592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40133.390706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40050.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40081.956592                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                23684782                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23684782                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142896                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14552734                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13833594                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.058386                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  584                       # Number of system calls
system.cpu.numCycles                        842427737                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           18317063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100066699                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    23684782                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13833594                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     190771359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  285794                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              625104145                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  17493478                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   104                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          834335464                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.218558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.413268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                651984470     78.14%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                182350994     21.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            834335464                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.028115                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.118784                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                158667379                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             493174642                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 133882620                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              48467926                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 142897                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              182350546                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 142897                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                217461152                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               434381807                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2932                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  56824395                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             125522281                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              182346090                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               34281359                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           213812442                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             448085997                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        448001741                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             84256                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             213746985                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    65453                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                586                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            586                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 125522723                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20049007                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10334997                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  182282731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 585                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 182283316                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     834335464                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.218477                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.413213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           652052148     78.15%     78.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           182283316     21.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       834335464                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             64703      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151808550     83.28%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26059      0.01%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20049007     11.00%     94.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10334997      5.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              182283316                       # Type of FU issued
system.cpu.iq.rate                           0.216379                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1198833981                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         182249259                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    182249258                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               68114                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              34057                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        34057                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              182184556                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   34057                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                2                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 142897                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                76037545                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              15107142                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           182283316                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20049007                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10334997                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                585                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         136929                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5967                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               142896                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             182283315                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              20049007                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30384004                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 23684781                       # Number of branches executed
system.cpu.iew.exec_stores                   10334997                       # Number of stores executed
system.cpu.iew.exec_rate                     0.216379                       # Inst execution rate
system.cpu.iew.wb_sent                      182283315                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     182283315                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.216379                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls             585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            142896                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    834192567                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.218515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.413238                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    651909252     78.15%     78.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    182283315     21.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    834192567                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              182283315                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30384004                       # Number of memory references committed
system.cpu.commit.loads                      20049007                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23684781                       # Number of branches committed
system.cpu.commit.fp_insts                      34057                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 182188835                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             182283315                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    834192567                       # The number of ROB reads
system.cpu.rob.rob_writes                   364709527                       # The number of ROB writes
system.cpu.timesIdled                          590414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         8092273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     182283315                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               8.424277                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.424277                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.118705                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.118705                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                357966423                       # number of integer regfile reads
system.cpu.int_regfile_writes               213723892                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     53749                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23679                       # number of floating regfile writes
system.cpu.misc_regfile_reads                89913871                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  38834                       # number of replacements
system.cpu.icache.tagsinuse                241.630542                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17454347                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  39078                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 446.654051                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     241.630542                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.943869                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.943869                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17454347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17454347                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17454347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17454347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17454347                       # number of overall hits
system.cpu.icache.overall_hits::total        17454347                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        39131                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39131                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        39131                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39131                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        39131                       # number of overall misses
system.cpu.icache.overall_misses::total         39131                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    559708500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    559708500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    559708500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    559708500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    559708500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    559708500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17493478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17493478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17493478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17493478                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17493478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17493478                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002237                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002237                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14303.455061                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14303.455061                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14303.455061                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14303.455061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14303.455061                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14303.455061                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        39078                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        39078                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        39078                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        39078                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        39078                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        39078                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    479096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    479096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    479096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    479096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    479096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    479096000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002234                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12259.992835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12259.992835                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12259.992835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12259.992835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12259.992835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12259.992835                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 606774                       # number of replacements
system.cpu.dcache.tagsinuse                255.335308                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 29776887                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 607030                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  49.053403                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             6759892000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.335308                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.997404                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997404                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     19496740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19496740                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10280147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10280147                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29776887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29776887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29776887                       # number of overall hits
system.cpu.dcache.overall_hits::total        29776887                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       552265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        552265                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        54850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54850                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       607115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         607115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       607115                       # number of overall misses
system.cpu.dcache.overall_misses::total        607115                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7220566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7220566000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    753083500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    753083500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7973649500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7973649500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7973649500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7973649500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20049005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20049005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10334997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10334997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     30384002                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30384002                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     30384002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30384002                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.027546                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027546                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005307                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019981                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019981                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.019981                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019981                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13074.458820                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13074.458820                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13729.872379                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13729.872379                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13133.672368                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13133.672368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13133.672368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13133.672368                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       570600                       # number of writebacks
system.cpu.dcache.writebacks::total            570600                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           85                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       552180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       552180                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        54850                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54850                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       607030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       607030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       607030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       607030                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6115269000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6115269000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    643383500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    643383500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6758652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6758652500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6758652500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6758652500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.027542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019979                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11074.774530                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11074.774530                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11729.872379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11729.872379                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11133.967843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11133.967843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11133.967843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11133.967843                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
