INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Vivado/half_adder/half_adder.srcs/sim_1/new/half_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add_tb
