{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623967971755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623967971755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 18:12:51 2021 " "Processing started: Thu Jun 17 18:12:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623967971755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623967971755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab4_OctalDecoder -c DCalles_Lab4_OctalDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab4_OctalDecoder -c DCalles_Lab4_OctalDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623967971755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623967972186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623967972186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalles_lab4_octaldecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcalles_lab4_octaldecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCalles_Lab4_OctalDecoder-Behavioral " "Found design unit 1: DCalles_Lab4_OctalDecoder-Behavioral" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623967979899 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCalles_Lab4_OctalDecoder " "Found entity 1: DCalles_Lab4_OctalDecoder" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623967979899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623967979899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_david.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_david.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_David-Behavioral " "Found design unit 1: DFF_David-Behavioral" {  } { { "DFF_David.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DFF_David.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623967979901 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_David " "Found entity 1: DFF_David" {  } { { "DFF_David.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DFF_David.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623967979901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623967979901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_32bit-sequecial " "Found design unit 1: Counter_32bit-sequecial" {  } { { "Counter_32bit.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/Counter_32bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623967979903 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_32bit " "Found entity 1: Counter_32bit" {  } { { "Counter_32bit.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/Counter_32bit.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623967979903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623967979903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCalles_Lab4_OctalDecoder " "Elaborating entity \"DCalles_Lab4_OctalDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623967979934 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(67) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(67): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(69) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(69): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(71) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(71): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(73) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(73): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(75) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(75): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(77) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(77): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(79) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(79): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(81) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(81): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.vhd(83) " "VHDL Process Statement warning at DCalles_Lab4_OctalDecoder.vhd(83): signal \"prescaledSignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623967979935 "|DCalles_Lab4_OctalDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_32bit Counter_32bit:Counter_32bit1 " "Elaborating entity \"Counter_32bit\" for hierarchy \"Counter_32bit:Counter_32bit1\"" {  } { { "DCalles_Lab4_OctalDecoder.vhd" "Counter_32bit1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/DCalles_Lab4_OctalDecoder.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623967979936 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable Counter_32bit.vhd(54) " "VHDL Signal Declaration warning at Counter_32bit.vhd(54): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "Counter_32bit.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/Counter_32bit.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623967979937 "|DCalles_Lab4_OctalDecoder|Counter_32bit:Counter_32bit1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset Counter_32bit.vhd(55) " "VHDL Signal Declaration warning at Counter_32bit.vhd(55): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "Counter_32bit.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/Counter_32bit.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623967979937 "|DCalles_Lab4_OctalDecoder|Counter_32bit:Counter_32bit1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "preset Counter_32bit.vhd(56) " "VHDL Signal Declaration warning at Counter_32bit.vhd(56): used explicit default value for signal \"preset\" because signal was never assigned a value" {  } { { "Counter_32bit.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/Counter_32bit.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623967979937 "|DCalles_Lab4_OctalDecoder|Counter_32bit:Counter_32bit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_David Counter_32bit:Counter_32bit1\|DFF_David:DFF0 " "Elaborating entity \"DFF_David\" for hierarchy \"Counter_32bit:Counter_32bit1\|DFF_David:DFF0\"" {  } { { "Counter_32bit.vhd" "DFF0" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Digital-Frequency-Divider/VHDL/Counter_32bit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623967979937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623967980504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623967980748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623967980748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623967980781 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623967980781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623967980781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623967980781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623967980797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 18:13:00 2021 " "Processing ended: Thu Jun 17 18:13:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623967980797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623967980797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623967980797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623967980797 ""}
