

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s'
================================================================
* Date:           Mon Jul 31 18:01:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.768 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   262145|  9830401|  2.621 ms|  98.304 ms|  262145|  9830401|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s  |        2|      148|  20.000 ns|  1.480 us|    2|  148|       no|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReadInputHeight_ReadInputWidth  |   262144|  9830400|   4 ~ 150|          -|          -|  65536|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     2|     2289|     2847|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     2|     2328|     2965|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s  |        1|   2|  2289|  2847|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                        |        1|   2|  2289|  2847|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_136_p2   |         +|   0|  0|  24|          17|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_130_p2  |      icmp|   0|  0|  25|          17|          18|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  53|          36|          21|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |indvar_flatten_fu_70  |   9|          2|   17|         34|
    |layer2_out_blk_n      |   9|          2|    1|          2|
    |layer3_out_write      |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  65|         14|   22|         46|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_70                                                                           |  17|   0|   17|          0|
    |layer2_out_read_reg_157                                                                        |  16|   0|   16|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  39|   0|   39|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|layer2_out_dout            |   in|   16|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   17|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   17|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_empty_n         |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_read            |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer3_out_din             |  out|  512|     ap_fifo|                                                              layer3_out|       pointer|
|layer3_out_num_data_valid  |   in|   17|     ap_fifo|                                                              layer3_out|       pointer|
|layer3_out_fifo_cap        |   in|   17|     ap_fifo|                                                              layer3_out|       pointer|
|layer3_out_full_n          |   in|    1|     ap_fifo|                                                              layer3_out|       pointer|
|layer3_out_write           |  out|    1|     ap_fifo|                                                              layer3_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 4 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer3_out, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln79 = store i17 0, i17 %indvar_flatten" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 7 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc.i" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 8 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 9 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.12ns)   --->   "%icmp_ln79 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 10 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.12ns)   --->   "%add_ln79 = add i17 %indvar_flatten_load, i17 1" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 11 'add' 'add_ln79' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc13.i, void %_ZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj32EEE7config3EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 12 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.72ns)   --->   "%layer2_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer2_out" [./nnet_utils/nnet_conv2d_stream.h:87->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 13 'read' 'layer2_out_read' <Predicate = (!icmp_ln79)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 65536> <FIFO>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln87 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3>, i16 %layer2_out_read, i512 %layer3_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_2, i32 %sY_2, i32 %pY_2, i32 %pX_2, i4 %outidx, i25 %w3" [./nnet_utils/nnet_conv2d_stream.h:87->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 14 'call' 'call_ln87' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln81 = store i17 %add_ln79, i17 %indvar_flatten" [./nnet_utils/nnet_conv2d_stream.h:81->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 15 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.46>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [./nnet_utils/nnet_conv2d_stream.h:109]   --->   Operation 16 'ret' 'ret_ln109' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [./nnet_utils/nnet_conv2d_stream.h:81->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 19 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln87 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3>, i16 %layer2_out_read, i512 %layer3_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_2, i32 %sY_2, i32 %pY_2, i32 %pX_2, i4 %outidx, i25 %w3" [./nnet_utils/nnet_conv2d_stream.h:87->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 20 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i" [./nnet_utils/nnet_conv2d_stream.h:81->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 21 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln79            (store            ) [ 0000]
br_ln79               (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln79             (icmp             ) [ 0011]
add_ln79              (add              ) [ 0000]
br_ln79               (br               ) [ 0000]
layer2_out_read       (read             ) [ 0001]
store_ln81            (store            ) [ 0000]
ret_ln109             (ret              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specloopname_ln81     (specloopname     ) [ 0000]
call_ln87             (call             ) [ 0000]
br_ln81               (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer3_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sX_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sY_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pY_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pX_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outidx">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="layer2_out_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_out_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="512" slack="0"/>
<pin id="84" dir="0" index="3" bw="16" slack="0"/>
<pin id="85" dir="0" index="4" bw="16" slack="0"/>
<pin id="86" dir="0" index="5" bw="16" slack="0"/>
<pin id="87" dir="0" index="6" bw="16" slack="0"/>
<pin id="88" dir="0" index="7" bw="16" slack="0"/>
<pin id="89" dir="0" index="8" bw="16" slack="0"/>
<pin id="90" dir="0" index="9" bw="16" slack="0"/>
<pin id="91" dir="0" index="10" bw="16" slack="0"/>
<pin id="92" dir="0" index="11" bw="16" slack="0"/>
<pin id="93" dir="0" index="12" bw="16" slack="0"/>
<pin id="94" dir="0" index="13" bw="16" slack="0"/>
<pin id="95" dir="0" index="14" bw="32" slack="0"/>
<pin id="96" dir="0" index="15" bw="32" slack="0"/>
<pin id="97" dir="0" index="16" bw="32" slack="0"/>
<pin id="98" dir="0" index="17" bw="32" slack="0"/>
<pin id="99" dir="0" index="18" bw="4" slack="0"/>
<pin id="100" dir="0" index="19" bw="25" slack="0"/>
<pin id="101" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln79_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="17" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="17" slack="1"/>
<pin id="129" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln79_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="0" index="1" bw="17" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln79_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln81_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="1"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="17" slack="0"/>
<pin id="149" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="157" class="1005" name="layer2_out_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="103"><net_src comp="74" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="80" pin=10"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="80" pin=11"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="80" pin=12"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="80" pin=13"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="80" pin=14"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="80" pin=15"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="80" pin=16"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="80" pin=17"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="80" pin=18"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="80" pin=19"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="70" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="160"><net_src comp="74" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer3_out | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31 | {2 3 }
	Port: void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {2 3 }
	Port: void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer | {2 3 }
	Port: sX_2 | {2 3 }
	Port: sY_2 | {2 3 }
	Port: pY_2 | {2 3 }
	Port: pX_2 | {2 3 }
	Port: outidx | {}
	Port: w3 | {}
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : layer2_out | {2 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : sX_2 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : sY_2 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : pY_2 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : pX_2 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : outidx | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> : w3 | {2 3 }
  - Chain level:
	State 1
		store_ln79 : 1
	State 2
		icmp_ln79 : 1
		add_ln79 : 1
		br_ln79 : 2
		store_ln81 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80 |    2    |   1.38  |   2612  |   952   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln79_fu_130                                 |    0    |    0    |    0    |    24   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                  add_ln79_fu_136                                 |    0    |    0    |    0    |    24   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            layer2_out_read_read_fu_74                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    2    |   1.38  |   2612  |   1000  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| indvar_flatten_reg_147|   17   |
|layer2_out_read_reg_157|   16   |
+-----------------------+--------+
|         Total         |   33   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80 |  p1  |   2  |  16  |   32   ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Total                                      |      |      |      |   32   ||   0.46  ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    1   |  2612  |  1000  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   33   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |  2645  |  1009  |
+-----------+--------+--------+--------+--------+
