Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Jul 24 19:48:00 2024


Cell Usage:
GTP_DFF                     231 uses
GTP_DFF_C                   768 uses
GTP_GRS                       1 use
GTP_LUT2                    768 uses
GTP_LUT3                     24 uses
GTP_LUT4                     24 uses
GTP_LUT5                     24 uses
GTP_LUT5CARRY               360 uses

I/O ports: 77
GTP_INBUF                  44 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 1200 of 42800 (2.80%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 1200
Total Registers: 999 of 64200 (1.56%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 77 of 296 (26.01%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 1                 1
--------------------------------------------------------------
  The maximum fanout: 768
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 231
  NO              NO                YES                768
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file divide_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| divide               | 1200     | 999     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 77     | 0           | 0           | 0            | 0        | 360           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 divide|clk               1000.000     {0 500}        Declared               999           0  {clk}   
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               divide|clk                                
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divide|clk                   1.000 MHz     285.225 MHz       1000.000          3.506        996.494
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divide|clk             divide|clk                 996.494       0.000              0            957
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divide|clk             divide|clk                   0.829       0.000              0            957
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divide|clk                                        499.380       0.000              0            999
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : divisor_buf[3][1]/CLK (GTP_DFF)
Endpoint    : dividend_buf_1[8]/D (GTP_DFF_C)
Path Group  : divide|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       divisor_buf[3][1]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       divisor_buf[3][1]/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.385         divisor_buf[3] [1]
                                                                                   N145.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.314       5.699 f       N145.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.699         N145.co [0]      
                                                                                   N145.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.729 r       N145.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.729         N145.co [2]      
                                                                                   N145.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.759 r       N145.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.759         N145.co [4]      
                                                                                   N145.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.789 r       N145.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.789         N145.co [6]      
                                                                                   N145.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.819 r       N145.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758       6.577         N146             
                                                                                   N149.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       6.810 f       N149.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.810         N149.co [1]      
                                                                                   N149.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.840 r       N149.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.840         N149.co [2]      
                                                                                   N149.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.870 r       N149.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.870         N149.co [3]      
                                                                                   N149.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.900 r       N149.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.900         N149.co [4]      
                                                                                   N149.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.930 r       N149.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.930         N149.co [5]      
                                                                                   N149.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.960 r       N149.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.960         N149.co [6]      
                                                                                   N149.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.990 r       N149.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.990         N149.co [7]      
                                                                                   N149.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.020 r       N149.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.020         N149.co [8]      
                                                                                   N149.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.256 r       N149.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.720         _N1919           
                                                                                   N1504_9[8]_1/I1 (GTP_LUT2)
                                   td                    0.185       7.905 r       N1504_9[8]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.905         N1504[8]         
                                                                           r       dividend_buf_1[8]/D (GTP_DFF_C)

 Data arrival time                                                   7.905         Logic Levels: 15 
                                                                                   Logic: 1.627ns(46.619%), Route: 1.863ns(53.381%)
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                       1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204    1004.415         nt_clk           
                                                                           r       dividend_buf_1[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.494                          
====================================================================================================

====================================================================================================

Startpoint  : divisor_buf[4][1]/CLK (GTP_DFF)
Endpoint    : dividend_buf_2[8]/D (GTP_DFF_C)
Path Group  : divide|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       divisor_buf[4][1]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       divisor_buf[4][1]/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.385         divisor_buf[4] [1]
                                                                                   N187.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.314       5.699 f       N187.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.699         N187.co [0]      
                                                                                   N187.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.729 r       N187.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.729         N187.co [2]      
                                                                                   N187.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.759 r       N187.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.759         N187.co [4]      
                                                                                   N187.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.789 r       N187.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.789         N187.co [6]      
                                                                                   N187.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.819 r       N187.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758       6.577         N188             
                                                                                   N191.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       6.810 f       N191.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.810         N191.co [1]      
                                                                                   N191.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.840 r       N191.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.840         N191.co [2]      
                                                                                   N191.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.870 r       N191.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.870         N191.co [3]      
                                                                                   N191.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.900 r       N191.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.900         N191.co [4]      
                                                                                   N191.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.930 r       N191.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.930         N191.co [5]      
                                                                                   N191.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.960 r       N191.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.960         N191.co [6]      
                                                                                   N191.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.990 r       N191.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.990         N191.co [7]      
                                                                                   N191.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.020 r       N191.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.020         N191.co [8]      
                                                                                   N191.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.256 r       N191.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.720         _N2126           
                                                                                   N1536_9[8]_1/I1 (GTP_LUT2)
                                   td                    0.185       7.905 r       N1536_9[8]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.905         N1536[8]         
                                                                           r       dividend_buf_2[8]/D (GTP_DFF_C)

 Data arrival time                                                   7.905         Logic Levels: 15 
                                                                                   Logic: 1.627ns(46.619%), Route: 1.863ns(53.381%)
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                       1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204    1004.415         nt_clk           
                                                                           r       dividend_buf_2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.494                          
====================================================================================================

====================================================================================================

Startpoint  : divisor_buf[5][1]/CLK (GTP_DFF)
Endpoint    : dividend_buf_3[8]/D (GTP_DFF_C)
Path Group  : divide|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       divisor_buf[5][1]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       divisor_buf[5][1]/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.385         divisor_buf[5] [1]
                                                                                   N229.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.314       5.699 f       N229.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.699         N229.co [0]      
                                                                                   N229.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.729 r       N229.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.729         N229.co [2]      
                                                                                   N229.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.759 r       N229.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.759         N229.co [4]      
                                                                                   N229.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.789 r       N229.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.789         N229.co [6]      
                                                                                   N229.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.819 r       N229.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=10)       0.758       6.577         N230             
                                                                                   N233.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       6.810 f       N233.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.810         N233.co [1]      
                                                                                   N233.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.840 r       N233.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.840         N233.co [2]      
                                                                                   N233.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.870 r       N233.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.870         N233.co [3]      
                                                                                   N233.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.900 r       N233.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.900         N233.co [4]      
                                                                                   N233.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.930 r       N233.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.930         N233.co [5]      
                                                                                   N233.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.960 r       N233.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.960         N233.co [6]      
                                                                                   N233.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.990 r       N233.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.990         N233.co [7]      
                                                                                   N233.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.020 r       N233.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.020         N233.co [8]      
                                                                                   N233.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.256 r       N233.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.720         _N1673           
                                                                                   N1559_9[8]_1/I1 (GTP_LUT2)
                                   td                    0.185       7.905 r       N1559_9[8]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.905         N1559[8]         
                                                                           r       dividend_buf_3[8]/D (GTP_DFF_C)

 Data arrival time                                                   7.905         Logic Levels: 15 
                                                                                   Logic: 1.627ns(46.619%), Route: 1.863ns(53.381%)
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                       1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204    1004.415         nt_clk           
                                                                           r       dividend_buf_3[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.494                          
====================================================================================================

====================================================================================================

Startpoint  : valid_buf[1]/CLK (GTP_DFF)
Endpoint    : valid_buf[2]/D (GTP_DFF)
Path Group  : divide|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       valid_buf[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       valid_buf[1]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.291         valid_buf[1]     
                                                                           f       valid_buf[2]/D (GTP_DFF)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       valid_buf[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : valid_buf[2]/CLK (GTP_DFF)
Endpoint    : valid_buf[3]/D (GTP_DFF)
Path Group  : divide|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       valid_buf[2]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       valid_buf[2]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.291         valid_buf[2]     
                                                                           f       valid_buf[3]/D (GTP_DFF)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       valid_buf[3]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : valid_buf[3]/CLK (GTP_DFF)
Endpoint    : valid_buf[4]/D (GTP_DFF)
Path Group  : divide|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       valid_buf[3]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       valid_buf[3]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.291         valid_buf[3]     
                                                                           f       valid_buf[4]/D (GTP_DFF)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       valid_buf[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : quotient_buf[24][0]/CLK (GTP_DFF_C)
Endpoint    : quotient[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       quotient_buf[24][0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       quotient_buf[24][0]/Q (GTP_DFF_C)
                                   net (fanout=1)        1.091       5.829         nt_quotient[0]   
                                                                                   quotient_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       quotient_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         quotient[0]      
 quotient[0]                                                               f       quotient[0] (port)

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : quotient_buf[24][1]/CLK (GTP_DFF_C)
Endpoint    : quotient[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       quotient_buf[24][1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       quotient_buf[24][1]/Q (GTP_DFF_C)
                                   net (fanout=1)        1.091       5.829         nt_quotient[1]   
                                                                                   quotient_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       quotient_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         quotient[1]      
 quotient[1]                                                               f       quotient[1] (port)

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : quotient_buf[24][2]/CLK (GTP_DFF_C)
Endpoint    : quotient[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divide|clk (rising edge)                          0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=999)      3.204       4.415         nt_clk           
                                                                           r       quotient_buf[24][2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       quotient_buf[24][2]/Q (GTP_DFF_C)
                                   net (fanout=1)        1.091       5.829         nt_quotient[2]   
                                                                                   quotient_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       quotient_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         quotient[2]      
 quotient[2]                                                               f       quotient[2] (port)

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : valid_i (port)
Endpoint    : valid_buf[1]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 valid_i                                                 0.000       0.000 r       valid_i (port)   
                                   net (fanout=1)        0.000       0.000         valid_i          
                                                                                   valid_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       valid_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_valid_i       
                                                                           r       valid_buf[1]/D (GTP_DFF)

 Data arrival time                                                   2.391         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

====================================================================================================

Startpoint  : divisor[0] (port)
Endpoint    : divisor_buf[1][0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 divisor[0]                                              0.000       0.000 r       divisor[0] (port)
                                   net (fanout=1)        0.000       0.000         divisor[0]       
                                                                                   divisor_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       divisor_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=4)        1.268       2.479         nt_divisor[0]    
                                                                           r       divisor_buf[1][0]/D (GTP_DFF)

 Data arrival time                                                   2.479         Logic Levels: 1  
                                                                                   Logic: 1.211ns(48.850%), Route: 1.268ns(51.150%)
====================================================================================================

====================================================================================================

Startpoint  : divisor[1] (port)
Endpoint    : divisor_buf[1][1]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 divisor[1]                                              0.000       0.000 r       divisor[1] (port)
                                   net (fanout=1)        0.000       0.000         divisor[1]       
                                                                                   divisor_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       divisor_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=4)        1.268       2.479         nt_divisor[1]    
                                                                           r       divisor_buf[1][1]/D (GTP_DFF)

 Data arrival time                                                   2.479         Logic Levels: 1  
                                                                                   Logic: 1.211ns(48.850%), Route: 1.268ns(51.150%)
====================================================================================================

{divide|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          dividend_buf[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           dividend_buf[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          dividend_buf_1[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                         
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/compile/divide_comp.adf               
| Output     | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/synthesize/divide_syn.adf             
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/synthesize/divide_syn.vm              
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/synthesize/divide_controlsets.txt     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/synthesize/snr.db                     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/synthesize/divide.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 173 MB
Total CPU  time to synthesize completion : 0h:0m:3s
Process Total CPU  time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:5s
