 -------------------------------------------------------------------------------- 
 Release 14.2 Trace  (lin64) 
 Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. 
  
 /usr/local/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 
 -s 11 -n 3 -fastpaths -xml leon3mp.twx leon3mp.ncd -o leon3mp.twr leon3mp.pcf 
 -ucf leon3mp.ucf 
  
 Design file:              leon3mp.ncd 
 Physical constraint file: leon3mp.pcf 
 Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2012-07-09, STEPPING level 0) 
 Report level:             verbose report 
  
 Environment Variable      Effect  
 --------------------      ------  
 NONE                      No environment variables were set 
 -------------------------------------------------------------------------------- 
  
 INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more  
    information, see the TSI report.  Please consult the Xilinx Command Line  
    Tools User Guide for information on generating a TSI report. 
  
 INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612). 
 INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths  
    option. All paths that are not constrained will be reported in the  
    unconstrained paths section(s) of the report. 
 INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on  
    a 50 Ohm transmission line loading model.  For the details of this model,  
    and for more information on accounting for different loading conditions,  
    please see the device datasheet. 
  
 ================================================================================ 
 Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
 For more information, see Period Analysis in the Timing Closure User Guide (UG612). 
  3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors) 
  Minimum period is   6.666ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 (SLICE_X37Y104.BX), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     8.990ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      1.010ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         lclk rising at 0.000ns 
   Destination Clock:    lclk rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X43Y104.YQ     Tcko                  0.291   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 
     SLICE_X37Y104.BX     net (fanout=1)        0.480   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(2) 
     SLICE_X37Y104.CLK    Tdick                 0.239   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 
     -------------------------------------------------  --------------------------- 
     Total                                      1.010ns (0.530ns logic, 0.480ns route) 
                                                        (52.5% logic, 47.5% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 (SLICE_X43Y104.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     9.031ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_3 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      0.969ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         lclk rising at 0.000ns 
   Destination Clock:    lclk rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_3 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X43Y104.XQ     Tcko                  0.291   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_3 
     SLICE_X43Y104.BY     net (fanout=1)        0.429   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3) 
     SLICE_X43Y104.CLK    Tdick                 0.249   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 
     -------------------------------------------------  --------------------------- 
     Total                                      0.969ns (0.540ns logic, 0.429ns route) 
                                                        (55.7% logic, 44.3% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0 (SLICE_X37Y104.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     9.167ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      0.833ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         lclk rising at 0.000ns 
   Destination Clock:    lclk rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X37Y104.XQ     Tcko                  0.291   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 
     SLICE_X37Y104.BY     net (fanout=1)        0.293   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1) 
     SLICE_X37Y104.CLK    Tdick                 0.249   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0 
     -------------------------------------------------  --------------------------- 
     Total                                      0.833ns (0.540ns logic, 0.293ns route) 
                                                        (64.8% logic, 35.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0 (SLICE_X37Y104.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.479ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         lclk rising at 10.000ns 
   Destination Clock:    lclk rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X37Y104.XQ     Tcko                  0.268   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 
     SLICE_X37Y104.BY     net (fanout=1)        0.269   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1) 
     SLICE_X37Y104.CLK    Tckdi       (-Th)     0.058   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0 
     -------------------------------------------------  --------------------------- 
     Total                                      0.479ns (0.210ns logic, 0.269ns route) 
                                                        (43.8% logic, 56.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 (SLICE_X37Y104.BX), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.643ns (Levels of Logic = 0) 
   Clock Path Skew:      0.044ns (0.809 - 0.765) 
   Source Clock:         lclk rising at 10.000ns 
   Destination Clock:    lclk rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X43Y104.YQ     Tcko                  0.268   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 
     SLICE_X37Y104.BX     net (fanout=1)        0.442   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(2) 
     SLICE_X37Y104.CLK    Tckdi       (-Th)     0.067   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_1 
     -------------------------------------------------  --------------------------- 
     Total                                      0.643ns (0.201ns logic, 0.442ns route) 
                                                        (31.3% logic, 68.7% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 (SLICE_X43Y104.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_3 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.605ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         lclk rising at 10.000ns 
   Destination Clock:    lclk rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_3 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X43Y104.XQ     Tcko                  0.268   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_3 
     SLICE_X43Y104.BY     net (fanout=1)        0.395   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3) 
     SLICE_X43Y104.CLK    Tckdi       (-Th)     0.058   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_2 
     -------------------------------------------------  --------------------------- 
     Total                                      0.605ns (0.210ns logic, 0.395ns route) 
                                                        (34.7% logic, 65.3% route) 
  
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 3.334ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpc) 
   Physical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/dll0/clkgen0/xc2v.v/dll0/CLKIN 
   Logical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/dll0/clkgen0/xc2v.v/dll0/CLKIN 
   Location pin: DCM_ADV_X0Y2.CLKIN 
   Clock network: lclk 
 -------------------------------------------------------------------------------- 
 Slack: 3.334ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpco) 
   Physical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/dll0/clkgen0/xc2v.v/dll0/CLK0 
   Logical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/dll0/clkgen0/xc2v.v/dll0/CLK0 
   Location pin: DCM_ADV_X0Y2.CLK0 
   Clock network: clkgen0/xc2v.v/clk_j 
 -------------------------------------------------------------------------------- 
 Slack: 3.334ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpc) 
   Physical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/CLKIN 
   Logical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/CLKIN 
   Location pin: DCM_ADV_X0Y3.CLKIN 
   Clock network: lclk 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_270ro" derived from  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS   
 For more information, see Period Analysis in the Timing Closure User Guide (UG612). 
  4432 paths analyzed, 720 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors) 
  Minimum period is   7.485ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (SLICE_X10Y244.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     1.787ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.bdrive (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (FF) 
   Requirement:          5.000ns 
   Data Path Delay:      3.153ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkml rising at 7.500ns 
   Destination Clock:    clkml falling at 12.500ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X9Y200.XQ      Tcko                  0.291   ddrsp0.ddrc0/ddr32.ddrc/r.bdrive 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.bdrive 
     SLICE_X10Y244.BY     net (fanout=35)       2.608   ddrsp0.ddrc0/ddr32.ddrc/r.bdrive 
     SLICE_X10Y244.CLK    Tdick                 0.254   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg 
     -------------------------------------------------  --------------------------- 
     Total                                      3.153ns (0.545ns logic, 2.608ns route) 
                                                        (17.3% logic, 82.7% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 (OLOGIC_X0Y254.D1), 29 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     2.515ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      7.425ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkml rising at 7.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X18Y203.XQ     Tcko                  0.307   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
     SLICE_X11Y171.F2     net (fanout=18)       2.494   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
     SLICE_X11Y171.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/N37 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_mux0000(11)11 
     SLICE_X9Y173.F1      net (fanout=2)        0.517   ddrsp0.ddrc0/ddr32.ddrc/N37 
     SLICE_X9Y173.XMUX    Tif5x                 0.482   N4560 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW01 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW0_f5 
     SLICE_X6Y183.G4      net (fanout=1)        0.680   N4560 
     SLICE_X6Y183.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.address_14 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357 
     OLOGIC_X0Y254.D1     net (fanout=2)        2.092   ddrsp0.ddrc0/sdo_address(14) 
     OLOGIC_X0Y254.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(12) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 
     -------------------------------------------------  --------------------------- 
     Total                                      7.425ns (1.642ns logic, 5.783ns route) 
                                                        (22.1% logic, 77.9% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     2.925ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      7.015ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkml rising at 7.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X18Y203.XQ     Tcko                  0.307   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
     SLICE_X8Y171.F2      net (fanout=18)       2.319   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
     SLICE_X8Y171.X       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/N19 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_mux0000(12)11 
     SLICE_X9Y173.F4      net (fanout=1)        0.281   ddrsp0.ddrc0/ddr32.ddrc/N19 
     SLICE_X9Y173.XMUX    Tif5x                 0.482   N4560 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW01 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW0_f5 
     SLICE_X6Y183.G4      net (fanout=1)        0.680   N4560 
     SLICE_X6Y183.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.address_14 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357 
     OLOGIC_X0Y254.D1     net (fanout=2)        2.092   ddrsp0.ddrc0/sdo_address(14) 
     OLOGIC_X0Y254.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(12) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 
     -------------------------------------------------  --------------------------- 
     Total                                      7.015ns (1.643ns logic, 5.372ns route) 
                                                        (23.4% logic, 76.6% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     3.348ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      6.585ns (Levels of Logic = 4) 
   Clock Path Skew:      -0.007ns (2.150 - 2.157) 
   Source Clock:         clkml rising at 7.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X3Y201.XQ      Tcko                  0.291   ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 
     SLICE_X9Y182.G3      net (fanout=20)       1.119   ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 
     SLICE_X9Y182.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000_SW0 
     SLICE_X9Y182.F3      net (fanout=1)        0.190   N865 
     SLICE_X9Y182.X       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000 
     SLICE_X9Y173.BX      net (fanout=25)       0.760   ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000 
     SLICE_X9Y173.XMUX    Tbxx                  0.435   N4560 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW0_f5 
     SLICE_X6Y183.G4      net (fanout=1)        0.680   N4560 
     SLICE_X6Y183.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.address_14 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357 
     OLOGIC_X0Y254.D1     net (fanout=2)        2.092   ddrsp0.ddrc0/sdo_address(14) 
     OLOGIC_X0Y254.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(12) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF0 
     -------------------------------------------------  --------------------------- 
     Total                                      6.585ns (1.744ns logic, 4.841ns route) 
                                                        (26.5% logic, 73.5% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 (OLOGIC_X0Y254.D2), 29 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     2.515ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      7.425ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkml rising at 7.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X18Y203.XQ     Tcko                  0.307   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
     SLICE_X11Y171.F2     net (fanout=18)       2.494   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
     SLICE_X11Y171.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/N37 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_mux0000(11)11 
     SLICE_X9Y173.F1      net (fanout=2)        0.517   ddrsp0.ddrc0/ddr32.ddrc/N37 
     SLICE_X9Y173.XMUX    Tif5x                 0.482   N4560 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW01 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW0_f5 
     SLICE_X6Y183.G4      net (fanout=1)        0.680   N4560 
     SLICE_X6Y183.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.address_14 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357 
     OLOGIC_X0Y254.D2     net (fanout=2)        2.092   ddrsp0.ddrc0/sdo_address(14) 
     OLOGIC_X0Y254.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(12) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 
     -------------------------------------------------  --------------------------- 
     Total                                      7.425ns (1.642ns logic, 5.783ns route) 
                                                        (22.1% logic, 77.9% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     2.925ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      7.015ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkml rising at 7.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X18Y203.XQ     Tcko                  0.307   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
     SLICE_X8Y171.F2      net (fanout=18)       2.319   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.csize_1 
     SLICE_X8Y171.X       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/N19 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_mux0000(12)11 
     SLICE_X9Y173.F4      net (fanout=1)        0.281   ddrsp0.ddrc0/ddr32.ddrc/N19 
     SLICE_X9Y173.XMUX    Tif5x                 0.482   N4560 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW01 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW0_f5 
     SLICE_X6Y183.G4      net (fanout=1)        0.680   N4560 
     SLICE_X6Y183.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.address_14 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357 
     OLOGIC_X0Y254.D2     net (fanout=2)        2.092   ddrsp0.ddrc0/sdo_address(14) 
     OLOGIC_X0Y254.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(12) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 
     -------------------------------------------------  --------------------------- 
     Total                                      7.015ns (1.643ns logic, 5.372ns route) 
                                                        (23.4% logic, 76.6% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     3.348ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      6.585ns (Levels of Logic = 4) 
   Clock Path Skew:      -0.007ns (2.150 - 2.157) 
   Source Clock:         clkml rising at 7.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X3Y201.XQ      Tcko                  0.291   ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 
     SLICE_X9Y182.G3      net (fanout=20)       1.119   ddrsp0.ddrc0/ddr32.ddrc/r.cmstate_0 
     SLICE_X9Y182.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000_SW0 
     SLICE_X9Y182.F3      net (fanout=1)        0.190   N865 
     SLICE_X9Y182.X       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000 
     SLICE_X9Y173.BX      net (fanout=25)       0.760   ddrsp0.ddrc0/ddr32.ddrc/v0_ba_and0000 
     SLICE_X9Y173.XMUX    Tbxx                  0.435   N4560 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357_SW0_f5 
     SLICE_X6Y183.G4      net (fanout=1)        0.680   N4560 
     SLICE_X6Y183.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.address_14 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_address_14_mux000357 
     OLOGIC_X0Y254.D2     net (fanout=2)        2.092   ddrsp0.ddrc0/sdo_address(14) 
     OLOGIC_X0Y254.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(12) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[12].da0/FF1 
     -------------------------------------------------  --------------------------- 
     Total                                      6.585ns (1.744ns logic, 4.841ns route) 
                                                        (26.5% logic, 73.5% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_270ro" derived from 
  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
  duty cycle corrected to 10 nS  HIGH 5 nS  
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_18 (SLICE_X5Y192.G4), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_3 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_18 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.434ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkml rising at 17.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_3 to ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_18 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X5Y193.XQ      Tcko                  0.268   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen(3) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_3 
     SLICE_X5Y192.G4      net (fanout=2)        0.272   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen(3) 
     SLICE_X5Y192.CLK     Tckg        (-Th)     0.106   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_18 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_inv1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_18 
     -------------------------------------------------  --------------------------- 
     Total                                      0.434ns (0.162ns logic, 0.272ns route) 
                                                        (37.3% logic, 62.7% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/r.extdqs (SLICE_X9Y190.G4), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.extdqs (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.extdqs (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.439ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkml rising at 17.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.extdqs to ddrsp0.ddrc0/ddr32.ddrc/r.extdqs 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X9Y190.YQ      Tcko                  0.268   ddrsp0.ddrc0/ddr32.ddrc/r.extdqs 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.extdqs 
     SLICE_X9Y190.G4      net (fanout=2)        0.277   ddrsp0.ddrc0/ddr32.ddrc/r.extdqs 
     SLICE_X9Y190.CLK     Tckg        (-Th)     0.106   ddrsp0.ddrc0/ddr32.ddrc/r.extdqs 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r_extdqs_mux0000_SW0 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.extdqs 
     -------------------------------------------------  --------------------------- 
     Total                                      0.439ns (0.162ns logic, 0.277ns route) 
                                                        (36.9% logic, 63.1% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_6 (SLICE_X5Y202.F4), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_4 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_6 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.441ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkml rising at 17.500ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_4 to ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_6 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X5Y202.YQ      Tcko                  0.268   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_6 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_4 
     SLICE_X5Y202.F4      net (fanout=3)        0.277   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_4 
     SLICE_X5Y202.CLK     Tckf        (-Th)     0.104   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_6 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r_sdstate_mux0000(21)11 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_6 
     -------------------------------------------------  --------------------------- 
     Total                                      0.441ns (0.164ns logic, 0.277ns route) 
                                                        (37.2% logic, 62.8% route) 
  
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_270ro" derived from 
  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
  duty cycle corrected to 10 nS  HIGH 5 nS  
  
 -------------------------------------------------------------------------------- 
 Slack: 3.334ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpco) 
   Physical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/CLK270 
   Logical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/CLK270 
   Location pin: DCM_ADV_X0Y3.CLK270 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_270ro 
 -------------------------------------------------------------------------------- 
 Slack: 7.780ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 2.220ns (450.450MHz) (Trper_CLKB) 
   Physical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd/CLKB 
   Logical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd/CLKB 
   Location pin: RAMB16_X1Y25.CLKB 
   Clock network: clkml 
 -------------------------------------------------------------------------------- 
 Slack: 7.780ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 2.220ns (450.450MHz) (Trper_CLKB) 
   Physical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd/CLKB 
   Logical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd/CLKB 
   Location pin: RAMB16_X1Y26.CLKB 
   Clock network: clkml 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0ro" derived from  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS   
 For more information, see Period Analysis in the Timing Closure User Guide (UG612). 
  178 paths analyzed, 65 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors) 
  Minimum period is   6.666ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/FF0 (OLOGIC_X0Y208.D1), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     4.998ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/FF0 (FF) 
   Requirement:          7.500ns 
   Data Path Delay:      2.253ns (Levels of Logic = 0) 
   Clock Path Skew:      -0.049ns (5.599 - 5.648) 
   Source Clock:         clkml falling at 2.500ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Clock Uncertainty:    0.200ns 
  
   Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.140ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/FF0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X10Y244.YQ     Tcko                  0.262   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg 
     OLOGIC_X0Y208.D1     net (fanout=4)        1.469   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn 
     OLOGIC_X0Y208.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/FF0 
     -------------------------------------------------  --------------------------- 
     Total                                      2.253ns (0.784ns logic, 1.469ns route) 
                                                        (34.8% logic, 65.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/FF0 (OLOGIC_X0Y209.D1), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     5.222ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/FF0 (FF) 
   Requirement:          7.500ns 
   Data Path Delay:      2.029ns (Levels of Logic = 0) 
   Clock Path Skew:      -0.049ns (5.599 - 5.648) 
   Source Clock:         clkml falling at 2.500ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Clock Uncertainty:    0.200ns 
  
   Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.140ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/FF0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X10Y244.YQ     Tcko                  0.262   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg 
     OLOGIC_X0Y209.D1     net (fanout=4)        1.245   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn 
     OLOGIC_X0Y209.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/FF0 
     -------------------------------------------------  --------------------------- 
     Total                                      2.029ns (0.784ns logic, 1.245ns route) 
                                                        (38.6% logic, 61.4% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].da0/FF0 (OLOGIC_X0Y238.D1), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     5.709ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].da0/FF0 (FF) 
   Requirement:          7.500ns 
   Data Path Delay:      1.559ns (Levels of Logic = 0) 
   Clock Path Skew:      -0.032ns (5.616 - 5.648) 
   Source Clock:         clkml falling at 2.500ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Clock Uncertainty:    0.200ns 
  
   Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.140ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].da0/FF0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X10Y244.YQ     Tcko                  0.262   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg 
     OLOGIC_X0Y238.D1     net (fanout=4)        0.775   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn 
     OLOGIC_X0Y238.CLK    Todck                 0.522   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].da0/FF0 
     -------------------------------------------------  --------------------------- 
     Total                                      1.559ns (0.784ns logic, 0.775ns route) 
                                                        (50.3% logic, 49.7% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0ro" derived from 
  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
  duty cycle corrected to 10 nS  HIGH 5 nS  
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_1 (SLICE_X46Y142.BX), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_2 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_1 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.444ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_2 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X47Y142.YQ     Tcko                  0.268   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_2 
     SLICE_X46Y142.BX     net (fanout=1)        0.246   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(2) 
     SLICE_X46Y142.CLK    Tckdi       (-Th)     0.070   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_1 
     -------------------------------------------------  --------------------------- 
     Total                                      0.444ns (0.198ns logic, 0.246ns route) 
                                                        (44.6% logic, 55.4% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_2 (SLICE_X47Y142.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_3 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_2 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.461ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_3 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X47Y142.XQ     Tcko                  0.268   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_3 
     SLICE_X47Y142.BY     net (fanout=1)        0.251   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(3) 
     SLICE_X47Y142.CLK    Tckdi       (-Th)     0.058   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_2 
     -------------------------------------------------  --------------------------- 
     Total                                      0.461ns (0.210ns logic, 0.251ns route) 
                                                        (45.6% logic, 54.4% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_0 (SLICE_X46Y142.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_0 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.465ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X46Y142.XQ     Tcko                  0.283   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_1 
     SLICE_X46Y142.BY     net (fanout=1)        0.251   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(1) 
     SLICE_X46Y142.CLK    Tckdi       (-Th)     0.069   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(1) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_0 
     -------------------------------------------------  --------------------------- 
     Total                                      0.465ns (0.214ns logic, 0.251ns route) 
                                                        (46.0% logic, 54.0% route) 
  
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0ro" derived from 
  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
  duty cycle corrected to 10 nS  HIGH 5 nS  
  
 -------------------------------------------------------------------------------- 
 Slack: 3.334ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpco) 
   Physical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/CLK0 
   Logical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/CLK0 
   Location pin: DCM_ADV_X0Y3.CLK0 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0ro 
 -------------------------------------------------------------------------------- 
 Slack: 9.098ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 10.000ns 
   Low pulse: 5.000ns 
   Low pulse limit: 0.451ns (Tcl) 
   Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(0)/CLK 
   Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_0/CK 
   Location pin: SLICE_X43Y27.CLK 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r 
 -------------------------------------------------------------------------------- 
 Slack: 9.098ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 10.000ns 
   Low pulse: 5.000ns 
   Low pulse limit: 0.451ns (Tcl) 
   Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(0)/CLK 
   Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_1/CK 
   Location pin: SLICE_X43Y27.CLK 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: PERIOD analysis for net "clkgen0/xc2v.v/clk0B" derived from  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 1.25 to 12.500 nS and duty cycle corrected to HIGH 6.250 nS   
 For more information, see Period Analysis in the Timing Closure User Guide (UG612). 
  10876459 paths analyzed, 20452 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors) 
  Minimum period is  12.468ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 (SLICE_X58Y120.F4), 1370 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               l3.cpu[0].u0/p0/iu0/r.d.set_0 (FF) 
   Destination:          l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      11.762ns (Levels of Logic = 10) 
   Clock Path Skew:      -0.438ns (1.485 - 1.923) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: l3.cpu[0].u0/p0/iu0/r.d.set_0 to l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X84Y210.YQ     Tcko                  0.307   l3.cpu[0].u0/p0/iu0/r.d.set_0 
                                                        l3.cpu[0].u0/p0/iu0/r.d.set_0 
     SLICE_X88Y219.G1     net (fanout=69)       1.176   l3.cpu[0].u0/p0/iu0/r.d.set_0 
     SLICE_X88Y219.Y      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/r.a.ctrl.inst_23 
                                                        l3.cpu[0].u0/p0/iu0/inst2_varindex0000(23)1 
     SLICE_X86Y221.F1     net (fanout=11)       0.544   l3.cpu[0].u0/p0/iu0/inst2_varindex0000(23) 
     SLICE_X86Y221.X      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/r.a.ticc 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux00016 
     SLICE_X85Y219.F1     net (fanout=2)        0.743   l3.cpu[0].u0/p0/iu0/ldlock_mux00016 
     SLICE_X85Y219.XMUX   Tif5x                 0.482   l3.cpu[0].u0/p0/iu0/ldlock_mux000123 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux000123_G 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux000123 
     SLICE_X87Y218.F2     net (fanout=1)        0.484   l3.cpu[0].u0/p0/iu0/ldlock_mux000123 
     SLICE_X87Y218.X      Tilo                  0.165   l3.cpu[0].u0/p0/iu0/ldlock_mux000137 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux000137 
     SLICE_X84Y217.F4     net (fanout=1)        0.609   l3.cpu[0].u0/p0/iu0/ldlock_mux000137 
     SLICE_X84Y217.X      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/ldlock_mux0001177 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux0001177 
     SLICE_X79Y198.G4     net (fanout=3)        0.952   l3.cpu[0].u0/p0/iu0/ldlock_mux0001177 
     SLICE_X79Y198.Y      Tilo                  0.165   l3.cpu[0].u0/p0/ici_inull 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux0001235 
     SLICE_X79Y198.F3     net (fanout=13)       0.212   l3.cpu[0].u0/p0/iu0/ldlock_mux0001 
     SLICE_X79Y198.X      Tilo                  0.165   l3.cpu[0].u0/p0/ici_inull 
                                                        l3.cpu[0].u0/p0/iu0/ici_inull 
     SLICE_X76Y146.G1     net (fanout=7)        2.434   l3.cpu[0].u0/p0/ici_inull 
     SLICE_X76Y146.Y      Tilo                  0.166   l3.cpu[0].u0/p0/c0mmu/mmuici_trans_op 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/v_vaddress_2_mux000211 
     SLICE_X58Y120.G1     net (fanout=63)       2.176   l3.cpu[0].u0/p0/c0mmu/icache0/N3 
     SLICE_X58Y120.Y      Tilo                  0.166   l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/v_waddress_14_mux00029_SW0 
     SLICE_X58Y120.F4     net (fanout=1)        0.135   N3164 
     SLICE_X58Y120.CLK    Tfck                  0.183   l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14_rstpot 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
     -------------------------------------------------  --------------------------- 
     Total                                     11.762ns (2.297ns logic, 9.465ns route) 
                                                        (19.5% logic, 80.5% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               l3.cpu[0].u0/p0/iu0/r.d.inst_0_23 (FF) 
   Destination:          l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      11.696ns (Levels of Logic = 12) 
   Clock Path Skew:      -0.434ns (1.485 - 1.919) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: l3.cpu[0].u0/p0/iu0/r.d.inst_0_23 to l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X85Y206.XQ     Tcko                  0.291   l3.cpu[0].u0/p0/iu0/r.d.inst_0_23 
                                                        l3.cpu[0].u0/p0/iu0/r.d.inst_0_23 
     SLICE_X85Y211.G1     net (fanout=5)        0.664   l3.cpu[0].u0/p0/iu0/r.d.inst_0_23 
     SLICE_X85Y211.Y      Tilo                  0.165   l3.cpu[0].u0/p0/iu0/ldcheck1_cmp_eq0006 
                                                        l3.cpu[0].u0/p0/iu0/rin_a_nobp11_SW0 
     SLICE_X85Y211.F3     net (fanout=1)        0.412   N2959 
     SLICE_X85Y211.X      Tilo                  0.165   l3.cpu[0].u0/p0/iu0/ldcheck1_cmp_eq0006 
                                                        l3.cpu[0].u0/p0/iu0/rin_a_nobp11 
     SLICE_X82Y206.G1     net (fanout=9)        1.144   l3.cpu[0].u0/p0/iu0/ldcheck1_cmp_eq0006 
     SLICE_X82Y206.Y      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/r.a.rfa2_1 
                                                        l3.cpu[0].u0/p0/iu0/de_inst_0_mux000111 
     SLICE_X80Y205.G1     net (fanout=8)        0.698   l3.cpu[0].u0/p0/iu0/N89 
     SLICE_X80Y205.Y      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/r.a.rfa2_0 
                                                        l3.cpu[0].u0/p0/iu0/de_inst_0_mux00012 
     SLICE_X80Y205.F3     net (fanout=8)        0.191   l3.cpu[0].u0/p0/iu0/fpi_d_inst(0) 
     SLICE_X80Y205.X      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/r.a.rfa2_0 
                                                        l3.cpu[0].u0/p0/iu0/rin_a_rsel2_cmp_eq0001871 
     SLICE_X79Y205.G3     net (fanout=1)        0.336   l3.cpu[0].u0/p0/iu0/rin_a_rsel2_cmp_eq0001871 
     SLICE_X79Y205.Y      Tilo                  0.165   l3.cpu[0].u0/p0/iu0/ldlock_mux0001194 
                                                        l3.cpu[0].u0/p0/iu0/rin_a_rsel2_cmp_eq00018113 
     SLICE_X79Y205.F1     net (fanout=2)        0.474   l3.cpu[0].u0/p0/iu0/rin_a_rsel2_cmp_eq00018113 
     SLICE_X79Y205.X      Tilo                  0.165   l3.cpu[0].u0/p0/iu0/ldlock_mux0001194 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux0001194 
     SLICE_X79Y198.G3     net (fanout=2)        0.526   l3.cpu[0].u0/p0/iu0/ldlock_mux0001194 
     SLICE_X79Y198.Y      Tilo                  0.165   l3.cpu[0].u0/p0/ici_inull 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux0001235 
     SLICE_X79Y198.F3     net (fanout=13)       0.212   l3.cpu[0].u0/p0/iu0/ldlock_mux0001 
     SLICE_X79Y198.X      Tilo                  0.165   l3.cpu[0].u0/p0/ici_inull 
                                                        l3.cpu[0].u0/p0/iu0/ici_inull 
     SLICE_X76Y146.G1     net (fanout=7)        2.434   l3.cpu[0].u0/p0/ici_inull 
     SLICE_X76Y146.Y      Tilo                  0.166   l3.cpu[0].u0/p0/c0mmu/mmuici_trans_op 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/v_vaddress_2_mux000211 
     SLICE_X58Y120.G1     net (fanout=63)       2.176   l3.cpu[0].u0/p0/c0mmu/icache0/N3 
     SLICE_X58Y120.Y      Tilo                  0.166   l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/v_waddress_14_mux00029_SW0 
     SLICE_X58Y120.F4     net (fanout=1)        0.135   N3164 
     SLICE_X58Y120.CLK    Tfck                  0.183   l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14_rstpot 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
     -------------------------------------------------  --------------------------- 
     Total                                     11.696ns (2.294ns logic, 9.402ns route) 
                                                        (19.6% logic, 80.4% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               l3.cpu[0].u0/p0/iu0/r.d.inst_0_22 (FF) 
   Destination:          l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      11.606ns (Levels of Logic = 10) 
   Clock Path Skew:      -0.434ns (1.485 - 1.919) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: l3.cpu[0].u0/p0/iu0/r.d.inst_0_22 to l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X85Y206.YQ     Tcko                  0.291   l3.cpu[0].u0/p0/iu0/r.d.inst_0_23 
                                                        l3.cpu[0].u0/p0/iu0/r.d.inst_0_22 
     SLICE_X84Y211.G4     net (fanout=2)        0.483   l3.cpu[0].u0/p0/iu0/r.d.inst_0_22 
     SLICE_X84Y211.Y      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/r.a.ctrl.inst_22 
                                                        l3.cpu[0].u0/p0/iu0/inst2_varindex0000(22)1 
     SLICE_X86Y221.F3     net (fanout=24)       1.097   l3.cpu[0].u0/p0/iu0/inst2_varindex0000(22) 
     SLICE_X86Y221.X      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/r.a.ticc 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux00016 
     SLICE_X85Y219.F1     net (fanout=2)        0.743   l3.cpu[0].u0/p0/iu0/ldlock_mux00016 
     SLICE_X85Y219.XMUX   Tif5x                 0.482   l3.cpu[0].u0/p0/iu0/ldlock_mux000123 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux000123_G 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux000123 
     SLICE_X87Y218.F2     net (fanout=1)        0.484   l3.cpu[0].u0/p0/iu0/ldlock_mux000123 
     SLICE_X87Y218.X      Tilo                  0.165   l3.cpu[0].u0/p0/iu0/ldlock_mux000137 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux000137 
     SLICE_X84Y217.F4     net (fanout=1)        0.609   l3.cpu[0].u0/p0/iu0/ldlock_mux000137 
     SLICE_X84Y217.X      Tilo                  0.166   l3.cpu[0].u0/p0/iu0/ldlock_mux0001177 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux0001177 
     SLICE_X79Y198.G4     net (fanout=3)        0.952   l3.cpu[0].u0/p0/iu0/ldlock_mux0001177 
     SLICE_X79Y198.Y      Tilo                  0.165   l3.cpu[0].u0/p0/ici_inull 
                                                        l3.cpu[0].u0/p0/iu0/ldlock_mux0001235 
     SLICE_X79Y198.F3     net (fanout=13)       0.212   l3.cpu[0].u0/p0/iu0/ldlock_mux0001 
     SLICE_X79Y198.X      Tilo                  0.165   l3.cpu[0].u0/p0/ici_inull 
                                                        l3.cpu[0].u0/p0/iu0/ici_inull 
     SLICE_X76Y146.G1     net (fanout=7)        2.434   l3.cpu[0].u0/p0/ici_inull 
     SLICE_X76Y146.Y      Tilo                  0.166   l3.cpu[0].u0/p0/c0mmu/mmuici_trans_op 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/v_vaddress_2_mux000211 
     SLICE_X58Y120.G1     net (fanout=63)       2.176   l3.cpu[0].u0/p0/c0mmu/icache0/N3 
     SLICE_X58Y120.Y      Tilo                  0.166   l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/v_waddress_14_mux00029_SW0 
     SLICE_X58Y120.F4     net (fanout=1)        0.135   N3164 
     SLICE_X58Y120.CLK    Tfck                  0.183   l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14_rstpot 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/r.waddress_14 
     -------------------------------------------------  --------------------------- 
     Total                                     11.606ns (2.281ns logic, 9.325ns route) 
                                                        (19.7% logic, 80.3% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 (SLICE_X36Y98.F2), 229 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               eth1.e1/m100.u0/ethc0/r.rxcnt_3 (FF) 
   Destination:          eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      12.019ns (Levels of Logic = 11) 
   Clock Path Skew:      -0.168ns (1.700 - 1.868) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: eth1.e1/m100.u0/ethc0/r.rxcnt_3 to eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X28Y39.XQ      Tcko                  0.307   eth1.e1/m100.u0/ethc0/r.rxcnt_3 
                                                        eth1.e1/m100.u0/ethc0/r.rxcnt_3 
     SLICE_X52Y84.G3      net (fanout=16)       3.597   eth1.e1/m100.u0/ethc0/r.rxcnt_3 
     SLICE_X52Y84.COUT    Topcyg                0.478   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(3) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_lut(3) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(3) 
     SLICE_X52Y85.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(3) 
     SLICE_X52Y85.COUT    Tbyp                  0.076   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(5) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(4) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(5) 
     SLICE_X52Y86.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(5) 
     SLICE_X52Y86.COUT    Tbyp                  0.076   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(7) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(6) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(7) 
     SLICE_X52Y87.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(7) 
     SLICE_X52Y87.COUT    Tbyp                  0.076   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(8) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
     SLICE_X52Y88.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
     SLICE_X52Y88.XB      Tcinxb                0.339   eth1.e1/m100.u0/ethc0/r.rxbytecount_10 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(10) 
     SLICE_X34Y61.G2      net (fanout=6)        1.970   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(10) 
     SLICE_X34Y61.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/rin_rxdstate(5)12 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21144 
     SLICE_X18Y60.G4      net (fanout=1)        1.110   eth1.e1/m100.u0/ethc0/rxraddress(0)21144 
     SLICE_X18Y60.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/N208 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21147_SW0 
     SLICE_X18Y60.F4      net (fanout=1)        0.135   N3570 
     SLICE_X18Y60.X       Tilo                  0.166   eth1.e1/m100.u0/ethc0/N208 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21170 
     SLICE_X18Y71.G3      net (fanout=2)        0.554   eth1.e1/m100.u0/ethc0/N208 
     SLICE_X18Y71.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/r.rfrpnt_0 
                                                        eth1.e1/m100.u0/ethc0/r_rfrpnt_mux0000(1)1 
     SLICE_X18Y72.G1      net (fanout=3)        0.507   eth1.e1/m100.u0/ethc0/N123 
     SLICE_X18Y72.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/r.rfrpnt_1 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(1)1 
     SLICE_X36Y98.F2      net (fanout=32)       1.781   eth1.e1/m100.u0/rxraddress(1) 
     SLICE_X36Y98.CLK     Tfck                  0.183   eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q(6) 
                                                        eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd7.SLICEM_F 
                                                        eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 
     -------------------------------------------------  --------------------------- 
     Total                                     12.019ns (2.365ns logic, 9.654ns route) 
                                                        (19.7% logic, 80.3% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               eth1.e1/m100.u0/ethc0/r.rxcnt_3 (FF) 
   Destination:          eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      11.940ns (Levels of Logic = 11) 
   Clock Path Skew:      -0.168ns (1.700 - 1.868) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: eth1.e1/m100.u0/ethc0/r.rxcnt_3 to eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X28Y39.XQ      Tcko                  0.307   eth1.e1/m100.u0/ethc0/r.rxcnt_3 
                                                        eth1.e1/m100.u0/ethc0/r.rxcnt_3 
     SLICE_X52Y84.G3      net (fanout=16)       3.597   eth1.e1/m100.u0/ethc0/r.rxcnt_3 
     SLICE_X52Y84.COUT    Topcyg                0.399   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(3) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(3) 
     SLICE_X52Y85.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(3) 
     SLICE_X52Y85.COUT    Tbyp                  0.076   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(5) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(4) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(5) 
     SLICE_X52Y86.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(5) 
     SLICE_X52Y86.COUT    Tbyp                  0.076   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(7) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(6) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(7) 
     SLICE_X52Y87.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(7) 
     SLICE_X52Y87.COUT    Tbyp                  0.076   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(8) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
     SLICE_X52Y88.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
     SLICE_X52Y88.XB      Tcinxb                0.339   eth1.e1/m100.u0/ethc0/r.rxbytecount_10 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(10) 
     SLICE_X34Y61.G2      net (fanout=6)        1.970   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(10) 
     SLICE_X34Y61.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/rin_rxdstate(5)12 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21144 
     SLICE_X18Y60.G4      net (fanout=1)        1.110   eth1.e1/m100.u0/ethc0/rxraddress(0)21144 
     SLICE_X18Y60.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/N208 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21147_SW0 
     SLICE_X18Y60.F4      net (fanout=1)        0.135   N3570 
     SLICE_X18Y60.X       Tilo                  0.166   eth1.e1/m100.u0/ethc0/N208 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21170 
     SLICE_X18Y71.G3      net (fanout=2)        0.554   eth1.e1/m100.u0/ethc0/N208 
     SLICE_X18Y71.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/r.rfrpnt_0 
                                                        eth1.e1/m100.u0/ethc0/r_rfrpnt_mux0000(1)1 
     SLICE_X18Y72.G1      net (fanout=3)        0.507   eth1.e1/m100.u0/ethc0/N123 
     SLICE_X18Y72.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/r.rfrpnt_1 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(1)1 
     SLICE_X36Y98.F2      net (fanout=32)       1.781   eth1.e1/m100.u0/rxraddress(1) 
     SLICE_X36Y98.CLK     Tfck                  0.183   eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q(6) 
                                                        eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd7.SLICEM_F 
                                                        eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 
     -------------------------------------------------  --------------------------- 
     Total                                     11.940ns (2.286ns logic, 9.654ns route) 
                                                        (19.1% logic, 80.9% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     1.438ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               eth1.e1/m100.u0/ethc0/r.rxcnt_9 (FF) 
   Destination:          eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      10.646ns (Levels of Logic = 8) 
   Clock Path Skew:      -0.148ns (1.700 - 1.848) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: eth1.e1/m100.u0/ethc0/r.rxcnt_9 to eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X33Y44.XQ      Tcko                  0.291   eth1.e1/m100.u0/ethc0/r.rxcnt_9 
                                                        eth1.e1/m100.u0/ethc0/r.rxcnt_9 
     SLICE_X52Y87.G3      net (fanout=11)       2.468   eth1.e1/m100.u0/ethc0/r.rxcnt_9 
     SLICE_X52Y87.COUT    Topcyg                0.478   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_lut(9) 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
     SLICE_X52Y88.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(9) 
     SLICE_X52Y88.XB      Tcinxb                0.339   eth1.e1/m100.u0/ethc0/r.rxbytecount_10 
                                                        eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(10) 
     SLICE_X34Y61.G2      net (fanout=6)        1.970   eth1.e1/m100.u0/ethc0/Mcompar_v.rfrpnt_cmp_lt0000_cy(10) 
     SLICE_X34Y61.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/rin_rxdstate(5)12 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21144 
     SLICE_X18Y60.G4      net (fanout=1)        1.110   eth1.e1/m100.u0/ethc0/rxraddress(0)21144 
     SLICE_X18Y60.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/N208 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21147_SW0 
     SLICE_X18Y60.F4      net (fanout=1)        0.135   N3570 
     SLICE_X18Y60.X       Tilo                  0.166   eth1.e1/m100.u0/ethc0/N208 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(0)21170 
     SLICE_X18Y71.G3      net (fanout=2)        0.554   eth1.e1/m100.u0/ethc0/N208 
     SLICE_X18Y71.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/r.rfrpnt_0 
                                                        eth1.e1/m100.u0/ethc0/r_rfrpnt_mux0000(1)1 
     SLICE_X18Y72.G1      net (fanout=3)        0.507   eth1.e1/m100.u0/ethc0/N123 
     SLICE_X18Y72.Y       Tilo                  0.166   eth1.e1/m100.u0/ethc0/r.rfrpnt_1 
                                                        eth1.e1/m100.u0/ethc0/rxraddress(1)1 
     SLICE_X36Y98.F2      net (fanout=32)       1.781   eth1.e1/m100.u0/rxraddress(1) 
     SLICE_X36Y98.CLK     Tfck                  0.183   eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q(6) 
                                                        eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd7.SLICEM_F 
                                                        eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q_6 
     -------------------------------------------------  --------------------------- 
     Total                                     10.646ns (2.121ns logic, 8.525ns route) 
                                                        (19.9% logic, 80.1% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point mctrl0.mctrl0/r.oen (OLOGIC_X1Y110.D1), 20864 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               l3.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF) 
   Destination:          mctrl0.mctrl0/r.oen (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      11.985ns (Levels of Logic = 13) 
   Clock Path Skew:      -0.130ns (1.349 - 1.479) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: l3.cpu[0].u0/p0/c0mmu/dcache0/r.req to mctrl0.mctrl0/r.oen 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X52Y129.YQ     Tcko                  0.307   l3.cpu[0].u0/p0/c0mmu/dcache0/r.req 
                                                        l3.cpu[0].u0/p0/c0mmu/dcache0/r.req 
     SLICE_X51Y125.F4     net (fanout=22)       0.870   l3.cpu[0].u0/p0/c0mmu/dcache0/r.req 
     SLICE_X51Y125.X      Tilo                  0.165   N3478 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/htrans_and00031_SW0 
     SLICE_X49Y122.G4     net (fanout=1)        0.444   N3478 
     SLICE_X49Y122.Y      Tilo                  0.165   l3.cpu[0].u0/p0/c0mmu/a0/r.nbo_0 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/htrans_and00031 
     SLICE_X49Y120.G4     net (fanout=16)       0.321   l3.cpu[0].u0/p0/c0mmu/a0/r_nbo_mux0000(0)2 
     SLICE_X49Y120.Y      Tilo                  0.165   l3.cpu[0].u0/p0/c0mmu/a0/r.bo_1 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/r_bo_mux0000(1)1 
     SLICE_X46Y121.G1     net (fanout=67)       0.634   l3.cpu[0].u0/p0/c0mmu/a0/r_bo_mux0000(1) 
     SLICE_X46Y121.Y      Tilo                  0.166   ahbmo(0)_haddr(26) 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/Mmux_haddr_26_mux00022_SW0_SW0 
     SLICE_X46Y121.F3     net (fanout=1)        0.181   N2687 
     SLICE_X46Y121.X      Tilo                  0.166   ahbmo(0)_haddr(26) 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/Mmux_haddr_26_mux00022 
     SLICE_X42Y116.G1     net (fanout=1)        0.870   ahbmo(0)_haddr(26) 
     SLICE_X42Y116.XMUX   Tif5x                 0.477   l3.dsugen.dsu0/x0/tr.haddr_26 
                                                        ahb0/Mmux_haddr_mux0000_419 
                                                        ahb0/Mmux_haddr_mux0000_2_f5_18 
     SLICE_X42Y120.F1     net (fanout=7)        0.926   ahbsi_haddr(26) 
     SLICE_X42Y120.X      Tilo                  0.166   ahb0/hsel_6_cmp_eq00019 
                                                        ahb0/hsel_6_cmp_eq00019 
     SLICE_X27Y130.G2     net (fanout=1)        1.192   ahb0/hsel_6_cmp_eq00019 
     SLICE_X27Y130.Y      Tilo                  0.165   ahb0/r.cfgsel 
                                                        ahb0/hsel_6_cmp_eq000124 
     SLICE_X27Y130.F3     net (fanout=21)       0.207   ahb0/hsel_6_cmp_eq0001 
     SLICE_X27Y130.X      Tilo                  0.165   ahb0/r.cfgsel 
                                                        ahb0/hsel_6_and002018 
     SLICE_X21Y134.F4     net (fanout=6)        0.650   ahb0/hsel_6_and0020 
     SLICE_X21Y134.X      Tilo                  0.165   mctrl0.mctrl0/r_brmw_and0000 
                                                        mctrl0.mctrl0/ri_srhsel111 
     SLICE_X44Y113.F4     net (fanout=9)        1.368   mctrl0.mctrl0/r_brmw_and0000 
     SLICE_X44Y113.X      Tilo                  0.166   mctrl0.mctrl0/r.brmw 
                                                        mctrl0.mctrl0/v_read_mux000344 
     SLICE_X47Y113.G3     net (fanout=1)        0.361   mctrl0.mctrl0/v_read_mux000344 
     SLICE_X47Y113.Y      Tilo                  0.165   mctrl0.mctrl0/r.oen_1 
                                                        mctrl0.mctrl0/v_read_mux000360 
     SLICE_X47Y113.F4     net (fanout=2)        0.143   mctrl0.mctrl0/v_read_mux0003 
     SLICE_X47Y113.X      Tilo                  0.165   mctrl0.mctrl0/r.oen_1 
                                                        mctrl0.mctrl0/ri_oen55 
     OLOGIC_X1Y110.D1     net (fanout=1)        0.528   mctrl0.mctrl0/ri_oen 
     OLOGIC_X1Y110.CLK    Todck                 0.522   mctrl0.mctrl0/r.oen 
                                                        mctrl0.mctrl0/r.oen 
     -------------------------------------------------  --------------------------- 
     Total                                     11.985ns (3.290ns logic, 8.695ns route) 
                                                        (27.5% logic, 72.5% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               l3.cpu[0].u0/p0/c0mmu/icache0/r.req (FF) 
   Destination:          mctrl0.mctrl0/r.oen (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      11.954ns (Levels of Logic = 12) 
   Clock Path Skew:      -0.130ns (1.349 - 1.479) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: l3.cpu[0].u0/p0/c0mmu/icache0/r.req to mctrl0.mctrl0/r.oen 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X53Y128.XQ     Tcko                  0.291   l3.cpu[0].u0/p0/c0mmu/icache0/r.req 
                                                        l3.cpu[0].u0/p0/c0mmu/icache0/r.req 
     SLICE_X49Y122.G3     net (fanout=10)       1.464   l3.cpu[0].u0/p0/c0mmu/icache0/r.req 
     SLICE_X49Y122.Y      Tilo                  0.165   l3.cpu[0].u0/p0/c0mmu/a0/r.nbo_0 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/htrans_and00031 
     SLICE_X49Y120.G4     net (fanout=16)       0.321   l3.cpu[0].u0/p0/c0mmu/a0/r_nbo_mux0000(0)2 
     SLICE_X49Y120.Y      Tilo                  0.165   l3.cpu[0].u0/p0/c0mmu/a0/r.bo_1 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/r_bo_mux0000(1)1 
     SLICE_X46Y121.G1     net (fanout=67)       0.634   l3.cpu[0].u0/p0/c0mmu/a0/r_bo_mux0000(1) 
     SLICE_X46Y121.Y      Tilo                  0.166   ahbmo(0)_haddr(26) 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/Mmux_haddr_26_mux00022_SW0_SW0 
     SLICE_X46Y121.F3     net (fanout=1)        0.181   N2687 
     SLICE_X46Y121.X      Tilo                  0.166   ahbmo(0)_haddr(26) 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/Mmux_haddr_26_mux00022 
     SLICE_X42Y116.G1     net (fanout=1)        0.870   ahbmo(0)_haddr(26) 
     SLICE_X42Y116.XMUX   Tif5x                 0.477   l3.dsugen.dsu0/x0/tr.haddr_26 
                                                        ahb0/Mmux_haddr_mux0000_419 
                                                        ahb0/Mmux_haddr_mux0000_2_f5_18 
     SLICE_X42Y120.F1     net (fanout=7)        0.926   ahbsi_haddr(26) 
     SLICE_X42Y120.X      Tilo                  0.166   ahb0/hsel_6_cmp_eq00019 
                                                        ahb0/hsel_6_cmp_eq00019 
     SLICE_X27Y130.G2     net (fanout=1)        1.192   ahb0/hsel_6_cmp_eq00019 
     SLICE_X27Y130.Y      Tilo                  0.165   ahb0/r.cfgsel 
                                                        ahb0/hsel_6_cmp_eq000124 
     SLICE_X27Y130.F3     net (fanout=21)       0.207   ahb0/hsel_6_cmp_eq0001 
     SLICE_X27Y130.X      Tilo                  0.165   ahb0/r.cfgsel 
                                                        ahb0/hsel_6_and002018 
     SLICE_X21Y134.F4     net (fanout=6)        0.650   ahb0/hsel_6_and0020 
     SLICE_X21Y134.X      Tilo                  0.165   mctrl0.mctrl0/r_brmw_and0000 
                                                        mctrl0.mctrl0/ri_srhsel111 
     SLICE_X44Y113.F4     net (fanout=9)        1.368   mctrl0.mctrl0/r_brmw_and0000 
     SLICE_X44Y113.X      Tilo                  0.166   mctrl0.mctrl0/r.brmw 
                                                        mctrl0.mctrl0/v_read_mux000344 
     SLICE_X47Y113.G3     net (fanout=1)        0.361   mctrl0.mctrl0/v_read_mux000344 
     SLICE_X47Y113.Y      Tilo                  0.165   mctrl0.mctrl0/r.oen_1 
                                                        mctrl0.mctrl0/v_read_mux000360 
     SLICE_X47Y113.F4     net (fanout=2)        0.143   mctrl0.mctrl0/v_read_mux0003 
     SLICE_X47Y113.X      Tilo                  0.165   mctrl0.mctrl0/r.oen_1 
                                                        mctrl0.mctrl0/ri_oen55 
     OLOGIC_X1Y110.D1     net (fanout=1)        0.528   mctrl0.mctrl0/ri_oen 
     OLOGIC_X1Y110.CLK    Todck                 0.522   mctrl0.mctrl0/r.oen 
                                                        mctrl0.mctrl0/r.oen 
     -------------------------------------------------  --------------------------- 
     Total                                     11.954ns (3.109ns logic, 8.845ns route) 
                                                        (26.0% logic, 74.0% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               l3.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/r.req (FF) 
   Destination:          mctrl0.mctrl0/r.oen (FF) 
   Requirement:          12.500ns 
   Data Path Delay:      11.905ns (Levels of Logic = 13) 
   Clock Path Skew:      -0.114ns (1.349 - 1.463) 
   Source Clock:         clkm rising at 0.000ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.268ns 
  
   Clock Uncertainty:          0.268ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: l3.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/r.req to mctrl0.mctrl0/r.oen 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X52Y123.YQ     Tcko                  0.307   l3.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/r.req 
                                                        l3.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/r.req 
     SLICE_X51Y125.F3     net (fanout=12)       0.790   l3.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/r.req 
     SLICE_X51Y125.X      Tilo                  0.165   N3478 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/htrans_and00031_SW0 
     SLICE_X49Y122.G4     net (fanout=1)        0.444   N3478 
     SLICE_X49Y122.Y      Tilo                  0.165   l3.cpu[0].u0/p0/c0mmu/a0/r.nbo_0 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/htrans_and00031 
     SLICE_X49Y120.G4     net (fanout=16)       0.321   l3.cpu[0].u0/p0/c0mmu/a0/r_nbo_mux0000(0)2 
     SLICE_X49Y120.Y      Tilo                  0.165   l3.cpu[0].u0/p0/c0mmu/a0/r.bo_1 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/r_bo_mux0000(1)1 
     SLICE_X46Y121.G1     net (fanout=67)       0.634   l3.cpu[0].u0/p0/c0mmu/a0/r_bo_mux0000(1) 
     SLICE_X46Y121.Y      Tilo                  0.166   ahbmo(0)_haddr(26) 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/Mmux_haddr_26_mux00022_SW0_SW0 
     SLICE_X46Y121.F3     net (fanout=1)        0.181   N2687 
     SLICE_X46Y121.X      Tilo                  0.166   ahbmo(0)_haddr(26) 
                                                        l3.cpu[0].u0/p0/c0mmu/a0/Mmux_haddr_26_mux00022 
     SLICE_X42Y116.G1     net (fanout=1)        0.870   ahbmo(0)_haddr(26) 
     SLICE_X42Y116.XMUX   Tif5x                 0.477   l3.dsugen.dsu0/x0/tr.haddr_26 
                                                        ahb0/Mmux_haddr_mux0000_419 
                                                        ahb0/Mmux_haddr_mux0000_2_f5_18 
     SLICE_X42Y120.F1     net (fanout=7)        0.926   ahbsi_haddr(26) 
     SLICE_X42Y120.X      Tilo                  0.166   ahb0/hsel_6_cmp_eq00019 
                                                        ahb0/hsel_6_cmp_eq00019 
     SLICE_X27Y130.G2     net (fanout=1)        1.192   ahb0/hsel_6_cmp_eq00019 
     SLICE_X27Y130.Y      Tilo                  0.165   ahb0/r.cfgsel 
                                                        ahb0/hsel_6_cmp_eq000124 
     SLICE_X27Y130.F3     net (fanout=21)       0.207   ahb0/hsel_6_cmp_eq0001 
     SLICE_X27Y130.X      Tilo                  0.165   ahb0/r.cfgsel 
                                                        ahb0/hsel_6_and002018 
     SLICE_X21Y134.F4     net (fanout=6)        0.650   ahb0/hsel_6_and0020 
     SLICE_X21Y134.X      Tilo                  0.165   mctrl0.mctrl0/r_brmw_and0000 
                                                        mctrl0.mctrl0/ri_srhsel111 
     SLICE_X44Y113.F4     net (fanout=9)        1.368   mctrl0.mctrl0/r_brmw_and0000 
     SLICE_X44Y113.X      Tilo                  0.166   mctrl0.mctrl0/r.brmw 
                                                        mctrl0.mctrl0/v_read_mux000344 
     SLICE_X47Y113.G3     net (fanout=1)        0.361   mctrl0.mctrl0/v_read_mux000344 
     SLICE_X47Y113.Y      Tilo                  0.165   mctrl0.mctrl0/r.oen_1 
                                                        mctrl0.mctrl0/v_read_mux000360 
     SLICE_X47Y113.F4     net (fanout=2)        0.143   mctrl0.mctrl0/v_read_mux0003 
     SLICE_X47Y113.X      Tilo                  0.165   mctrl0.mctrl0/r.oen_1 
                                                        mctrl0.mctrl0/ri_oen55 
     OLOGIC_X1Y110.D1     net (fanout=1)        0.528   mctrl0.mctrl0/ri_oen 
     OLOGIC_X1Y110.CLK    Todck                 0.522   mctrl0.mctrl0/r.oen 
                                                        mctrl0.mctrl0/r.oen 
     -------------------------------------------------  --------------------------- 
     Total                                     11.905ns (3.290ns logic, 8.615ns route) 
                                                        (27.6% logic, 72.4% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: PERIOD analysis for net "clkgen0/xc2v.v/clk0B" derived from 
  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
  multiplied by 1.25 to 12.500 nS and duty cycle corrected to HIGH 6.250 nS  
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point dcomgen.dcom0/dcom_uart0/r.tshift_5 (SLICE_X35Y94.G4), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               dcomgen.dcom0/dcom_uart0/r.txstate_0 (FF) 
   Destination:          dcomgen.dcom0/dcom_uart0/r.tshift_5 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.475ns (Levels of Logic = 1) 
   Clock Path Skew:      0.114ns (1.867 - 1.753) 
   Source Clock:         clkm rising at 12.500ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: dcomgen.dcom0/dcom_uart0/r.txstate_0 to dcomgen.dcom0/dcom_uart0/r.tshift_5 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X35Y96.YQ      Tcko                  0.268   dcomgen.dcom0/dcom_uart0/r.txstate_0 
                                                        dcomgen.dcom0/dcom_uart0/r.txstate_0 
     SLICE_X35Y94.G4      net (fanout=16)       0.313   dcomgen.dcom0/dcom_uart0/r.txstate_0 
     SLICE_X35Y94.CLK     Tckg        (-Th)     0.106   dcomgen.dcom0/dcom_uart0/r.tshift_5 
                                                        dcomgen.dcom0/dcom_uart0/v_tshift_5_mux000125 
                                                        dcomgen.dcom0/dcom_uart0/r.tshift_5 
     -------------------------------------------------  --------------------------- 
     Total                                      0.475ns (0.162ns logic, 0.313ns route) 
                                                        (34.1% logic, 65.9% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point l3.cpu[0].u0/cmem0/ime.im0[1].itags0/xc2v.x0/a8.x[0].r0 (RAMB16_X5Y19.DIPB0), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               l3.cpu[0].u0/p0/c0mmu/dcache0/r.mmctrl1.ctx_5 (FF) 
   Destination:          l3.cpu[0].u0/cmem0/ime.im0[1].itags0/xc2v.x0/a8.x[0].r0 (RAM) 
   Requirement:          0.000ns 
   Data Path Delay:      0.283ns (Levels of Logic = 0) 
   Clock Path Skew:      -0.084ns (0.827 - 0.911) 
   Source Clock:         clkm rising at 12.500ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: l3.cpu[0].u0/p0/c0mmu/dcache0/r.mmctrl1.ctx_5 to l3.cpu[0].u0/cmem0/ime.im0[1].itags0/xc2v.x0/a8.x[0].r0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X77Y152.XQ     Tcko                  0.268   l3.cpu[0].u0/p0/c0mmu/dcache0/r.mmctrl1.ctx_5 
                                                        l3.cpu[0].u0/p0/c0mmu/dcache0/r.mmctrl1.ctx_5 
     RAMB16_X5Y19.DIPB0   net (fanout=19)       0.295   l3.cpu[0].u0/p0/c0mmu/dcache0/r.mmctrl1.ctx_5 
     RAMB16_X5Y19.CLKB    Trckd_DIPB  (-Th)     0.280   l3.cpu[0].u0/cmem0/ime.im0[1].itags0/xc2v.x0/a8.x[0].r0 
                                                        l3.cpu[0].u0/cmem0/ime.im0[1].itags0/xc2v.x0/a8.x[0].r0 
     -------------------------------------------------  --------------------------- 
     Total                                      0.283ns (-0.012ns logic, 0.295ns route) 
                                                        (-4.2% logic, 104.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_25 (SLICE_X38Y119.F4), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_26 (FF) 
   Destination:          ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_25 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.422ns (Levels of Logic = 1) 
   Clock Path Skew:      0.003ns (0.110 - 0.107) 
   Source Clock:         clkm rising at 12.500ns 
   Destination Clock:    clkm rising at 12.500ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_26 to ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_25 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X39Y117.YQ     Tcko                  0.268   ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_27 
                                                        ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_26 
     SLICE_X38Y119.F4     net (fanout=3)        0.274   ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_26 
     SLICE_X38Y119.CLK    Tckf        (-Th)     0.120   ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_25 
                                                        ahbjtaggen0.ahbjtag0/jtagcom0/v_addr_25_mux00031 
                                                        ahbjtaggen0.ahbjtag0/jtagcom0/r.addr_25 
     -------------------------------------------------  --------------------------- 
     Total                                      0.422ns (0.148ns logic, 0.274ns route) 
                                                        (35.1% logic, 64.9% route) 
  
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc2v.v/clk0B" derived from 
  NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%; 
  multiplied by 1.25 to 12.500 nS and duty cycle corrected to HIGH 6.250 nS  
  
 -------------------------------------------------------------------------------- 
 Slack: 5.834ns (period - min period limit) 
   Period: 12.500ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpc) 
   Physical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/sd0.dll1/clkgen0/xc2v.v/sd0.dll1/CLKIN 
   Logical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/sd0.dll1/clkgen0/xc2v.v/sd0.dll1/CLKIN 
   Location pin: DCM_ADV_X0Y5.CLKIN 
   Clock network: clkm 
 -------------------------------------------------------------------------------- 
 Slack: 5.834ns (period - min period limit) 
   Period: 12.500ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpco) 
   Physical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/sd0.dll1/clkgen0/xc2v.v/sd0.dll1/CLK0 
   Logical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/sd0.dll1/clkgen0/xc2v.v/sd0.dll1/CLK0 
   Location pin: DCM_ADV_X0Y5.CLK0 
   Clock network: srclkl 
 -------------------------------------------------------------------------------- 
 Slack: 6.500ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 12.500ns 
   Low pulse: 6.250ns 
   Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100) 
   Physical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/sd0.dll1/clkgen0/xc2v.v/sd0.dll1/CLKIN 
   Logical resource: DCM_AUTOCALIBRATION_clkgen0/xc2v.v/sd0.dll1/clkgen0/xc2v.v/sd0.dll1/CLKIN 
   Location pin: DCM_ADV_X0Y5.CLKIN 
   Clock network: clkm 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: NET "clkace1" PERIOD = 29 ns HIGH 50%; 
 For more information, see Period Analysis in the Timing Closure User Guide (UG612). 
  278 paths analyzed, 111 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors) 
  Minimum period is   3.822ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point grace.grace0/s.aceo.doen_2 (SLICE_X92Y84.BY), 9 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.178ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.sync.acc_1 (FF) 
   Destination:          grace.grace0/s.aceo.doen_2 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.822ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.sync.acc_1 to grace.grace0/s.aceo.doen_2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X86Y98.YQ      Tcko                  0.307   grace.grace0/s.sync.acc_1 
                                                        grace.grace0/s.sync.acc_1 
     SLICE_X86Y94.G2      net (fanout=6)        0.670   grace.grace0/s.sync.acc_1 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X92Y84.BY      net (fanout=16)       1.637   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X92Y84.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_2 
                                                        grace.grace0/s.aceo.doen_2 
     -------------------------------------------------  --------------------------- 
     Total                                      3.822ns (1.041ns logic, 2.781ns route) 
                                                        (27.2% logic, 72.8% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.353ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.state_2 (FF) 
   Destination:          grace.grace0/s.aceo.doen_2 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.647ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.state_2 to grace.grace0/s.aceo.doen_2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X86Y92.YQ      Tcko                  0.307   grace.grace0/s.state_2 
                                                        grace.grace0/s.state_2 
     SLICE_X86Y94.G1      net (fanout=3)        0.495   grace.grace0/s.state_2 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X92Y84.BY      net (fanout=16)       1.637   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X92Y84.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_2 
                                                        grace.grace0/s.aceo.doen_2 
     -------------------------------------------------  --------------------------- 
     Total                                      3.647ns (1.041ns logic, 2.606ns route) 
                                                        (28.5% logic, 71.5% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.453ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.state_1 (FF) 
   Destination:          grace.grace0/s.aceo.doen_2 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.547ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.state_1 to grace.grace0/s.aceo.doen_2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X87Y93.XQ      Tcko                  0.291   grace.grace0/s.state_1 
                                                        grace.grace0/s.state_1 
     SLICE_X86Y94.G3      net (fanout=5)        0.411   grace.grace0/s.state_1 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X92Y84.BY      net (fanout=16)       1.637   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X92Y84.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_2 
                                                        grace.grace0/s.aceo.doen_2 
     -------------------------------------------------  --------------------------- 
     Total                                      3.547ns (1.025ns logic, 2.522ns route) 
                                                        (28.9% logic, 71.1% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point grace.grace0/s.aceo.doen_16 (SLICE_X88Y66.BY), 9 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.434ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.sync.acc_1 (FF) 
   Destination:          grace.grace0/s.aceo.doen_16 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.566ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.sync.acc_1 to grace.grace0/s.aceo.doen_16 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X86Y98.YQ      Tcko                  0.307   grace.grace0/s.sync.acc_1 
                                                        grace.grace0/s.sync.acc_1 
     SLICE_X86Y94.G2      net (fanout=6)        0.670   grace.grace0/s.sync.acc_1 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X88Y66.BY      net (fanout=16)       1.381   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X88Y66.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_16 
                                                        grace.grace0/s.aceo.doen_16 
     -------------------------------------------------  --------------------------- 
     Total                                      3.566ns (1.041ns logic, 2.525ns route) 
                                                        (29.2% logic, 70.8% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.609ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.state_2 (FF) 
   Destination:          grace.grace0/s.aceo.doen_16 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.391ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.state_2 to grace.grace0/s.aceo.doen_16 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X86Y92.YQ      Tcko                  0.307   grace.grace0/s.state_2 
                                                        grace.grace0/s.state_2 
     SLICE_X86Y94.G1      net (fanout=3)        0.495   grace.grace0/s.state_2 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X88Y66.BY      net (fanout=16)       1.381   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X88Y66.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_16 
                                                        grace.grace0/s.aceo.doen_16 
     -------------------------------------------------  --------------------------- 
     Total                                      3.391ns (1.041ns logic, 2.350ns route) 
                                                        (30.7% logic, 69.3% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.709ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.state_1 (FF) 
   Destination:          grace.grace0/s.aceo.doen_16 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.291ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.state_1 to grace.grace0/s.aceo.doen_16 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X87Y93.XQ      Tcko                  0.291   grace.grace0/s.state_1 
                                                        grace.grace0/s.state_1 
     SLICE_X86Y94.G3      net (fanout=5)        0.411   grace.grace0/s.state_1 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X88Y66.BY      net (fanout=16)       1.381   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X88Y66.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_16 
                                                        grace.grace0/s.aceo.doen_16 
     -------------------------------------------------  --------------------------- 
     Total                                      3.291ns (1.025ns logic, 2.266ns route) 
                                                        (31.1% logic, 68.9% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point grace.grace0/s.aceo.doen_4 (SLICE_X90Y71.BY), 9 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.439ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.sync.acc_1 (FF) 
   Destination:          grace.grace0/s.aceo.doen_4 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.561ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.sync.acc_1 to grace.grace0/s.aceo.doen_4 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X86Y98.YQ      Tcko                  0.307   grace.grace0/s.sync.acc_1 
                                                        grace.grace0/s.sync.acc_1 
     SLICE_X86Y94.G2      net (fanout=6)        0.670   grace.grace0/s.sync.acc_1 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X90Y71.BY      net (fanout=16)       1.376   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X90Y71.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_4 
                                                        grace.grace0/s.aceo.doen_4 
     -------------------------------------------------  --------------------------- 
     Total                                      3.561ns (1.041ns logic, 2.520ns route) 
                                                        (29.2% logic, 70.8% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.614ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.state_2 (FF) 
   Destination:          grace.grace0/s.aceo.doen_4 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.386ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.state_2 to grace.grace0/s.aceo.doen_4 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X86Y92.YQ      Tcko                  0.307   grace.grace0/s.state_2 
                                                        grace.grace0/s.state_2 
     SLICE_X86Y94.G1      net (fanout=3)        0.495   grace.grace0/s.state_2 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X90Y71.BY      net (fanout=16)       1.376   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X90Y71.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_4 
                                                        grace.grace0/s.aceo.doen_4 
     -------------------------------------------------  --------------------------- 
     Total                                      3.386ns (1.041ns logic, 2.345ns route) 
                                                        (30.7% logic, 69.3% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     25.714ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               grace.grace0/s.state_1 (FF) 
   Destination:          grace.grace0/s.aceo.doen_4 (FF) 
   Requirement:          29.000ns 
   Data Path Delay:      3.286ns (Levels of Logic = 3) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 0.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Maximum Data Path: grace.grace0/s.state_1 to grace.grace0/s.aceo.doen_4 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X87Y93.XQ      Tcko                  0.291   grace.grace0/s.state_1 
                                                        grace.grace0/s.state_1 
     SLICE_X86Y94.G3      net (fanout=5)        0.411   grace.grace0/s.state_1 
     SLICE_X86Y94.Y       Tilo                  0.166   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux000011 
     SLICE_X87Y95.G1      net (fanout=2)        0.338   grace.grace0/N2 
     SLICE_X87Y95.Y       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000_SW0 
     SLICE_X87Y95.F4      net (fanout=1)        0.136   N210 
     SLICE_X87Y95.X       Tilo                  0.165   grace.grace0/s.aceo.doen_1 
                                                        grace.grace0/s_aceo_doen_mux0000 
     SLICE_X90Y71.BY      net (fanout=16)       1.376   grace.grace0/s_aceo_doen_mux0000 
     SLICE_X90Y71.CLK     Tdick                 0.238   grace.grace0/s.aceo.doen_4 
                                                        grace.grace0/s.aceo.doen_4 
     -------------------------------------------------  --------------------------- 
     Total                                      3.286ns (1.025ns logic, 2.261ns route) 
                                                        (31.2% logic, 68.8% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: NET "clkace1" PERIOD = 29 ns HIGH 50%; 
 -------------------------------------------------------------------------------- 
  
 Paths for end point grace.grace0/s.aceo.oen_1 (SLICE_X89Y90.F4), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               grace.grace0/s.aceo.oen_1 (FF) 
   Destination:          grace.grace0/s.aceo.oen_1 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.426ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 29.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: grace.grace0/s.aceo.oen_1 to grace.grace0/s.aceo.oen_1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X89Y90.XQ      Tcko                  0.268   grace.grace0/s.aceo.oen_1 
                                                        grace.grace0/s.aceo.oen_1 
     SLICE_X89Y90.F4      net (fanout=1)        0.262   grace.grace0/s.aceo.oen_1 
     SLICE_X89Y90.CLK     Tckf        (-Th)     0.104   grace.grace0/s.aceo.oen_1 
                                                        grace.grace0/s_aceo_oen_mux00001 
                                                        grace.grace0/s.aceo.oen_1 
     -------------------------------------------------  --------------------------- 
     Total                                      0.426ns (0.164ns logic, 0.262ns route) 
                                                        (38.5% logic, 61.5% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point grace.grace0/s.aceo.cen_1 (SLICE_X86Y94.F3), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               grace.grace0/s.aceo.cen_1 (FF) 
   Destination:          grace.grace0/s.aceo.cen_1 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.472ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 29.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: grace.grace0/s.aceo.cen_1 to grace.grace0/s.aceo.cen_1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X86Y94.XQ      Tcko                  0.283   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s.aceo.cen_1 
     SLICE_X86Y94.F3      net (fanout=1)        0.309   grace.grace0/s.aceo.cen_1 
     SLICE_X86Y94.CLK     Tckf        (-Th)     0.120   grace.grace0/s.aceo.cen_1 
                                                        grace.grace0/s_aceo_cen_mux00002 
                                                        grace.grace0/s.aceo.cen_1 
     -------------------------------------------------  --------------------------- 
     Total                                      0.472ns (0.163ns logic, 0.309ns route) 
                                                        (34.5% logic, 65.5% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point grace.grace0/s.state_0 (SLICE_X87Y93.G4), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               grace.grace0/s.state_3 (FF) 
   Destination:          grace.grace0/s.state_0 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.489ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkace rising at 29.000ns 
   Destination Clock:    clkace rising at 29.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: grace.grace0/s.state_3 to grace.grace0/s.state_0 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X86Y93.XQ      Tcko                  0.283   grace.grace0/s.state_3 
                                                        grace.grace0/s.state_3 
     SLICE_X87Y93.G4      net (fanout=8)        0.312   grace.grace0/s.state_3 
     SLICE_X87Y93.CLK     Tckg        (-Th)     0.106   grace.grace0/s.state_1 
                                                        grace.grace0/sin_state(0)1 
                                                        grace.grace0/s.state_0 
     -------------------------------------------------  --------------------------- 
     Total                                      0.489ns (0.177ns logic, 0.312ns route) 
                                                        (36.2% logic, 63.8% route) 
  
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: NET "clkace1" PERIOD = 29 ns HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 28.098ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 29.000ns 
   Low pulse: 14.500ns 
   Low pulse limit: 0.451ns (Tcl) 
   Physical resource: grace.grace0/s.aceo.doen/CLK 
   Logical resource: grace.grace0/s.aceo.doen/CK 
   Location pin: SLICE_X88Y95.CLK 
   Clock network: clkace 
 -------------------------------------------------------------------------------- 
 Slack: 28.098ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 29.000ns 
   Low pulse: 14.500ns 
   Low pulse limit: 0.451ns (Tcl) 
   Physical resource: grace.grace0/s.sync.acc_1/CLK 
   Logical resource: grace.grace0/s.sync.acc_1/CK 
   Location pin: SLICE_X86Y98.CLK 
   Clock network: clkace 
 -------------------------------------------------------------------------------- 
 Slack: 28.098ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 29.000ns 
   Low pulse: 14.500ns 
   Low pulse limit: 0.451ns (Tcl) 
   Physical resource: grace.grace0/s.aceo.oen_1/CLK 
   Logical resource: grace.grace0/s.aceo.oen_1/CK 
   Location pin: SLICE_X89Y90.CLK 
   Clock network: clkace 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: PATH "TS_clkm_clkml_path" TIG; 
  1069 paths analyzed, 248 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors) 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 (SLICE_X10Y199.SR), 20 paths 
 -------------------------------------------------------------------------------- 
 Delay (setup path):     11.645ns (data path - clock path skew + uncertainty) 
   Source:               rst0/rstoutl_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 (FF) 
   Data Path Delay:      11.002ns (Levels of Logic = 4) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X83Y184.YQ     Tcko                  0.291   rst0/rstoutl_1 
                                                        rst0/rstoutl_1 
     SLICE_X4Y193.G2      net (fanout=471)      6.866   rst0/rstoutl_1 
     SLICE_X4Y193.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ddr_rst1 
     SLICE_X5Y196.G2      net (fanout=44)       0.471   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst 
     SLICE_X5Y196.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/N27 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_0_mux00042_SW0 
     SLICE_X5Y196.F3      net (fanout=1)        0.190   N2441 
     SLICE_X5Y196.X       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/N27 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_0_mux00042 
     SLICE_X8Y188.F4      net (fanout=5)        0.617   ddrsp0.ddrc0/ddr32.ddrc/N27 
     SLICE_X8Y188.X       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/N42 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_0_mux00043 
     SLICE_X10Y199.SR     net (fanout=4)        0.917   ddrsp0.ddrc0/ddr32.ddrc/N42 
     SLICE_X10Y199.CLK    Tsrck                 0.988   ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
     -------------------------------------------------  --------------------------- 
     Total                                     11.002ns (1.941ns logic, 9.061ns route) 
                                                        (17.6% logic, 82.4% route) 
  
 -------------------------------------------------------------------------------- 
 Delay (setup path):     7.655ns (data path - clock path skew + uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 (FF) 
   Data Path Delay:      7.012ns (Levels of Logic = 6) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 to ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X19Y173.XQ     Tcko                  0.291   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
     SLICE_X10Y183.G2     net (fanout=8)        1.538   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
     SLICE_X10Y183.COUT   Topcyg                0.478   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_lut(1) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
     SLICE_X10Y184.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
     SLICE_X10Y184.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(4) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(5) 
     SLICE_X9Y188.G2      net (fanout=1)        0.832   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
     SLICE_X9Y188.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_12 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and00001 
     SLICE_X5Y196.F4      net (fanout=9)        0.703   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and0000 
     SLICE_X5Y196.X       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/N27 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_0_mux00042 
     SLICE_X8Y188.F4      net (fanout=5)        0.617   ddrsp0.ddrc0/ddr32.ddrc/N27 
     SLICE_X8Y188.X       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/N42 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_0_mux00043 
     SLICE_X10Y199.SR     net (fanout=4)        0.917   ddrsp0.ddrc0/ddr32.ddrc/N42 
     SLICE_X10Y199.CLK    Tsrck                 0.988   ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
     -------------------------------------------------  --------------------------- 
     Total                                      7.012ns (2.405ns logic, 4.607ns route) 
                                                        (34.3% logic, 65.7% route) 
  
 -------------------------------------------------------------------------------- 
 Delay (setup path):     7.515ns (data path - clock path skew + uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 (FF) 
   Data Path Delay:      6.872ns (Levels of Logic = 5) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 to ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X18Y167.XQ     Tcko                  0.307   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
     SLICE_X10Y184.F2     net (fanout=7)        1.445   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
     SLICE_X10Y184.COUT   Topcyf                0.491   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_lut(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(4) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(5) 
     SLICE_X9Y188.G2      net (fanout=1)        0.832   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
     SLICE_X9Y188.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_12 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and00001 
     SLICE_X5Y196.F4      net (fanout=9)        0.703   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and0000 
     SLICE_X5Y196.X       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/N27 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_0_mux00042 
     SLICE_X8Y188.F4      net (fanout=5)        0.617   ddrsp0.ddrc0/ddr32.ddrc/N27 
     SLICE_X8Y188.X       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/N42 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_0_mux00043 
     SLICE_X10Y199.SR     net (fanout=4)        0.917   ddrsp0.ddrc0/ddr32.ddrc/N42 
     SLICE_X10Y199.CLK    Tsrck                 0.988   ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.dqm_3 
     -------------------------------------------------  --------------------------- 
     Total                                      6.872ns (2.358ns logic, 4.514ns route) 
                                                        (34.3% logic, 65.7% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAMB16_X2Y26.WEA0), 21 paths 
 -------------------------------------------------------------------------------- 
 Delay (setup path):     11.602ns (data path - clock path skew + uncertainty) 
   Source:               rst0/rstoutl_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Data Path Delay:      10.959ns (Levels of Logic = 2) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X83Y184.YQ     Tcko                  0.291   rst0/rstoutl_1 
                                                        rst0/rstoutl_1 
     SLICE_X4Y193.G2      net (fanout=471)      6.866   rst0/rstoutl_1 
     SLICE_X4Y193.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ddr_rst1 
     SLICE_X11Y205.F2     net (fanout=44)       1.048   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst 
     SLICE_X11Y205.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready33 
     RAMB16_X2Y26.WEA0    net (fanout=8)        1.773   ddrsp0.ddrc0/ddr32.ddrc/ri_hready 
     RAMB16_X2Y26.CLKA    Trcck_WEA             0.650   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                     10.959ns (1.272ns logic, 9.687ns route) 
                                                        (11.6% logic, 88.4% route) 
  
 -------------------------------------------------------------------------------- 
 Delay (setup path):     8.227ns (data path - clock path skew + uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Data Path Delay:      7.497ns (Levels of Logic = 6) 
   Clock Path Skew:      -0.087ns (2.818 - 2.905) 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X19Y173.XQ     Tcko                  0.291   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
     SLICE_X10Y183.G2     net (fanout=8)        1.538   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
     SLICE_X10Y183.COUT   Topcyg                0.478   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_lut(1) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
     SLICE_X10Y184.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
     SLICE_X10Y184.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(4) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(5) 
     SLICE_X9Y188.G2      net (fanout=1)        0.832   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
     SLICE_X9Y188.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_12 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and00001 
     SLICE_X11Y205.G2     net (fanout=9)        0.819   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and0000 
     SLICE_X11Y205.Y      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready10 
     SLICE_X11Y205.F1     net (fanout=1)        0.469   ddrsp0.ddrc0/ddr32.ddrc/ri_hready10 
     SLICE_X11Y205.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready33 
     RAMB16_X2Y26.WEA0    net (fanout=8)        1.773   ddrsp0.ddrc0/ddr32.ddrc/ri_hready 
     RAMB16_X2Y26.CLKA    Trcck_WEA             0.650   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                      7.497ns (2.066ns logic, 5.431ns route) 
                                                        (27.6% logic, 72.4% route) 
  
 -------------------------------------------------------------------------------- 
 Delay (setup path):     8.096ns (data path - clock path skew + uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Data Path Delay:      7.357ns (Levels of Logic = 5) 
   Clock Path Skew:      -0.096ns (2.818 - 2.914) 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X18Y167.XQ     Tcko                  0.307   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
     SLICE_X10Y184.F2     net (fanout=7)        1.445   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
     SLICE_X10Y184.COUT   Topcyf                0.491   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_lut(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(4) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(5) 
     SLICE_X9Y188.G2      net (fanout=1)        0.832   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
     SLICE_X9Y188.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_12 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and00001 
     SLICE_X11Y205.G2     net (fanout=9)        0.819   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and0000 
     SLICE_X11Y205.Y      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready10 
     SLICE_X11Y205.F1     net (fanout=1)        0.469   ddrsp0.ddrc0/ddr32.ddrc/ri_hready10 
     SLICE_X11Y205.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready33 
     RAMB16_X2Y26.WEA0    net (fanout=8)        1.773   ddrsp0.ddrc0/ddr32.ddrc/ri_hready 
     RAMB16_X2Y26.CLKA    Trcck_WEA             0.650   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                      7.357ns (2.019ns logic, 5.338ns route) 
                                                        (27.4% logic, 72.6% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAMB16_X2Y26.WEA1), 21 paths 
 -------------------------------------------------------------------------------- 
 Delay (setup path):     11.602ns (data path - clock path skew + uncertainty) 
   Source:               rst0/rstoutl_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Data Path Delay:      10.959ns (Levels of Logic = 2) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X83Y184.YQ     Tcko                  0.291   rst0/rstoutl_1 
                                                        rst0/rstoutl_1 
     SLICE_X4Y193.G2      net (fanout=471)      6.866   rst0/rstoutl_1 
     SLICE_X4Y193.Y       Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ddr_rst1 
     SLICE_X11Y205.F2     net (fanout=44)       1.048   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst 
     SLICE_X11Y205.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready33 
     RAMB16_X2Y26.WEA1    net (fanout=8)        1.773   ddrsp0.ddrc0/ddr32.ddrc/ri_hready 
     RAMB16_X2Y26.CLKA    Trcck_WEA             0.650   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                     10.959ns (1.272ns logic, 9.687ns route) 
                                                        (11.6% logic, 88.4% route) 
  
 -------------------------------------------------------------------------------- 
 Delay (setup path):     8.227ns (data path - clock path skew + uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Data Path Delay:      7.497ns (Levels of Logic = 6) 
   Clock Path Skew:      -0.087ns (2.818 - 2.905) 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X19Y173.XQ     Tcko                  0.291   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
     SLICE_X10Y183.G2     net (fanout=8)        1.538   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_1 
     SLICE_X10Y183.COUT   Topcyg                0.478   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_lut(1) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
     SLICE_X10Y184.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(1) 
     SLICE_X10Y184.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(4) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(5) 
     SLICE_X9Y188.G2      net (fanout=1)        0.832   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
     SLICE_X9Y188.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_12 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and00001 
     SLICE_X11Y205.G2     net (fanout=9)        0.819   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and0000 
     SLICE_X11Y205.Y      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready10 
     SLICE_X11Y205.F1     net (fanout=1)        0.469   ddrsp0.ddrc0/ddr32.ddrc/ri_hready10 
     SLICE_X11Y205.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready33 
     RAMB16_X2Y26.WEA1    net (fanout=8)        1.773   ddrsp0.ddrc0/ddr32.ddrc/ri_hready 
     RAMB16_X2Y26.CLKA    Trcck_WEA             0.650   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                      7.497ns (2.066ns logic, 5.431ns route) 
                                                        (27.6% logic, 72.4% route) 
  
 -------------------------------------------------------------------------------- 
 Delay (setup path):     8.096ns (data path - clock path skew + uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Data Path Delay:      7.357ns (Levels of Logic = 5) 
   Clock Path Skew:      -0.096ns (2.818 - 2.914) 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 27.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X18Y167.XQ     Tcko                  0.307   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
     SLICE_X10Y184.F2     net (fanout=7)        1.445   ddrsp0.ddrc0/ddr32.ddrc/ra.raddr_2 
     SLICE_X10Y184.COUT   Topcyf                0.491   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_lut(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(2) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.CIN    net (fanout=1)        0.000   ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(3) 
     SLICE_X10Y185.COUT   Tbyp                  0.076   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(4) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mcompar_v0.dqm_6_cmp_le0000_cy(5) 
     SLICE_X9Y188.G2      net (fanout=1)        0.832   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_cmp_le0000 
     SLICE_X9Y188.Y       Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_12 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and00001 
     SLICE_X11Y205.G2     net (fanout=9)        0.819   ddrsp0.ddrc0/ddr32.ddrc/v0_dqm_6_and0000 
     SLICE_X11Y205.Y      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready10 
     SLICE_X11Y205.F1     net (fanout=1)        0.469   ddrsp0.ddrc0/ddr32.ddrc/ri_hready10 
     SLICE_X11Y205.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready33 
     RAMB16_X2Y26.WEA1    net (fanout=8)        1.773   ddrsp0.ddrc0/ddr32.ddrc/ri_hready 
     RAMB16_X2Y26.CLKA    Trcck_WEA             0.650   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                      7.357ns (2.019ns logic, 5.338ns route) 
                                                        (27.4% logic, 72.6% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: PATH "TS_clkm_clkml_path" TIG; 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/r.waddr_4 (SLICE_X12Y191.G3), 1 path 
 -------------------------------------------------------------------------------- 
 Delay (hold path):      0.670ns (datapath - clock path skew - uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_6 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.waddr_4 (FF) 
   Data Path Delay:      1.321ns (Levels of Logic = 1) 
   Clock Path Skew:      0.008ns (2.919 - 2.911) 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_6 to ddrsp0.ddrc0/ddr32.ddrc/r.waddr_4 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X16Y164.XQ     Tcko                  0.283   ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_6 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_6 
     SLICE_X12Y191.G3     net (fanout=5)        0.897   ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_6 
     SLICE_X12Y191.CLK    Tckg        (-Th)    -0.141   ddrsp0.ddrc0/ddr32.ddrc/r.waddr_4 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_waddr_4_mux0000_F 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_waddr_4_mux0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.waddr_4 
     -------------------------------------------------  --------------------------- 
     Total                                      1.321ns (0.424ns logic, 0.897ns route) 
                                                        (32.1% logic, 67.9% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/r.hready (SLICE_X11Y205.F3), 1 path 
 -------------------------------------------------------------------------------- 
 Delay (hold path):      0.621ns (datapath - clock path skew - uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.hready (FF) 
   Data Path Delay:      1.573ns (Levels of Logic = 1) 
   Clock Path Skew:      0.309ns (3.035 - 2.726) 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite to ddrsp0.ddrc0/ddr32.ddrc/r.hready 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X29Y138.YQ     Tcko                  0.268   ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite 
     SLICE_X11Y205.F3     net (fanout=18)       1.409   ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite 
     SLICE_X11Y205.CLK    Tckf        (-Th)     0.104   ddrsp0.ddrc0/ddr32.ddrc/r.hready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ri_hready33 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.hready 
     -------------------------------------------------  --------------------------- 
     Total                                      1.573ns (0.164ns logic, 1.409ns route) 
                                                        (10.4% logic, 89.6% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/r.waddr_2 (SLICE_X13Y190.G1), 1 path 
 -------------------------------------------------------------------------------- 
 Delay (hold path):      0.923ns (datapath - clock path skew - uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_4 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.waddr_2 (FF) 
   Data Path Delay:      1.569ns (Levels of Logic = 1) 
   Clock Path Skew:      0.003ns (2.919 - 2.916) 
   Source Clock:         clkm rising at 25.000ns 
   Destination Clock:    clkml rising at 17.500ns 
   Clock Uncertainty:    0.643ns 
  
   Clock Uncertainty:          0.643ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.549ns 
     Phase Error (PE):           0.367ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_4 to ddrsp0.ddrc0/ddr32.ddrc/r.waddr_2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X19Y165.XQ     Tcko                  0.268   ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_4 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_4 
     SLICE_X13Y190.G1     net (fanout=4)        1.148   ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr_4 
     SLICE_X13Y190.CLK    Tckg        (-Th)    -0.153   ddrsp0.ddrc0/ddr32.ddrc/r.waddr_2 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_waddr_2_mux0000_F 
                                                        ddrsp0.ddrc0/ddr32.ddrc/v0_waddr_2_mux0000 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.waddr_2 
     -------------------------------------------------  --------------------------- 
     Total                                      1.569ns (0.421ns logic, 1.148ns route) 
                                                        (26.8% logic, 73.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: PATH "TS_clkml_clkm_path" TIG; 
  1 path analyzed, 1 endpoint analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors) 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/ra.ready (SLICE_X23Y146.F1), 1 path 
 -------------------------------------------------------------------------------- 
 Delay (setup path):     3.712ns (data path - clock path skew + uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.startsdold (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/ra.ready (FF) 
   Data Path Delay:      2.818ns (Levels of Logic = 1) 
   Clock Path Skew:      -0.258ns (2.761 - 3.019) 
   Source Clock:         clkml rising at 47.500ns 
   Destination Clock:    clkm rising at 50.000ns 
   Clock Uncertainty:    0.636ns 
  
   Clock Uncertainty:          0.636ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.startsdold to ddrsp0.ddrc0/ddr32.ddrc/ra.ready 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X8Y191.XQ      Tcko                  0.307   ddrsp0.ddrc0/ddr32.ddrc/r.startsdold 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.startsdold 
     SLICE_X23Y146.F1     net (fanout=3)        2.312   ddrsp0.ddrc0/ddr32.ddrc/r.startsdold 
     SLICE_X23Y146.CLK    Tfck                  0.199   ddrsp0.ddrc0/ddr32.ddrc/ra.ready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/rai_ready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.ready 
     -------------------------------------------------  --------------------------- 
     Total                                      2.818ns (0.506ns logic, 2.312ns route) 
                                                        (18.0% logic, 82.0% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: PATH "TS_clkml_clkm_path" TIG; 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/ra.ready (SLICE_X23Y146.F1), 1 path 
 -------------------------------------------------------------------------------- 
 Delay (hold path):      1.928ns (datapath - clock path skew - uncertainty) 
   Source:               ddrsp0.ddrc0/ddr32.ddrc/r.startsdold (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/ra.ready (FF) 
   Data Path Delay:      2.306ns (Levels of Logic = 1) 
   Clock Path Skew:      -0.258ns (2.761 - 3.019) 
   Source Clock:         clkml rising at 57.500ns 
   Destination Clock:    clkm rising at 50.000ns 
   Clock Uncertainty:    0.636ns 
  
   Clock Uncertainty:          0.636ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.536ns 
     Phase Error (PE):           0.367ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.startsdold to ddrsp0.ddrc0/ddr32.ddrc/ra.ready 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X8Y191.XQ      Tcko                  0.283   ddrsp0.ddrc0/ddr32.ddrc/r.startsdold 
                                                        ddrsp0.ddrc0/ddr32.ddrc/r.startsdold 
     SLICE_X23Y146.F1     net (fanout=3)        2.127   ddrsp0.ddrc0/ddr32.ddrc/r.startsdold 
     SLICE_X23Y146.CLK    Tckf        (-Th)     0.104   ddrsp0.ddrc0/ddr32.ddrc/ra.ready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/rai_ready 
                                                        ddrsp0.ddrc0/ddr32.ddrc/ra.ready 
     -------------------------------------------------  --------------------------- 
     Total                                      2.306ns (0.179ns logic, 2.127ns route) 
                                                        (7.8% logic, 92.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_rclk270b_clkml_rise = MAXDELAY FROM TIMEGRP "rclk270b_rise" TO TIMEGRP         "clkml_rise" 3.7 ns; 
 For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612). 
  64 paths analyzed, 64 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors) 
  Maximum delay is   3.613ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAMB16_X2Y26.DIA21), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup paths):    0.087ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].qi/FF1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Requirement:          3.700ns 
   Data Path Delay:      3.125ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling 
   Destination Clock:    clkml rising 
   Clock Uncertainty:    0.488ns 
  
   Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.240ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X0Y246.Q2     Tickq                 0.466   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(21) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].qi/FF1 
     SLICE_X11Y228.F1     net (fanout=1)        0.931   ddrsp0.ddrc0/sdi_data(21) 
     SLICE_X11Y228.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/rwdata(21) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mmux_ri.hrdata151 
     RAMB16_X2Y26.DIA21   net (fanout=1)        1.363   ddrsp0.ddrc0/ddr32.ddrc/rwdata(21) 
     RAMB16_X2Y26.CLKA    Trdck_DIA             0.200   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                      3.125ns (0.831ns logic, 2.294ns route) 
                                                        (26.6% logic, 73.4% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAMB16_X2Y26.DIA16), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup paths):    0.104ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].qi/FF1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Requirement:          3.700ns 
   Data Path Delay:      3.108ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling 
   Destination Clock:    clkml rising 
   Clock Uncertainty:    0.488ns 
  
   Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.240ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X0Y244.Q2     Tickq                 0.466   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(16) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].qi/FF1 
     SLICE_X10Y206.G4     net (fanout=1)        1.059   ddrsp0.ddrc0/sdi_data(16) 
     SLICE_X10Y206.Y      Tilo                  0.166   ddrsp0.ddrc0/ddr32.ddrc/ri_hready7 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mmux_ri.hrdata91 
     RAMB16_X2Y26.DIA16   net (fanout=1)        1.217   ddrsp0.ddrc0/ddr32.ddrc/rwdata(16) 
     RAMB16_X2Y26.CLKA    Trdck_DIA             0.200   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                      3.108ns (0.832ns logic, 2.276ns route) 
                                                        (26.8% logic, 73.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAMB16_X2Y26.DIA11), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup paths):    0.119ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].qi/FF1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM) 
   Requirement:          3.700ns 
   Data Path Delay:      3.093ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling 
   Destination Clock:    clkml rising 
   Clock Uncertainty:    0.488ns 
  
   Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.240ns 
     Phase Error (PE):           0.367ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X0Y229.Q2     Tickq                 0.466   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(11) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].qi/FF1 
     SLICE_X15Y217.F1     net (fanout=1)        1.142   ddrsp0.ddrc0/sdi_data(11) 
     SLICE_X15Y217.X      Tilo                  0.165   ddrsp0.ddrc0/ddr32.ddrc/rwdata(11) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mmux_ri.hrdata41 
     RAMB16_X2Y26.DIA11   net (fanout=1)        1.120   ddrsp0.ddrc0/ddr32.ddrc/rwdata(11) 
     RAMB16_X2Y26.CLKA    Trdck_DIA             0.200   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 
     -------------------------------------------------  --------------------------- 
     Total                                      3.093ns (0.831ns logic, 2.262ns route) 
                                                        (26.9% logic, 73.1% route) 
  
 -------------------------------------------------------------------------------- 
  
 Fastest Paths: TS_rclk270b_clkml_rise = MAXDELAY FROM TIMEGRP "rclk270b_rise" TO TIMEGRP 
         "clkml_rise" 3.7 ns; 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAMB16_X2Y25.DIA1), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      -2.529ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].dinq1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM) 
   Requirement:          0.000ns 
   Data Path Delay:      1.076ns (Levels of Logic = 1) 
   Clock Path Skew:      3.117ns (5.096 - 1.979) 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling 
   Destination Clock:    clkml rising 
   Clock Uncertainty:    0.488ns 
  
   Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.240ns 
     Phase Error (PE):           0.367ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X12Y205.XQ     Tcko                  0.241   ddrsp0.ddrc0/sdi_data(37) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].dinq1 
     SLICE_X15Y203.G3     net (fanout=1)        0.342   ddrsp0.ddrc0/sdi_data(37) 
     SLICE_X15Y203.Y      Tilo                  0.152   ddrsp0.ddrc0/ddr32.ddrc/rwdata(13) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mmux_ri.hrdata321 
     RAMB16_X2Y25.DIA1    net (fanout=1)        0.621   ddrsp0.ddrc0/ddr32.ddrc/rwdata(37) 
     RAMB16_X2Y25.CLKA    Trckd_DIA   (-Th)     0.280   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
     -------------------------------------------------  --------------------------- 
     Total                                      1.076ns (0.113ns logic, 0.963ns route) 
                                                        (10.5% logic, 89.5% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAMB16_X2Y25.DIA5), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      -2.428ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[9].dinq1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM) 
   Requirement:          0.000ns 
   Data Path Delay:      1.190ns (Levels of Logic = 1) 
   Clock Path Skew:      3.130ns (5.096 - 1.966) 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling 
   Destination Clock:    clkml rising 
   Clock Uncertainty:    0.488ns 
  
   Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.240ns 
     Phase Error (PE):           0.367ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[9].dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X15Y210.XQ     Tcko                  0.225   ddrsp0.ddrc0/sdi_data(41) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[9].dinq1 
     SLICE_X15Y208.F3     net (fanout=1)        0.318   ddrsp0.ddrc0/sdi_data(41) 
     SLICE_X15Y208.X      Tilo                  0.152   ddrsp0.ddrc0/ddr32.ddrc/rwdata(41) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mmux_ri.hrdata371 
     RAMB16_X2Y25.DIA5    net (fanout=1)        0.775   ddrsp0.ddrc0/ddr32.ddrc/rwdata(41) 
     RAMB16_X2Y25.CLKA    Trckd_DIA   (-Th)     0.280   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
     -------------------------------------------------  --------------------------- 
     Total                                      1.190ns (0.097ns logic, 1.093ns route) 
                                                        (8.2% logic, 91.8% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAMB16_X2Y25.DIA10), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      -2.408ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].dinq1 (FF) 
   Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM) 
   Requirement:          0.000ns 
   Data Path Delay:      1.287ns (Levels of Logic = 1) 
   Clock Path Skew:      3.207ns (5.096 - 1.889) 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling 
   Destination Clock:    clkml rising 
   Clock Uncertainty:    0.488ns 
  
   Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.240ns 
     Phase Error (PE):           0.367ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X20Y216.YQ     Tcko                  0.241   ddrsp0.ddrc0/sdi_data(47) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].dinq1 
     SLICE_X22Y209.G4     net (fanout=1)        0.593   ddrsp0.ddrc0/sdi_data(46) 
     SLICE_X22Y209.Y      Tilo                  0.153   ddrsp0.ddrc0/ddr32.ddrc/rwdata(4) 
                                                        ddrsp0.ddrc0/ddr32.ddrc/Mmux_ri.hrdata421 
     RAMB16_X2Y25.DIA10   net (fanout=1)        0.580   ddrsp0.ddrc0/ddr32.ddrc/rwdata(46) 
     RAMB16_X2Y25.CLKA    Trckd_DIA   (-Th)     0.280   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
                                                        ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 
     -------------------------------------------------  --------------------------- 
     Total                                      1.287ns (0.114ns logic, 1.173ns route) 
                                                        (8.9% logic, 91.1% route) 
  
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_ddr_clk_fb = PERIOD TIMEGRP "ddr_clk_fb" 8 ns HIGH 50%; 
 For more information, see Period Analysis in the Timing Closure User Guide (UG612). 
  0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 component switching limit errors) 
  Minimum period is   6.666ns. 
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_ddr_clk_fb = PERIOD TIMEGRP "ddr_clk_fb" 8 ns HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 1.334ns (period - min period limit) 
   Period: 8.000ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpc) 
   Physical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/CLKIN 
   Logical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/CLKIN 
   Location pin: DCM_ADV_X0Y7.CLKIN 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclkfbl 
 -------------------------------------------------------------------------------- 
 Slack: 1.334ns (period - min period limit) 
   Period: 8.000ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpco) 
   Physical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/CLK0 
   Logical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/CLK0 
   Location pin: DCM_ADV_X0Y7.CLK0 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk0 
 -------------------------------------------------------------------------------- 
 Slack: 1.334ns (period - min period limit) 
   Period: 8.000ns 
   Min period limit: 6.666ns (150.015MHz) (Tdcmpco) 
   Physical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/CLK90 
   Logical resource: DCM_AUTOCALIBRATION_ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/CLK90 
   Location pin: DCM_ADV_X0Y7.CLK90 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90 = PERIOD TIMEGRP         "ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90" TS_ddr_clk_fb         PHASE 2 ns HIGH 50%; 
 For more information, see Period Analysis in the Timing Closure User Guide (UG612). 
  32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors) 
  Minimum period is   5.138ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].dinq1 (SLICE_X20Y216.BX), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     1.431ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi/FF0 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].dinq1 (FF) 
   Requirement:          4.000ns 
   Data Path Delay:      2.333ns (Levels of Logic = 0) 
   Clock Path Skew:      -0.176ns (1.922 - 2.098) 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].dinq1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X0Y240.Q1     Tickq                 0.470   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(15) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi/FF0 
     SLICE_X20Y216.BX     net (fanout=1)        1.585   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(15) 
     SLICE_X20Y216.CLK    Tdick                 0.278   ddrsp0.ddrc0/sdi_data(47) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].dinq1 
     -------------------------------------------------  --------------------------- 
     Total                                      2.333ns (0.748ns logic, 1.585ns route) 
                                                        (32.1% logic, 67.9% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].dinq1 (SLICE_X36Y195.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].qi/FF0 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].dinq1 (FF) 
   Requirement:          4.000ns 
   Data Path Delay:      2.361ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].dinq1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X1Y158.Q1     Tickq                 0.470   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(2) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].qi/FF0 
     SLICE_X36Y195.BY     net (fanout=1)        1.612   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(2) 
     SLICE_X36Y195.CLK    Tdick                 0.279   ddrsp0.ddrc0/sdi_data(35) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].dinq1 
     -------------------------------------------------  --------------------------- 
     Total                                      2.361ns (0.749ns logic, 1.612ns route) 
                                                        (31.7% logic, 68.3% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].dinq1 (SLICE_X36Y195.BX), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     1.789ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].qi/FF0 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].dinq1 (FF) 
   Requirement:          4.000ns 
   Data Path Delay:      2.151ns (Levels of Logic = 0) 
   Clock Path Skew:      0.000ns 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].dinq1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X1Y159.Q1     Tickq                 0.470   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(3) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].qi/FF0 
     SLICE_X36Y195.BX     net (fanout=1)        1.403   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(3) 
     SLICE_X36Y195.CLK    Tdick                 0.278   ddrsp0.ddrc0/sdi_data(35) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].dinq1 
     -------------------------------------------------  --------------------------- 
     Total                                      2.151ns (0.748ns logic, 1.403ns route) 
                                                        (34.8% logic, 65.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: TS_ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90 = PERIOD TIMEGRP 
         "ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90" TS_ddr_clk_fb 
         PHASE 2 ns HIGH 50%; 
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].dinq1 (SLICE_X12Y205.BX), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      4.909ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].qi/FF0 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].dinq1 (FF) 
   Requirement:          4.000ns 
   Data Path Delay:      0.916ns (Levels of Logic = 0) 
   Clock Path Skew:      -0.053ns (1.062 - 1.115) 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 10.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].dinq1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X0Y205.Q1     Tickq                 0.432   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(5) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].qi/FF0 
     SLICE_X12Y205.BX     net (fanout=1)        0.509   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(5) 
     SLICE_X12Y205.CLK    Tckdi       (-Th)     0.025   ddrsp0.ddrc0/sdi_data(37) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].dinq1 
     -------------------------------------------------  --------------------------- 
     Total                                      0.916ns (0.407ns logic, 0.509ns route) 
                                                        (44.4% logic, 55.6% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[19].dinq1 (SLICE_X13Y234.BX), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      4.935ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[19].qi/FF0 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[19].dinq1 (FF) 
   Requirement:          4.000ns 
   Data Path Delay:      0.921ns (Levels of Logic = 0) 
   Clock Path Skew:      -0.074ns (1.060 - 1.134) 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 10.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[19].qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[19].dinq1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X0Y234.Q1     Tickq                 0.432   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(19) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[19].qi/FF0 
     SLICE_X13Y234.BX     net (fanout=1)        0.509   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(19) 
     SLICE_X13Y234.CLK    Tckdi       (-Th)     0.020   ddrsp0.ddrc0/sdi_data(51) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[19].dinq1 
     -------------------------------------------------  --------------------------- 
     Total                                      0.921ns (0.412ns logic, 0.509ns route) 
                                                        (44.7% logic, 55.3% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].dinq1 (SLICE_X12Y205.BY), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      4.938ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].qi/FF0 (FF) 
   Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].dinq1 (FF) 
   Requirement:          4.000ns 
   Data Path Delay:      0.945ns (Levels of Logic = 0) 
   Clock Path Skew:      -0.053ns (1.062 - 1.115) 
   Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 10.000ns 
   Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns 
   Clock Uncertainty:    0.060ns 
  
   Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE 
     Total System Jitter (TSJ):  0.000ns 
     Total Input Jitter (TIJ):   0.000ns 
     Discrete Jitter (DJ):       0.120ns 
     Phase Error (PE):           0.000ns 
  
   Minimum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].dinq1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     ILOGIC_X0Y204.Q1     Tickq                 0.432   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(4) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].qi/FF0 
     SLICE_X12Y205.BY     net (fanout=1)        0.537   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(4) 
     SLICE_X12Y205.CLK    Tckdi       (-Th)     0.024   ddrsp0.ddrc0/sdi_data(37) 
                                                        ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].dinq1 
     -------------------------------------------------  --------------------------- 
     Total                                      0.945ns (0.408ns logic, 0.537ns route) 
                                                        (43.2% logic, 56.8% route) 
  
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90 = PERIOD TIMEGRP 
         "ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90" TS_ddr_clk_fb 
         PHASE 2 ns HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 7.098ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 8.000ns 
   Low pulse: 4.000ns 
   Low pulse limit: 0.451ns (Tcl) 
   Physical resource: ddrsp0.ddrc0/sdi_data(47)/CLK 
   Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].dinq1/CK 
   Location pin: SLICE_X20Y216.CLK 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b 
 -------------------------------------------------------------------------------- 
 Slack: 7.098ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 8.000ns 
   Low pulse: 4.000ns 
   Low pulse limit: 0.451ns (Tcl) 
   Physical resource: ddrsp0.ddrc0/sdi_data(47)/CLK 
   Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].dinq1/CK 
   Location pin: SLICE_X20Y216.CLK 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b 
 -------------------------------------------------------------------------------- 
 Slack: 7.098ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 8.000ns 
   Low pulse: 4.000ns 
   Low pulse limit: 0.451ns (Tcl) 
   Physical resource: ddrsp0.ddrc0/sdi_data(55)/CLK 
   Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[23].dinq1/CK 
   Location pin: SLICE_X13Y212.CLK 
   Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b 
 -------------------------------------------------------------------------------- 
  
  
 Derived Constraint Report 
 Derived Constraints for clk_pad/xcv2.u0/ol 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
 |                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       | 
 |           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------| 
 |                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  | 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
 |clk_pad/xcv2.u0/ol             |     10.000ns|      6.666ns|      9.974ns|            0|            0|            3|     10881069| 
 | ddrsp0.ddrc0/ddr_phy0/ddr_phy0|     10.000ns|      7.485ns|          N/A|            0|            0|         4432|            0| 
 | /xc4v.ddr_phy0/clk_270ro      |             |             |             |             |             |             |             | 
 | ddrsp0.ddrc0/ddr_phy0/ddr_phy0|     10.000ns|      6.666ns|          N/A|            0|            0|          178|            0| 
 | /xc4v.ddr_phy0/clk_0ro        |             |             |             |             |             |             |             | 
 | clkgen0/xc2v.v/clk0B          |     12.500ns|     12.468ns|          N/A|            0|            0|     10876459|            0| 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
  
 Derived Constraints for TS_ddr_clk_fb 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
 |                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       | 
 |           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------| 
 |                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  | 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
 |TS_ddr_clk_fb                  |      8.000ns|      6.666ns|      5.138ns|            0|            0|            0|           32| 
 | TS_ddrsp0_ddrc0_ddr_phy0_ddr_p|      8.000ns|      5.138ns|          N/A|            0|            0|           32|            0| 
 | hy0_xc4v_ddr_phy0_rclk90      |             |             |             |             |             |             |             | 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
  
 All constraints were met. 
  
  
 Data Sheet report: 
 ----------------- 
 All values displayed in nanoseconds (ns) 
  
 Clock to Setup on destination clock ddr_clk_fb 
 ---------------+---------+---------+---------+---------+ 
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall| 
 Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall| 
 ---------------+---------+---------+---------+---------+ 
 ddr_clk_fb     |         |         |    2.569|         | 
 ---------------+---------+---------+---------+---------+ 
  
 Clock to Setup on destination clock sys_clk 
 ---------------+---------+---------+---------+---------+ 
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall| 
 Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall| 
 ---------------+---------+---------+---------+---------+ 
 ddr_clk_fb     |         |    3.613|         |         | 
 sys_clk        |   12.468|    2.502|    3.213|         | 
 ---------------+---------+---------+---------+---------+ 
  
 Clock to Setup on destination clock sysace_fpga_clk 
 ---------------+---------+---------+---------+---------+ 
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall| 
 Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall| 
 ---------------+---------+---------+---------+---------+ 
 sysace_fpga_clk|    3.822|         |         |         | 
 ---------------+---------+---------+---------+---------+ 
  
  
 Timing summary: 
 --------------- 
  
 Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0) 
  
 Constraints cover 10882516 paths, 0 nets, and 72827 connections 
  
 Design statistics: 
    Minimum period:  12.468ns{1}   (Maximum frequency:  80.205MHz) 
    Maximum path delay from/to any node:   3.613ns 
  
  
 ------------------------------------Footnotes----------------------------------- 
 1)  The minimum period statistic assumes all single cycle delays. 
  
 Analysis completed Thu Jul 11 20:12:15 2013  
 -------------------------------------------------------------------------------- 
  
 Trace Settings: 
 ------------------------- 
 Trace Settings  
  
 Peak Memory Usage: 802 MB 
  
  