{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 21:15:33 2014 " "Info: Processing started: Tue Mar 11 21:15:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SteperMotorVHDL -c SteperMotorVHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SteperMotorVHDL -c SteperMotorVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StepperMotorVHDL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file StepperMotorVHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SteperMotorVHDL-RTL " "Info: Found design unit 1: SteperMotorVHDL-RTL" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 SteperMotorVHDL " "Info: Found entity 1: SteperMotorVHDL" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SteperMotorVHDL " "Info: Elaborating entity \"SteperMotorVHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "phase\[0\]~reg0 gpio\[0\]~reg0 " "Info: Duplicate register \"phase\[0\]~reg0\" merged to single register \"gpio\[0\]~reg0\"" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "phase\[1\]~reg0 gpio\[1\]~reg0 " "Info: Duplicate register \"phase\[1\]~reg0\" merged to single register \"gpio\[1\]~reg0\"" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "phase\[2\]~reg0 gpio\[2\]~reg0 " "Info: Duplicate register \"phase\[2\]~reg0\" merged to single register \"gpio\[2\]~reg0\"" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "phase\[3\]~reg0 gpio\[3\]~reg0 " "Info: Duplicate register \"phase\[3\]~reg0\" merged to single register \"gpio\[3\]~reg0\"" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_cathode GND " "Warning: Pin \"led_cathode\" stuck at GND" {  } { { "StepperMotorVHDL.vhd" "" { Text "C:/ALTERA/Altera/Project/MY/SteperMotor/StepperMotorVHDL.vhd" 12 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "58 " "Info: Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "47 " "Info: Implemented 47 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Allocated 140 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 21:15:34 2014 " "Info: Processing ended: Tue Mar 11 21:15:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
