/***************************************************
       __      __									 
       \+\    /+/                                   
        \+\  /+/        Vendor	     : QuickLogic Corp.
         \+\/+/	        SpDE Version : SpDE 2016.2 Release				
          \/+/          File Name    : top.vq			
          /+ +\         Creation Date: Sat Jun 19 10:14:57 2021
         /+/ \+\______  Author	     : QuickLogic Corp.
   _____/+/   *+++++++									
   ++++++*												
														
   Description : Verilog Simulation Netlist file									
*****************************************************/

`timescale 1ps / 1ps

module top(I2S_DIN_i, I2S_WS_CLK_i, I2S_CLK_i);
supply0 GND;
supply1 VCC;
input I2S_DIN_i,I2S_WS_CLK_i,I2S_CLK_i;
  wire qldummy_wire;
  wire GMUX_3_IP_;
  wire GMUX_2_IP_;
  wire GMUX_1_IP_;
  wire GMUX_0_IP_;
  wire IO99_IQZ_;
  wire IO81_IQZ_;
  wire IO77_IQZ_;
  wire \RAM2_B2_RD_1[0]_ ;
  wire \RAM2_B2_RD_1[1]_ ;
  wire \RAM2_B2_RD_1[2]_ ;
  wire \RAM2_B2_RD_1[3]_ ;
  wire \RAM2_B2_RD_1[4]_ ;
  wire \RAM2_B2_RD_1[5]_ ;
  wire \RAM2_B2_RD_1[6]_ ;
  wire \RAM2_B2_RD_1[7]_ ;
  wire \RAM2_B2_RD_1[8]_ ;
  wire \RAM2_B2_RD_1[9]_ ;
  wire \RAM2_B2_RD_1[10]_ ;
  wire \RAM2_B2_RD_1[11]_ ;
  wire \RAM2_B2_RD_1[12]_ ;
  wire \RAM2_B2_RD_1[13]_ ;
  wire \RAM2_B2_RD_1[14]_ ;
  wire \RAM2_B2_RD_1[15]_ ;
  wire \RAM2_B2_RD_1[16]_ ;
  wire \RAM2_B2_RD_1[17]_ ;
  wire RAM2_B2_Almost_Empty_1_;
  wire \RAM2_B2_POP_FLAG_1[0]_ ;
  wire \RAM2_B2_POP_FLAG_1[1]_ ;
  wire \RAM2_B2_POP_FLAG_1[2]_ ;
  wire \RAM2_B2_POP_FLAG_1[3]_ ;
  wire RAM2_B2_Almost_Full_1_;
  wire \RAM2_B2_PUSH_FLAG_1[0]_ ;
  wire \RAM2_B2_PUSH_FLAG_1[1]_ ;
  wire \RAM2_B2_PUSH_FLAG_1[2]_ ;
  wire \RAM2_B2_PUSH_FLAG_1[3]_ ;
  wire \RAM2_B2_RD_0[16]_ ;
  wire \RAM2_B2_RD_0[17]_ ;
  wire RAM2_B2_Almost_Empty_0_;
  wire \RAM2_B2_POP_FLAG_0[0]_ ;
  wire \RAM2_B2_POP_FLAG_0[1]_ ;
  wire \RAM2_B2_POP_FLAG_0[2]_ ;
  wire \RAM2_B2_POP_FLAG_0[3]_ ;
  wire RAM2_B2_Almost_Full_0_;
  wire \RAM2_B2_PUSH_FLAG_0[0]_ ;
  wire \RAM2_B2_PUSH_FLAG_0[1]_ ;
  wire \RAM2_B2_PUSH_FLAG_0[2]_ ;
  wire \RAM2_B2_PUSH_FLAG_0[3]_ ;
  wire AC28_CZ_;
  wire AC28_TZ_;
  wire AB28_CZ_;
  wire AB28_TZ_;
  wire AA28_CZ_;
  wire AA28_TZ_;
  wire AA28_FZ_;
  wire V28_CZ_;
  wire V28_TZ_;
  wire U28_CZ_;
  wire U28_TZ_;
  wire T28_CZ_;
  wire T28_TZ_;
  wire S28_CZ_;
  wire S28_TZ_;
  wire R28_CZ_;
  wire R28_TZ_;
  wire Q28_CZ_;
  wire Q28_TZ_;
  wire P28_CZ_;
  wire P28_TZ_;
  wire O28_CZ_;
  wire O28_TZ_;
  wire AE27_CZ_;
  wire AE27_TZ_;
  wire AD27_CZ_;
  wire AD27_TZ_;
  wire AC27_CZ_;
  wire AC27_TZ_;
  wire AC27_FZ_;
  wire AB27_CZ_;
  wire AB27_TZ_;
  wire AB27_FZ_;
  wire AA27_CZ_;
  wire AA27_TZ_;
  wire Z27_CZ_;
  wire Z27_TZ_;
  wire Z27_FZ_;
  wire U27_CZ_;
  wire U27_TZ_;
  wire T27_CZ_;
  wire T27_TZ_;
  wire S27_CZ_;
  wire S27_TZ_;
  wire R27_CZ_;
  wire R27_TZ_;
  wire Q27_CZ_;
  wire Q27_TZ_;
  wire P27_CZ_;
  wire P27_TZ_;
  wire O27_CZ_;
  wire O27_TZ_;
  wire O27_FZ_;
  wire N27_CZ_;
  wire N27_TZ_;
  wire N27_FZ_;
  wire M27_CZ_;
  wire M27_TZ_;
  wire M27_FZ_;
  wire L27_CZ_;
  wire L27_TZ_;
  wire K27_CZ_;
  wire K27_TZ_;
  wire K27_FZ_;
  wire AE26_CZ_;
  wire AE26_TZ_;
  wire AD26_CZ_;
  wire AD26_TZ_;
  wire AD26_FZ_;
  wire AC26_CZ_;
  wire AC26_TZ_;
  wire AB26_TZ_;
  wire AB26_QZ_;
  wire AA26_CZ_;
  wire Z26_FZ_;
  wire Z26_QZ_;
  wire Y26_QZ_;
  wire W26_CZ_;
  wire W26_QZ_;
  wire V26_CZ_;
  wire V26_TZ_;
  wire V26_QZ_;
  wire U26_CZ_;
  wire U26_TZ_;
  wire U26_FZ_;
  wire R26_TZ_;
  wire Q26_CZ_;
  wire Q26_TZ_;
  wire P26_CZ_;
  wire P26_TZ_;
  wire N26_CZ_;
  wire N26_TZ_;
  wire N26_FZ_;
  wire M26_CZ_;
  wire M26_TZ_;
  wire M26_FZ_;
  wire L26_QZ_;
  wire K26_CZ_;
  wire K26_TZ_;
  wire J26_CZ_;
  wire J26_TZ_;
  wire J26_FZ_;
  wire I26_CZ_;
  wire I26_TZ_;
  wire I26_FZ_;
  wire H26_CZ_;
  wire H26_TZ_;
  wire G26_CZ_;
  wire G26_TZ_;
  wire G26_FZ_;
  wire D26_CZ_;
  wire D26_TZ_;
  wire D26_FZ_;
  wire AE25_CZ_;
  wire AE25_TZ_;
  wire AE25_FZ_;
  wire AD25_TZ_;
  wire AD25_FZ_;
  wire AD25_QZ_;
  wire AC25_CZ_;
  wire AB25_QZ_;
  wire AA25_TZ_;
  wire AA25_QZ_;
  wire Z25_TZ_;
  wire Z25_FZ_;
  wire Z25_QZ_;
  wire Y25_TZ_;
  wire Y25_FZ_;
  wire Y25_QZ_;
  wire X25_CZ_;
  wire X25_TZ_;
  wire W25_CZ_;
  wire W25_TZ_;
  wire V25_CZ_;
  wire V25_TZ_;
  wire S25_QZ_;
  wire O25_CZ_;
  wire O25_TZ_;
  wire O25_FZ_;
  wire N25_TZ_;
  wire N25_FZ_;
  wire M25_CZ_;
  wire M25_FZ_;
  wire L25_CZ_;
  wire L25_TZ_;
  wire K25_CZ_;
  wire K25_TZ_;
  wire J25_TZ_;
  wire J25_FZ_;
  wire I25_CZ_;
  wire I25_TZ_;
  wire H25_QZ_;
  wire G25_CZ_;
  wire G25_TZ_;
  wire F25_CZ_;
  wire F25_TZ_;
  wire E25_CZ_;
  wire E25_TZ_;
  wire E25_FZ_;
  wire D25_CZ_;
  wire D25_TZ_;
  wire C25_CZ_;
  wire C25_TZ_;
  wire B25_CZ_;
  wire B25_TZ_;
  wire B25_FZ_;
  wire AE24_CZ_;
  wire AE24_FZ_;
  wire AD24_FZ_;
  wire AD24_QZ_;
  wire AB24_QZ_;
  wire AA24_CZ_;
  wire Z24_TZ_;
  wire Z24_QZ_;
  wire Y24_QZ_;
  wire X24_CZ_;
  wire X24_TZ_;
  wire X24_FZ_;
  wire W24_CZ_;
  wire V24_CZ_;
  wire V24_TZ_;
  wire U24_FZ_;
  wire U24_QZ_;
  wire T24_CZ_;
  wire S24_CZ_;
  wire S24_TZ_;
  wire S24_FZ_;
  wire R24_CZ_;
  wire R24_TZ_;
  wire R24_FZ_;
  wire Q24_TZ_;
  wire Q24_FZ_;
  wire O24_CZ_;
  wire N24_CZ_;
  wire N24_TZ_;
  wire N24_FZ_;
  wire M24_CZ_;
  wire M24_TZ_;
  wire M24_FZ_;
  wire L24_TZ_;
  wire K24_CZ_;
  wire K24_TZ_;
  wire K24_FZ_;
  wire J24_CZ_;
  wire J24_TZ_;
  wire J24_FZ_;
  wire I24_CZ_;
  wire H24_CZ_;
  wire H24_TZ_;
  wire H24_FZ_;
  wire G24_CZ_;
  wire G24_TZ_;
  wire F24_TZ_;
  wire F24_FZ_;
  wire E24_CZ_;
  wire E24_TZ_;
  wire C24_CZ_;
  wire C24_TZ_;
  wire B24_CZ_;
  wire B24_TZ_;
  wire B24_FZ_;
  wire AE23_TZ_;
  wire AE23_FZ_;
  wire AE23_QZ_;
  wire AD23_FZ_;
  wire AD23_QZ_;
  wire AC23_TZ_;
  wire AC23_QZ_;
  wire AB23_CZ_;
  wire AB23_TZ_;
  wire AA23_TZ_;
  wire AA23_QZ_;
  wire Z23_TZ_;
  wire Z23_QZ_;
  wire Y23_CZ_;
  wire X23_CZ_;
  wire X23_TZ_;
  wire W23_CZ_;
  wire W23_TZ_;
  wire R23_CZ_;
  wire R23_TZ_;
  wire R23_FZ_;
  wire Q23_CZ_;
  wire Q23_TZ_;
  wire Q23_FZ_;
  wire P23_CZ_;
  wire P23_FZ_;
  wire O23_CZ_;
  wire O23_FZ_;
  wire N23_CZ_;
  wire L23_CZ_;
  wire K23_TZ_;
  wire J23_TZ_;
  wire J23_FZ_;
  wire H23_CZ_;
  wire H23_TZ_;
  wire G23_CZ_;
  wire G23_TZ_;
  wire F23_CZ_;
  wire F23_TZ_;
  wire F23_FZ_;
  wire E23_CZ_;
  wire E23_FZ_;
  wire D23_CZ_;
  wire D23_TZ_;
  wire C23_CZ_;
  wire C23_TZ_;
  wire B23_TZ_;
  wire AE22_TZ_;
  wire AE22_FZ_;
  wire AE22_QZ_;
  wire AD22_QZ_;
  wire AC22_TZ_;
  wire AB22_CZ_;
  wire AA22_TZ_;
  wire Y22_CZ_;
  wire W22_QZ_;
  wire V22_CZ_;
  wire V22_TZ_;
  wire V22_FZ_;
  wire U22_CZ_;
  wire U22_TZ_;
  wire U22_FZ_;
  wire T22_CZ_;
  wire T22_TZ_;
  wire T22_FZ_;
  wire S22_CZ_;
  wire S22_TZ_;
  wire R22_TZ_;
  wire R22_FZ_;
  wire Q22_CZ_;
  wire Q22_FZ_;
  wire P22_TZ_;
  wire P22_FZ_;
  wire N22_QZ_;
  wire L22_CZ_;
  wire L22_TZ_;
  wire J22_TZ_;
  wire J22_FZ_;
  wire I22_TZ_;
  wire I22_FZ_;
  wire G22_TZ_;
  wire G22_FZ_;
  wire F22_TZ_;
  wire F22_FZ_;
  wire E22_CZ_;
  wire E22_TZ_;
  wire E22_FZ_;
  wire C22_CZ_;
  wire C22_TZ_;
  wire B22_CZ_;
  wire B22_TZ_;
  wire A22_CZ_;
  wire A22_TZ_;
  wire AE21_TZ_;
  wire AE21_FZ_;
  wire AE21_QZ_;
  wire AD21_TZ_;
  wire AD21_QZ_;
  wire AC21_CZ_;
  wire AB21_QZ_;
  wire AA21_TZ_;
  wire AA21_QZ_;
  wire Z21_QZ_;
  wire Y21_CZ_;
  wire X21_CZ_;
  wire X21_TZ_;
  wire X21_FZ_;
  wire W21_CZ_;
  wire W21_TZ_;
  wire W21_QZ_;
  wire V21_CZ_;
  wire U21_CZ_;
  wire U21_FZ_;
  wire T21_CZ_;
  wire T21_FZ_;
  wire S21_CZ_;
  wire S21_TZ_;
  wire S21_FZ_;
  wire R21_TZ_;
  wire R21_FZ_;
  wire M21_FZ_;
  wire L21_TZ_;
  wire L21_FZ_;
  wire J21_TZ_;
  wire J21_FZ_;
  wire H21_TZ_;
  wire H21_FZ_;
  wire G21_FZ_;
  wire F21_TZ_;
  wire D21_TZ_;
  wire D21_FZ_;
  wire C21_TZ_;
  wire C21_FZ_;
  wire B21_CZ_;
  wire B21_TZ_;
  wire B21_FZ_;
  wire A21_CZ_;
  wire A21_TZ_;
  wire A21_FZ_;
  wire AD20_CZ_;
  wire AD20_TZ_;
  wire AC20_CZ_;
  wire AC20_TZ_;
  wire AB20_TZ_;
  wire AB20_QZ_;
  wire Z20_QZ_;
  wire X20_CZ_;
  wire X20_TZ_;
  wire W20_CZ_;
  wire W20_TZ_;
  wire V20_CZ_;
  wire V20_FZ_;
  wire U20_CZ_;
  wire U20_TZ_;
  wire T20_CZ_;
  wire T20_TZ_;
  wire T20_FZ_;
  wire S20_TZ_;
  wire S20_FZ_;
  wire R20_FZ_;
  wire Q20_CZ_;
  wire Q20_FZ_;
  wire O20_CZ_;
  wire O20_FZ_;
  wire N20_QZ_;
  wire M20_FZ_;
  wire K20_CZ_;
  wire K20_FZ_;
  wire J20_CZ_;
  wire J20_FZ_;
  wire H20_CZ_;
  wire H20_FZ_;
  wire G20_FZ_;
  wire F20_FZ_;
  wire D20_CZ_;
  wire C20_TZ_;
  wire C20_FZ_;
  wire B20_TZ_;
  wire B20_FZ_;
  wire A20_CZ_;
  wire A20_TZ_;
  wire AE19_CZ_;
  wire AE19_QZ_;
  wire AD19_CZ_;
  wire AC19_CZ_;
  wire AC19_TZ_;
  wire AB19_CZ_;
  wire Y19_CZ_;
  wire X19_CZ_;
  wire X19_TZ_;
  wire X19_FZ_;
  wire W19_CZ_;
  wire W19_TZ_;
  wire V19_CZ_;
  wire V19_TZ_;
  wire V19_FZ_;
  wire T19_CZ_;
  wire T19_TZ_;
  wire T19_FZ_;
  wire R19_TZ_;
  wire R19_FZ_;
  wire Q19_FZ_;
  wire P19_TZ_;
  wire P19_FZ_;
  wire N19_FZ_;
  wire N19_QZ_;
  wire M19_FZ_;
  wire M19_QZ_;
  wire L19_FZ_;
  wire L19_QZ_;
  wire K19_CZ_;
  wire J19_FZ_;
  wire J19_QZ_;
  wire I19_TZ_;
  wire I19_FZ_;
  wire I19_QZ_;
  wire H19_TZ_;
  wire H19_FZ_;
  wire G19_TZ_;
  wire G19_FZ_;
  wire F19_TZ_;
  wire F19_FZ_;
  wire E19_TZ_;
  wire E19_FZ_;
  wire D19_FZ_;
  wire C19_CZ_;
  wire C19_FZ_;
  wire B19_TZ_;
  wire B19_FZ_;
  wire A19_CZ_;
  wire AE18_CZ_;
  wire AE18_QZ_;
  wire AD18_CZ_;
  wire AC18_CZ_;
  wire AA18_CZ_;
  wire Z18_CZ_;
  wire Z18_FZ_;
  wire Y18_CZ_;
  wire Y18_TZ_;
  wire X18_CZ_;
  wire X18_TZ_;
  wire X18_FZ_;
  wire W18_CZ_;
  wire W18_TZ_;
  wire V18_CZ_;
  wire V18_TZ_;
  wire V18_FZ_;
  wire U18_CZ_;
  wire U18_TZ_;
  wire U18_FZ_;
  wire T18_CZ_;
  wire S18_CZ_;
  wire S18_FZ_;
  wire R18_CZ_;
  wire R18_FZ_;
  wire Q18_FZ_;
  wire P18_FZ_;
  wire P18_QZ_;
  wire O18_CZ_;
  wire O18_FZ_;
  wire N18_CZ_;
  wire N18_FZ_;
  wire M18_CZ_;
  wire M18_FZ_;
  wire L18_CZ_;
  wire L18_FZ_;
  wire K18_CZ_;
  wire K18_FZ_;
  wire J18_CZ_;
  wire J18_FZ_;
  wire I18_FZ_;
  wire I18_QZ_;
  wire H18_CZ_;
  wire H18_FZ_;
  wire G18_FZ_;
  wire G18_QZ_;
  wire F18_CZ_;
  wire F18_FZ_;
  wire E18_CZ_;
  wire E18_FZ_;
  wire D18_TZ_;
  wire D18_FZ_;
  wire C18_TZ_;
  wire C18_FZ_;
  wire C18_QZ_;
  wire B18_CZ_;
  wire B18_FZ_;
  wire A18_TZ_;
  wire A18_FZ_;
  wire AE17_TZ_;
  wire AE17_QZ_;
  wire AD17_CZ_;
  wire AC17_CZ_;
  wire AB17_CZ_;
  wire AA17_CZ_;
  wire Z17_CZ_;
  wire Z17_TZ_;
  wire Y17_CZ_;
  wire Y17_TZ_;
  wire Y17_FZ_;
  wire X17_TZ_;
  wire V17_CZ_;
  wire V17_FZ_;
  wire U17_CZ_;
  wire U17_TZ_;
  wire T17_CZ_;
  wire S17_CZ_;
  wire Q17_CZ_;
  wire P17_CZ_;
  wire O17_FZ_;
  wire O17_QZ_;
  wire N17_CZ_;
  wire N17_FZ_;
  wire M17_FZ_;
  wire M17_QZ_;
  wire L17_TZ_;
  wire L17_FZ_;
  wire K17_TZ_;
  wire H17_TZ_;
  wire G17_CZ_;
  wire F17_TZ_;
  wire F17_FZ_;
  wire F17_QZ_;
  wire E17_TZ_;
  wire E17_FZ_;
  wire E17_QZ_;
  wire D17_CZ_;
  wire D17_FZ_;
  wire C17_CZ_;
  wire C17_FZ_;
  wire B17_TZ_;
  wire B17_FZ_;
  wire B17_QZ_;
  wire AF16_TZ_;
  wire AF16_FZ_;
  wire AF16_QZ_;
  wire AE16_CZ_;
  wire AD16_FZ_;
  wire AC16_CZ_;
  wire AA16_CZ_;
  wire AA16_TZ_;
  wire Z16_CZ_;
  wire Z16_TZ_;
  wire Y16_CZ_;
  wire X16_CZ_;
  wire X16_FZ_;
  wire W16_CZ_;
  wire W16_TZ_;
  wire W16_FZ_;
  wire V16_CZ_;
  wire V16_FZ_;
  wire U16_CZ_;
  wire U16_FZ_;
  wire T16_TZ_;
  wire T16_FZ_;
  wire R16_CZ_;
  wire R16_FZ_;
  wire Q16_CZ_;
  wire Q16_FZ_;
  wire P16_TZ_;
  wire P16_FZ_;
  wire P16_QZ_;
  wire O16_CZ_;
  wire N16_TZ_;
  wire N16_FZ_;
  wire N16_QZ_;
  wire M16_CZ_;
  wire M16_FZ_;
  wire L16_CZ_;
  wire L16_FZ_;
  wire K16_CZ_;
  wire K16_FZ_;
  wire J16_CZ_;
  wire J16_FZ_;
  wire I16_TZ_;
  wire I16_FZ_;
  wire I16_QZ_;
  wire H16_FZ_;
  wire H16_QZ_;
  wire G16_CZ_;
  wire G16_FZ_;
  wire F16_CZ_;
  wire F16_FZ_;
  wire E16_CZ_;
  wire E16_FZ_;
  wire D16_QZ_;
  wire C16_FZ_;
  wire C16_QZ_;
  wire B16_TZ_;
  wire B16_FZ_;
  wire B16_QZ_;
  wire A16_TZ_;
  wire A16_FZ_;
  wire A16_QZ_;
  wire AF15_CZ_;
  wire AF15_FZ_;
  wire AE15_CZ_;
  wire AE15_FZ_;
  wire AD15_CZ_;
  wire AC15_QZ_;
  wire AA15_CZ_;
  wire AA15_FZ_;
  wire Z15_CZ_;
  wire Z15_TZ_;
  wire Z15_FZ_;
  wire Y15_CZ_;
  wire Y15_TZ_;
  wire Y15_FZ_;
  wire X15_TZ_;
  wire X15_FZ_;
  wire W15_TZ_;
  wire W15_FZ_;
  wire V15_FZ_;
  wire U15_CZ_;
  wire U15_FZ_;
  wire T15_CZ_;
  wire T15_FZ_;
  wire S15_CZ_;
  wire S15_FZ_;
  wire R15_TZ_;
  wire R15_FZ_;
  wire Q15_TZ_;
  wire Q15_FZ_;
  wire Q15_QZ_;
  wire O15_TZ_;
  wire O15_QZ_;
  wire N15_FZ_;
  wire N15_QZ_;
  wire M15_TZ_;
  wire M15_FZ_;
  wire M15_QZ_;
  wire L15_FZ_;
  wire L15_QZ_;
  wire K15_CZ_;
  wire J15_QZ_;
  wire I15_FZ_;
  wire I15_QZ_;
  wire H15_CZ_;
  wire H15_FZ_;
  wire H15_QZ_;
  wire G15_TZ_;
  wire G15_FZ_;
  wire G15_QZ_;
  wire F15_TZ_;
  wire F15_FZ_;
  wire F15_QZ_;
  wire E15_QZ_;
  wire D15_TZ_;
  wire D15_FZ_;
  wire D15_QZ_;
  wire C15_TZ_;
  wire C15_FZ_;
  wire C15_QZ_;
  wire B15_FZ_;
  wire B15_QZ_;
  wire A15_FZ_;
  wire A15_QZ_;
  wire AF14_TZ_;
  wire AF14_FZ_;
  wire AF14_QZ_;
  wire AE14_CZ_;
  wire AE14_FZ_;
  wire AD14_CZ_;
  wire AD14_FZ_;
  wire AC14_TZ_;
  wire AC14_FZ_;
  wire AC14_QZ_;
  wire AA14_CZ_;
  wire AA14_FZ_;
  wire AA14_QZ_;
  wire Z14_CZ_;
  wire Z14_FZ_;
  wire Y14_TZ_;
  wire Y14_FZ_;
  wire X14_TZ_;
  wire X14_FZ_;
  wire W14_TZ_;
  wire W14_FZ_;
  wire V14_CZ_;
  wire V14_FZ_;
  wire U14_TZ_;
  wire U14_FZ_;
  wire T14_TZ_;
  wire T14_QZ_;
  wire S14_CZ_;
  wire S14_QZ_;
  wire R14_CZ_;
  wire Q14_CZ_;
  wire Q14_FZ_;
  wire P14_FZ_;
  wire O14_TZ_;
  wire N14_TZ_;
  wire N14_FZ_;
  wire M14_TZ_;
  wire M14_FZ_;
  wire L14_CZ_;
  wire L14_FZ_;
  wire J14_CZ_;
  wire J14_FZ_;
  wire I14_QZ_;
  wire H14_CZ_;
  wire G14_FZ_;
  wire G14_QZ_;
  wire F14_FZ_;
  wire F14_QZ_;
  wire E14_QZ_;
  wire D14_CZ_;
  wire D14_FZ_;
  wire C14_CZ_;
  wire B14_FZ_;
  wire B14_QZ_;
  wire A14_CZ_;
  wire A14_TZ_;
  wire A14_FZ_;
  wire AF13_CZ_;
  wire AF13_FZ_;
  wire AE13_CZ_;
  wire AB13_CZ_;
  wire AA13_FZ_;
  wire Z13_CZ_;
  wire Z13_FZ_;
  wire Y13_TZ_;
  wire Y13_FZ_;
  wire X13_TZ_;
  wire X13_FZ_;
  wire X13_QZ_;
  wire W13_TZ_;
  wire W13_FZ_;
  wire V13_TZ_;
  wire U13_QZ_;
  wire R13_CZ_;
  wire R13_FZ_;
  wire Q13_CZ_;
  wire Q13_FZ_;
  wire O13_CZ_;
  wire O13_FZ_;
  wire M13_TZ_;
  wire M13_FZ_;
  wire L13_CZ_;
  wire K13_CZ_;
  wire K13_FZ_;
  wire J13_TZ_;
  wire I13_CZ_;
  wire I13_FZ_;
  wire G13_FZ_;
  wire G13_QZ_;
  wire F13_QZ_;
  wire E13_CZ_;
  wire E13_FZ_;
  wire D13_FZ_;
  wire D13_QZ_;
  wire C13_CZ_;
  wire C13_FZ_;
  wire B13_CZ_;
  wire B13_FZ_;
  wire A13_CZ_;
  wire A13_TZ_;
  wire A13_FZ_;
  wire AF12_CZ_;
  wire AF12_FZ_;
  wire AE12_CZ_;
  wire AD12_CZ_;
  wire AC12_CZ_;
  wire AC12_FZ_;
  wire AB12_CZ_;
  wire AB12_FZ_;
  wire AA12_CZ_;
  wire AA12_FZ_;
  wire AA12_QZ_;
  wire Z12_FZ_;
  wire Y12_TZ_;
  wire Y12_FZ_;
  wire Y12_QZ_;
  wire X12_CZ_;
  wire W12_CZ_;
  wire V12_CZ_;
  wire U12_TZ_;
  wire U12_FZ_;
  wire U12_QZ_;
  wire T12_TZ_;
  wire T12_FZ_;
  wire R12_CZ_;
  wire R12_FZ_;
  wire P12_CZ_;
  wire P12_FZ_;
  wire O12_CZ_;
  wire N12_TZ_;
  wire M12_TZ_;
  wire M12_FZ_;
  wire L12_CZ_;
  wire K12_TZ_;
  wire K12_FZ_;
  wire J12_CZ_;
  wire J12_FZ_;
  wire J12_QZ_;
  wire I12_CZ_;
  wire I12_FZ_;
  wire H12_CZ_;
  wire G12_FZ_;
  wire G12_QZ_;
  wire F12_FZ_;
  wire F12_QZ_;
  wire E12_FZ_;
  wire E12_QZ_;
  wire D12_CZ_;
  wire D12_FZ_;
  wire C12_CZ_;
  wire C12_TZ_;
  wire C12_FZ_;
  wire B12_TZ_;
  wire B12_FZ_;
  wire B12_QZ_;
  wire A12_CZ_;
  wire A12_TZ_;
  wire A12_FZ_;
  wire AF11_CZ_;
  wire AF11_FZ_;
  wire AE11_CZ_;
  wire AE11_FZ_;
  wire AD11_CZ_;
  wire AC11_CZ_;
  wire AC11_TZ_;
  wire AC11_FZ_;
  wire AB11_CZ_;
  wire AB11_FZ_;
  wire AA11_TZ_;
  wire AA11_FZ_;
  wire AA11_QZ_;
  wire Z11_FZ_;
  wire Y11_FZ_;
  wire X11_CZ_;
  wire W11_CZ_;
  wire V11_CZ_;
  wire V11_FZ_;
  wire U11_TZ_;
  wire U11_FZ_;
  wire T11_FZ_;
  wire S11_TZ_;
  wire R11_TZ_;
  wire R11_FZ_;
  wire Q11_CZ_;
  wire Q11_FZ_;
  wire P11_CZ_;
  wire N11_CZ_;
  wire L11_TZ_;
  wire L11_FZ_;
  wire J11_FZ_;
  wire J11_QZ_;
  wire I11_FZ_;
  wire H11_FZ_;
  wire H11_QZ_;
  wire G11_CZ_;
  wire G11_FZ_;
  wire F11_CZ_;
  wire E11_QZ_;
  wire D11_CZ_;
  wire D11_FZ_;
  wire C11_FZ_;
  wire B11_TZ_;
  wire B11_FZ_;
  wire AF10_CZ_;
  wire AE10_CZ_;
  wire AE10_TZ_;
  wire AD10_CZ_;
  wire AD10_FZ_;
  wire AC10_CZ_;
  wire AC10_FZ_;
  wire AB10_FZ_;
  wire AA10_FZ_;
  wire AA10_QZ_;
  wire Z10_TZ_;
  wire Z10_QZ_;
  wire Y10_TZ_;
  wire Y10_FZ_;
  wire X10_TZ_;
  wire X10_FZ_;
  wire W10_FZ_;
  wire W10_QZ_;
  wire V10_CZ_;
  wire V10_FZ_;
  wire T10_TZ_;
  wire T10_QZ_;
  wire R10_FZ_;
  wire Q10_CZ_;
  wire Q10_TZ_;
  wire Q10_FZ_;
  wire P10_CZ_;
  wire O10_CZ_;
  wire N10_CZ_;
  wire M10_CZ_;
  wire L10_CZ_;
  wire K10_CZ_;
  wire I10_CZ_;
  wire H10_QZ_;
  wire G10_CZ_;
  wire F10_FZ_;
  wire F10_QZ_;
  wire E10_CZ_;
  wire D10_CZ_;
  wire C10_CZ_;
  wire B10_FZ_;
  wire A10_CZ_;
  wire A10_TZ_;
  wire A10_FZ_;
  wire AF9_CZ_;
  wire AF9_TZ_;
  wire AE9_CZ_;
  wire AE9_TZ_;
  wire AD9_CZ_;
  wire AC9_CZ_;
  wire AC9_FZ_;
  wire AB9_CZ_;
  wire AB9_TZ_;
  wire AB9_FZ_;
  wire Z9_TZ_;
  wire Z9_QZ_;
  wire Y9_TZ_;
  wire Y9_FZ_;
  wire X9_CZ_;
  wire W9_TZ_;
  wire W9_FZ_;
  wire W9_QZ_;
  wire V9_CZ_;
  wire U9_CZ_;
  wire T9_FZ_;
  wire T9_QZ_;
  wire S9_CZ_;
  wire R9_CZ_;
  wire Q9_TZ_;
  wire P9_CZ_;
  wire P9_FZ_;
  wire N9_CZ_;
  wire N9_TZ_;
  wire N9_FZ_;
  wire M9_CZ_;
  wire M9_FZ_;
  wire M9_QZ_;
  wire L9_CZ_;
  wire L9_FZ_;
  wire L9_QZ_;
  wire K9_CZ_;
  wire K9_FZ_;
  wire J9_CZ_;
  wire J9_FZ_;
  wire I9_CZ_;
  wire H9_CZ_;
  wire G9_CZ_;
  wire G9_FZ_;
  wire F9_CZ_;
  wire F9_FZ_;
  wire E9_CZ_;
  wire C9_TZ_;
  wire C9_FZ_;
  wire B9_CZ_;
  wire A9_CZ_;
  wire A9_TZ_;
  wire A9_FZ_;
  wire AF8_CZ_;
  wire AE8_CZ_;
  wire AD8_CZ_;
  wire AC8_CZ_;
  wire AB8_CZ_;
  wire AB8_TZ_;
  wire AB8_FZ_;
  wire Z8_TZ_;
  wire Y8_TZ_;
  wire Y8_FZ_;
  wire X8_TZ_;
  wire X8_FZ_;
  wire X8_QZ_;
  wire W8_FZ_;
  wire V8_CZ_;
  wire T8_CZ_;
  wire T8_FZ_;
  wire T8_QZ_;
  wire S8_CZ_;
  wire R8_CZ_;
  wire R8_FZ_;
  wire Q8_CZ_;
  wire Q8_FZ_;
  wire P8_CZ_;
  wire P8_FZ_;
  wire O8_FZ_;
  wire O8_QZ_;
  wire M8_TZ_;
  wire M8_FZ_;
  wire M8_QZ_;
  wire L8_TZ_;
  wire K8_TZ_;
  wire J8_CZ_;
  wire J8_FZ_;
  wire J8_QZ_;
  wire I8_TZ_;
  wire I8_QZ_;
  wire G8_CZ_;
  wire F8_CZ_;
  wire F8_FZ_;
  wire E8_QZ_;
  wire D8_FZ_;
  wire C8_FZ_;
  wire B8_CZ_;
  wire B8_TZ_;
  wire B8_FZ_;
  wire A8_CZ_;
  wire A8_TZ_;
  wire A8_FZ_;
  wire AF7_CZ_;
  wire AF7_TZ_;
  wire AE7_CZ_;
  wire AE7_TZ_;
  wire AD7_CZ_;
  wire AC7_CZ_;
  wire AB7_CZ_;
  wire AB7_TZ_;
  wire AB7_FZ_;
  wire AA7_TZ_;
  wire Z7_FZ_;
  wire Y7_TZ_;
  wire V7_CZ_;
  wire S7_CZ_;
  wire R7_TZ_;
  wire R7_FZ_;
  wire Q7_CZ_;
  wire N7_CZ_;
  wire M7_CZ_;
  wire M7_FZ_;
  wire L7_CZ_;
  wire L7_FZ_;
  wire K7_FZ_;
  wire J7_CZ_;
  wire J7_FZ_;
  wire I7_CZ_;
  wire G7_CZ_;
  wire F7_QZ_;
  wire E7_CZ_;
  wire E7_FZ_;
  wire D7_CZ_;
  wire D7_TZ_;
  wire D7_FZ_;
  wire C7_CZ_;
  wire C7_FZ_;
  wire B7_CZ_;
  wire B7_FZ_;
  wire A7_CZ_;
  wire A7_TZ_;
  wire A7_FZ_;
  wire AF6_CZ_;
  wire AE6_CZ_;
  wire AD6_CZ_;
  wire AD6_TZ_;
  wire AC6_CZ_;
  wire AB6_CZ_;
  wire AB6_FZ_;
  wire AB6_QZ_;
  wire AA6_FZ_;
  wire Z6_TZ_;
  wire Z6_FZ_;
  wire Y6_CZ_;
  wire X6_FZ_;
  wire U6_FZ_;
  wire T6_QZ_;
  wire S6_CZ_;
  wire S6_QZ_;
  wire Q6_CZ_;
  wire Q6_FZ_;
  wire Q6_QZ_;
  wire P6_CZ_;
  wire P6_FZ_;
  wire O6_CZ_;
  wire O6_FZ_;
  wire M6_CZ_;
  wire M6_FZ_;
  wire L6_CZ_;
  wire K6_CZ_;
  wire K6_FZ_;
  wire J6_QZ_;
  wire I6_CZ_;
  wire I6_FZ_;
  wire H6_CZ_;
  wire H6_FZ_;
  wire F6_FZ_;
  wire D6_CZ_;
  wire D6_FZ_;
  wire C6_CZ_;
  wire C6_FZ_;
  wire B6_CZ_;
  wire A6_TZ_;
  wire AF5_CZ_;
  wire AE5_CZ_;
  wire AD5_CZ_;
  wire AD5_QZ_;
  wire AC5_CZ_;
  wire AC5_TZ_;
  wire AB5_CZ_;
  wire AA5_CZ_;
  wire AA5_TZ_;
  wire Z5_CZ_;
  wire Y5_TZ_;
  wire X5_CZ_;
  wire X5_FZ_;
  wire V5_CZ_;
  wire V5_QZ_;
  wire U5_QZ_;
  wire T5_CZ_;
  wire T5_QZ_;
  wire S5_CZ_;
  wire S5_FZ_;
  wire S5_QZ_;
  wire R5_QZ_;
  wire Q5_CZ_;
  wire P5_CZ_;
  wire P5_FZ_;
  wire O5_CZ_;
  wire N5_TZ_;
  wire N5_FZ_;
  wire M5_CZ_;
  wire M5_FZ_;
  wire K5_FZ_;
  wire J5_CZ_;
  wire J5_FZ_;
  wire H5_CZ_;
  wire G5_TZ_;
  wire G5_FZ_;
  wire F5_CZ_;
  wire D5_CZ_;
  wire D5_FZ_;
  wire C5_CZ_;
  wire B5_CZ_;
  wire A5_TZ_;
  wire AF4_CZ_;
  wire AE4_CZ_;
  wire AE4_FZ_;
  wire AD4_CZ_;
  wire AD4_QZ_;
  wire AC4_CZ_;
  wire AC4_FZ_;
  wire AC4_QZ_;
  wire AB4_CZ_;
  wire AB4_TZ_;
  wire AB4_FZ_;
  wire AA4_CZ_;
  wire Z4_CZ_;
  wire Y4_CZ_;
  wire Y4_FZ_;
  wire Y4_QZ_;
  wire X4_FZ_;
  wire X4_QZ_;
  wire V4_TZ_;
  wire U4_CZ_;
  wire T4_CZ_;
  wire T4_QZ_;
  wire R4_CZ_;
  wire R4_FZ_;
  wire R4_QZ_;
  wire Q4_CZ_;
  wire Q4_FZ_;
  wire P4_CZ_;
  wire P4_FZ_;
  wire O4_CZ_;
  wire O4_FZ_;
  wire M4_FZ_;
  wire L4_CZ_;
  wire K4_CZ_;
  wire K4_FZ_;
  wire J4_CZ_;
  wire H4_FZ_;
  wire G4_CZ_;
  wire G4_FZ_;
  wire F4_CZ_;
  wire F4_FZ_;
  wire E4_CZ_;
  wire D4_FZ_;
  wire C4_CZ_;
  wire B4_CZ_;
  wire A4_CZ_;
  wire AF3_CZ_;
  wire AF3_TZ_;
  wire AE3_CZ_;
  wire AE3_TZ_;
  wire AC3_CZ_;
  wire AC3_FZ_;
  wire AC3_QZ_;
  wire AB3_CZ_;
  wire AB3_TZ_;
  wire AB3_FZ_;
  wire AA3_CZ_;
  wire AA3_TZ_;
  wire AA3_FZ_;
  wire Z3_CZ_;
  wire Z3_FZ_;
  wire Z3_QZ_;
  wire Y3_CZ_;
  wire Y3_FZ_;
  wire Y3_QZ_;
  wire X3_QZ_;
  wire W3_QZ_;
  wire T3_QZ_;
  wire R3_FZ_;
  wire Q3_CZ_;
  wire P3_CZ_;
  wire P3_TZ_;
  wire N3_CZ_;
  wire N3_FZ_;
  wire M3_CZ_;
  wire M3_FZ_;
  wire L3_CZ_;
  wire L3_FZ_;
  wire K3_CZ_;
  wire K3_FZ_;
  wire J3_CZ_;
  wire J3_FZ_;
  wire I3_QZ_;
  wire H3_FZ_;
  wire H3_QZ_;
  wire G3_CZ_;
  wire G3_FZ_;
  wire F3_CZ_;
  wire F3_FZ_;
  wire E3_CZ_;
  wire E3_FZ_;
  wire D3_QZ_;
  wire C3_CZ_;
  wire C3_FZ_;
  wire B3_CZ_;
  wire A3_CZ_;
  wire A3_TZ_;
  wire A3_QZ_;
  wire AF2_CZ_;
  wire AF2_TZ_;
  wire AE2_CZ_;
  wire AE2_TZ_;
  wire AE2_FZ_;
  wire AA2_CZ_;
  wire AA2_FZ_;
  wire Z2_CZ_;
  wire Z2_FZ_;
  wire Y2_CZ_;
  wire Y2_FZ_;
  wire X2_CZ_;
  wire W2_CZ_;
  wire W2_QZ_;
  wire V2_CZ_;
  wire V2_QZ_;
  wire U2_CZ_;
  wire U2_QZ_;
  wire T2_QZ_;
  wire S2_QZ_;
  wire R2_QZ_;
  wire Q2_QZ_;
  wire P2_CZ_;
  wire P2_FZ_;
  wire P2_QZ_;
  wire O2_CZ_;
  wire O2_FZ_;
  wire N2_CZ_;
  wire M2_CZ_;
  wire L2_CZ_;
  wire L2_FZ_;
  wire K2_CZ_;
  wire J2_CZ_;
  wire J2_FZ_;
  wire I2_CZ_;
  wire H2_CZ_;
  wire H2_FZ_;
  wire G2_CZ_;
  wire F2_CZ_;
  wire F2_FZ_;
  wire E2_CZ_;
  wire D2_CZ_;
  wire D2_FZ_;
  wire C2_CZ_;
  wire C2_FZ_;
  wire C2_QZ_;
  wire AA1_CZ_;
  wire Z1_CZ_;
  wire Z1_FZ_;
  wire Y1_CZ_;
  wire Y1_FZ_;
  wire Y1_QZ_;
  wire X1_CZ_;
  wire X1_QZ_;
  wire W1_CZ_;
  wire W1_TZ_;
  wire W1_FZ_;
  wire V1_CZ_;
  wire T1_CZ_;
  wire T1_QZ_;
  wire S1_CZ_;
  wire S1_QZ_;
  wire R1_CZ_;
  wire Q1_CZ_;
  wire M1_CZ_;
  wire M1_FZ_;
  wire M1_QZ_;
  wire L1_CZ_;
  wire L1_FZ_;
  wire K1_CZ_;
  wire K1_FZ_;
  wire J1_CZ_;
  wire J1_FZ_;
  wire I1_CZ_;
  wire I1_FZ_;
  wire I1_QZ_;
  wire H1_CZ_;
  wire H1_FZ_;
  wire H1_QZ_;
  wire G1_CZ_;
  wire F1_CZ_;
  wire F1_FZ_;
  wire E1_CZ_;
  wire E1_FZ_;
  wire E1_QZ_;
  wire D1_CZ_;
  wire D1_FZ_;
  wire D1_QZ_;
  wire A1_CZ_;
  wire A1_TZ_;
  wire A1_QZ_;
  wire ASSP_WBs_RD_;
  wire \ASSP_WBs_ADR[0]_ ;
  wire \ASSP_WBs_ADR[1]_ ;
  wire \ASSP_SDMA_Done[0]_ ;
  wire \ASSP_SDMA_Done[1]_ ;
  wire \ASSP_SDMA_Done[2]_ ;
  wire \ASSP_SDMA_Done[3]_ ;
  wire \ASSP_SDMA_Active[1]_ ;
  wire \ASSP_SDMA_Active[2]_ ;
  wire \ASSP_SDMA_Active[3]_ ;
  wire ASSP_FB_Start_;
  wire ASSP_Sys_PKfb_Rst_;
  wire ASSP_Sys_Clk1_Rst_;
  wire ASSP_Sys_Pclk_;
  wire ASSP_Sys_Pclk_Rst_;
  wire \ASSP_Sensor_Int[0]_ ;
  wire \ASSP_Sensor_Int[1]_ ;
  wire \ASSP_Sensor_Int[2]_ ;
  wire \ASSP_Sensor_Int[3]_ ;
  wire \ASSP_Sensor_Int[4]_ ;
  wire \ASSP_Sensor_Int[5]_ ;
  wire \ASSP_Sensor_Int[6]_ ;
  wire \ASSP_Sensor_Int[7]_ ;
  wire ASSP_FB_PKfbOverflow_;
  wire \ASSP_TimeStamp[0]_ ;
  wire \ASSP_TimeStamp[1]_ ;
  wire \ASSP_TimeStamp[2]_ ;
  wire \ASSP_TimeStamp[3]_ ;
  wire \ASSP_TimeStamp[4]_ ;
  wire \ASSP_TimeStamp[5]_ ;
  wire \ASSP_TimeStamp[6]_ ;
  wire \ASSP_TimeStamp[7]_ ;
  wire \ASSP_TimeStamp[8]_ ;
  wire \ASSP_TimeStamp[9]_ ;
  wire \ASSP_TimeStamp[10]_ ;
  wire \ASSP_TimeStamp[11]_ ;
  wire \ASSP_TimeStamp[12]_ ;
  wire \ASSP_TimeStamp[13]_ ;
  wire \ASSP_TimeStamp[14]_ ;
  wire \ASSP_TimeStamp[15]_ ;
  wire \ASSP_TimeStamp[16]_ ;
  wire \ASSP_TimeStamp[17]_ ;
  wire \ASSP_TimeStamp[18]_ ;
  wire \ASSP_TimeStamp[19]_ ;
  wire \ASSP_TimeStamp[20]_ ;
  wire \ASSP_TimeStamp[21]_ ;
  wire \ASSP_TimeStamp[22]_ ;
  wire \ASSP_TimeStamp[23]_ ;
  wire ASSP_SPIm_PReady_;
  wire ASSP_SPIm_PSlvErr_;
  wire \ASSP_SPIm_Prdata[30]_ ;
  wire \ASSP_SPIm_Prdata[31]_ ;
  wire \ASSP_SPIm_Prdata[22]_ ;
  wire \ASSP_SPIm_Prdata[23]_ ;
  wire \ASSP_SPIm_Prdata[24]_ ;
  wire \ASSP_SPIm_Prdata[25]_ ;
  wire \ASSP_SPIm_Prdata[26]_ ;
  wire \ASSP_SPIm_Prdata[27]_ ;
  wire \ASSP_SPIm_Prdata[28]_ ;
  wire \ASSP_SPIm_Prdata[29]_ ;
  wire \ASSP_SPIm_Prdata[14]_ ;
  wire \ASSP_SPIm_Prdata[15]_ ;
  wire \ASSP_SPIm_Prdata[16]_ ;
  wire \ASSP_SPIm_Prdata[17]_ ;
  wire \ASSP_SPIm_Prdata[18]_ ;
  wire \ASSP_SPIm_Prdata[19]_ ;
  wire \ASSP_SPIm_Prdata[20]_ ;
  wire \ASSP_SPIm_Prdata[21]_ ;
  wire \ASSP_SPIm_Prdata[6]_ ;
  wire \ASSP_SPIm_Prdata[7]_ ;
  wire \ASSP_SPIm_Prdata[8]_ ;
  wire \ASSP_SPIm_Prdata[9]_ ;
  wire \ASSP_SPIm_Prdata[10]_ ;
  wire \ASSP_SPIm_Prdata[11]_ ;
  wire \ASSP_SPIm_Prdata[12]_ ;
  wire \ASSP_SPIm_Prdata[13]_ ;
  wire \ASSP_SPIm_Prdata[0]_ ;
  wire \ASSP_SPIm_Prdata[1]_ ;
  wire \ASSP_SPIm_Prdata[2]_ ;
  wire \ASSP_SPIm_Prdata[3]_ ;
  wire \ASSP_SPIm_Prdata[4]_ ;
  wire \ASSP_SPIm_Prdata[5]_ ;
  wire \ASSP_FBIO_In[13]_ ;
  wire \ASSP_FBIO_In[12]_ ;
  wire \ASSP_FBIO_In[11]_ ;
  wire \ASSP_FBIO_In[10]_ ;
  wire \ASSP_FBIO_In[9]_ ;
  wire \ASSP_FBIO_In[8]_ ;
  wire \ASSP_FBIO_In[7]_ ;
  wire \ASSP_FBIO_In[6]_ ;
  wire \ASSP_FBIO_In[5]_ ;
  wire \ASSP_FBIO_In[4]_ ;
  wire \ASSP_FBIO_In[3]_ ;
  wire \ASSP_FBIO_In[2]_ ;
  wire \ASSP_FBIO_In[1]_ ;
  wire \ASSP_FBIO_In[0]_ ;
  wire \ASSP_SFBIO[0]_ ;
  wire \ASSP_SFBIO[1]_ ;
  wire \ASSP_SFBIO[2]_ ;
  wire \ASSP_SFBIO[3]_ ;
  wire \ASSP_SFBIO[4]_ ;
  wire \ASSP_SFBIO[5]_ ;
  wire \ASSP_SFBIO[6]_ ;
  wire \ASSP_SFBIO[7]_ ;
  wire \ASSP_SFBIO[8]_ ;
  wire \ASSP_SFBIO[9]_ ;
  wire \ASSP_SFBIO[10]_ ;
  wire \ASSP_SFBIO[11]_ ;
  wire \ASSP_SFBIO[12]_ ;
  wire \ASSP_SFBIO[13]_ ;
  wire \RIGHTMULT_Cmult[30]_ ;
  wire \RIGHTMULT_Cmult[31]_ ;
  wire \RIGHTMULT_Cmult[32]_ ;
  wire \RIGHTMULT_Cmult[33]_ ;
  wire \RIGHTMULT_Cmult[34]_ ;
  wire \RIGHTMULT_Cmult[35]_ ;
  wire \RIGHTMULT_Cmult[36]_ ;
  wire \RIGHTMULT_Cmult[37]_ ;
  wire \RIGHTMULT_Cmult[38]_ ;
  wire \RIGHTMULT_Cmult[39]_ ;
  wire \RIGHTMULT_Cmult[40]_ ;
  wire \RIGHTMULT_Cmult[41]_ ;
  wire \RIGHTMULT_Cmult[42]_ ;
  wire \RIGHTMULT_Cmult[43]_ ;
  wire \RIGHTMULT_Cmult[44]_ ;
  wire \RIGHTMULT_Cmult[45]_ ;
  wire \RIGHTMULT_Cmult[46]_ ;
  wire \RIGHTMULT_Cmult[47]_ ;
  wire \RIGHTMULT_Cmult[48]_ ;
  wire \RIGHTMULT_Cmult[49]_ ;
  wire \RIGHTMULT_Cmult[50]_ ;
  wire \RIGHTMULT_Cmult[51]_ ;
  wire \RIGHTMULT_Cmult[52]_ ;
  wire \RIGHTMULT_Cmult[53]_ ;
  wire \RIGHTMULT_Cmult[54]_ ;
  wire \RIGHTMULT_Cmult[55]_ ;
  wire \RIGHTMULT_Cmult[56]_ ;
  wire \RIGHTMULT_Cmult[57]_ ;
  wire \RIGHTMULT_Cmult[58]_ ;
  wire \RIGHTMULT_Cmult[59]_ ;
  wire \RIGHTMULT_Cmult[60]_ ;
  wire \RIGHTMULT_Cmult[61]_ ;
  wire \RIGHTMULT_Cmult[62]_ ;
  wire \RIGHTMULT_Cmult[63]_ ;
  wire \RAM2_A1_RD_1[16]_ ;
  wire \RAM2_A1_RD_1[17]_ ;
  wire RAM2_A1_Almost_Empty_1_;
  wire RAM2_A1_Almost_Full_1_;
  wire \RAM2_A1_PUSH_FLAG_1[0]_ ;
  wire \RAM2_A1_PUSH_FLAG_1[1]_ ;
  wire \RAM2_A1_PUSH_FLAG_1[2]_ ;
  wire \RAM2_A1_PUSH_FLAG_1[3]_ ;
  wire \RAM2_A1_RD_0[16]_ ;
  wire \RAM2_A1_RD_0[17]_ ;
  wire RAM2_A1_Almost_Empty_0_;
  wire \RAM2_A1_POP_FLAG_0[0]_ ;
  wire \RAM2_A1_POP_FLAG_0[1]_ ;
  wire \RAM2_A1_POP_FLAG_0[2]_ ;
  wire \RAM2_A1_POP_FLAG_0[3]_ ;
  wire RAM2_A1_Almost_Full_0_;
  wire \RAM2_A1_PUSH_FLAG_0[0]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[1]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[2]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[3]_ ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2SData_gclk_wclk_CANDBR_18_4_0 ;
  wire Sys_Clk0_GMUX_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_21_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_22_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_23_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_25_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_32_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_31_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_30_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_29_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_28_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_26_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_27_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_24_3_0;
  wire WB_CLK_QMUX_BR3_0_CANDBR_20_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_27_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_24_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_17_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_18_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_23_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_26_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_25_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_30_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_32_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_31_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_28_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_29_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_20_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_21_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_19_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_22_3_0;
  wire WB_CLK_QMUX_TR3_0_CANDTR_33_3_0;
  wire WB_CLK_CANDTL_1_3_0;
  wire WB_CLK_CANDTL_2_3_0;
  wire WB_CLK_CANDTL_3_3_0;
  wire WB_CLK_CANDTL_4_3_0;
  wire WB_CLK_CANDTL_5_3_0;
  wire WB_CLK_CANDTL_6_3_0;
  wire WB_CLK_CANDTL_7_3_0;
  wire WB_CLK_CANDTL_9_3_0;
  wire WB_CLK_CANDTL_10_3_0;
  wire WB_CLK_CANDTL_11_3_0;
  wire WB_CLK_CANDTL_12_3_0;
  wire WB_CLK_CANDTL_14_3_0;
  wire WB_CLK_CANDTL_16_3_0;
  wire WB_CLK_CANDTL_13_3_0;
  wire WB_CLK_CANDTL_15_3_0;
  wire WB_CLK_CANDTL_8_3_0;
  wire WB_CLK_QMUX_TR3_0;
  wire WB_CLK_QMUX_BR3_0;
  wire I2S_CLK_i_int_GMUX_2_0;
  wire bitclk_master_gclk_CANDTL_2_2_0;
  wire bitclk_master_gclk_CANDTL_1_2_0;
  wire bitclk_master_gclk_CANDTL_3_2_0;
  wire bitclk_master_gclk_CANDTL_5_2_0;
  wire bitclk_master_gclk_CANDTL_4_2_0;
  wire bitclk_master_gclk_CANDTL_6_2_0;
  wire bitclk_master_gclk_CANDTL_7_2_0;
  wire bitclk_master_gclk_CANDTL_8_2_0;
  wire bitclk_master_gclk_CANDTL_9_2_0;
  wire bitclk_master_gclk_CANDTL_10_2_0;
  wire bitclk_master_gclk_CANDTL_11_2_0;
  wire bitclk_master_gclk_CANDTL_13_2_0;
  wire bitclk_master_gclk_CANDTL_12_2_0;
  wire bitclk_master_gclk_CANDTL_14_2_0;
  wire bitclk_master_gclk_CANDTL_15_2_0;
  wire bitclk_master_gclk_CANDTL_16_2_0;
  wire bitclk_master_gclk_QMUX_TR2_0_CANDTR_17_2_0;
  wire bitclk_master_gclk_QMUX_TR2_0_CANDTR_18_2_0;
  wire bitclk_master_gclk_QMUX_TR2_0_CANDTR_22_2_0;
  wire bitclk_master_gclk_QMUX_TR2_0_CANDTR_23_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_29_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_30_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_24_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_26_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_25_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_19_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_20_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_21_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_22_2_0;
  wire bitclk_master_gclk_QMUX_BR2_0_CANDBR_23_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_14_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_13_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_12_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_11_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_10_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_7_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_6_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_3_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_2_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_1_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_5_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_4_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_9_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0_CANDBL_8_2_0;
  wire bitclk_master_gclk_QMUX_BL2_0;
  wire bitclk_master_gclk_QMUX_BR2_0;
  wire bitclk_master_gclk_QMUX_TR2_0;
  wire dbg_bitclks_GMUX_1_0;
  wire bitclk_local_CANDTL_1_1_0;
  wire bitclk_local_CANDTL_2_1_0;
  wire bitclk_local_CANDTL_3_1_0;
  wire bitclk_local_CANDTL_4_1_0;
  wire bitclk_local_CANDTL_5_1_0;
  wire bitclk_local_CANDTL_6_1_0;
  wire bitclk_local_CANDTL_8_1_0;
  wire bitclk_local_CANDTL_7_1_0;
  wire bitclk_local_CANDTL_9_1_0;
  wire bitclk_local_CANDTL_12_1_0;
  wire bitclk_local_CANDTL_13_1_0;
  wire bitclk_local_CANDTL_14_1_0;
  wire bitclk_local_CANDTL_15_1_0;
  wire bitclk_local_CANDTL_16_1_0;
  wire bitclk_local_CANDTL_10_1_0;
  wire bitclk_local_CANDTL_11_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_9_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_16_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_15_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_14_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_13_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_8_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_7_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_6_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_3_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_4_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_2_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_5_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_11_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_10_1_0;
  wire bitclk_local_QMUX_BL1_0_CANDBL_12_1_0;
  wire bitclk_local_QMUX_TR1_0_CANDTR_17_1_0;
  wire bitclk_local_QMUX_TR1_0_CANDTR_18_1_0;
  wire bitclk_local_QMUX_TR1_0_CANDTR_19_1_0;
  wire bitclk_local_QMUX_BR1_0_CANDBR_22_1_0;
  wire bitclk_local_QMUX_BR1_0_CANDBR_18_1_0;
  wire bitclk_local_QMUX_BR1_0_CANDBR_21_1_0;
  wire bitclk_local_QMUX_BR1_0_CANDBR_19_1_0;
  wire bitclk_local_QMUX_BR1_0_CANDBR_20_1_0;
  wire bitclk_local_QMUX_BR1_0_CANDBR_17_1_0;
  wire bitclk_local_QMUX_BR1_0;
  wire bitclk_local_QMUX_TR1_0;
  wire bitclk_local_QMUX_BL1_0;
  wire nx304_GMUX_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_29_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_30_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_24_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_23_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_28_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0;
  wire WB_RST_FPGA_QMUX_BR0_0_CANDBR_26_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_29_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_30_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_20_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0;
  wire WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0;
  wire WB_RST_FPGA_CANDTL_1_0_0;
  wire WB_RST_FPGA_CANDTL_2_0_0;
  wire WB_RST_FPGA_CANDTL_3_0_0;
  wire WB_RST_FPGA_CANDTL_4_0_0;
  wire WB_RST_FPGA_CANDTL_5_0_0;
  wire WB_RST_FPGA_CANDTL_6_0_0;
  wire WB_RST_FPGA_CANDTL_8_0_0;
  wire WB_RST_FPGA_CANDTL_7_0_0;
  wire WB_RST_FPGA_CANDTL_9_0_0;
  wire WB_RST_FPGA_CANDTL_12_0_0;
  wire WB_RST_FPGA_CANDTL_13_0_0;
  wire WB_RST_FPGA_CANDTL_14_0_0;
  wire WB_RST_FPGA_CANDTL_15_0_0;
  wire WB_RST_FPGA_CANDTL_16_0_0;
  wire WB_RST_FPGA_CANDTL_10_0_0;
  wire WB_RST_FPGA_CANDTL_11_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_14_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_1_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_3_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_8_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0;
  wire WB_RST_FPGA_QMUX_BL0_0;
  wire WB_RST_FPGA_QMUX_TR0_0;
  wire WB_RST_FPGA_QMUX_BR0_0;
  wire NET_LR230;
  wire NET_LR229;
  wire NET_LR228;
  wire NET_LR227;
  wire NET_LR226;
  wire NET_LR225;
  wire NET_LR224;
  wire NET_LR223;
  wire NET_LR222;
  wire NET_LR221;
  wire NET_LR220;
  wire NET_LR219;
  wire NET_LR218;
  wire NET_LR217;
  wire NET_LR216;
  wire NET_LR215;
  wire NET_LR214;
  wire NET_LR213;
  wire NET_LR212;
  wire NET_LR211;
  wire NET_LR210;
  wire NET_LR209;
  wire NET_LR208;
  wire NET_LR207;
  wire NET_LR206;
  wire NET_LR205;
  wire NET_LR204;
  wire NET_LR203;
  wire NET_LR202;
  wire NET_LR201;
  wire NET_LR200;
  wire NET_LR199;
  wire NET_LR198;
  wire NET_LR197;
  wire NET_LR196;
  wire NET_LR195;
  wire NET_LR194;
  wire NET_LR193;
  wire NET_LR192;
  wire NET_LR191;
  wire NET_LR190;
  wire NET_LR189;
  wire NET_LR188;
  wire NET_LR187;
  wire NET_LR186;
  wire NET_LR185;
  wire NET_LR184;
  wire NET_LR183;
  wire NET_LR182;
  wire NET_LR181;
  wire NET_LR180;
  wire NET_LR179;
  wire NET_LR178;
  wire NET_LR177;
  wire NET_LR176;
  wire NET_LR175;
  wire NET_LR174;
  wire NET_LR173;
  wire NET_LR172;
  wire NET_LR171;
  wire NET_LR170;
  wire NET_LR169;
  wire NET_LR168;
  wire NET_LR167;
  wire NET_LR166;
  wire NET_LR165;
  wire NET_LR164;
  wire NET_LR163;
  wire NET_LR162;
  wire NET_LR161;
  wire NET_LR160;
  wire NET_LR159;
  wire \NET_LR158-INV ;
  wire NET_LR157;
  wire \NET_LR156-INV ;
  wire NET_LR155;
  wire NET_LR154;
  wire \NET_LR153-INV ;
  wire NET_LR152;
  wire NET_LR151;
  wire NET_LR150;
  wire NET_LR149;
  wire NET_LR148;
  wire NET_LR147;
  wire NET_LR146;
  wire NET_LR145;
  wire NET_LR144;
  wire NET_LR143;
  wire NET_LR142;
  wire NET_LR141;
  wire NET_LR140;
  wire NET_LR139;
  wire NET_LR138;
  wire NET_LR137;
  wire NET_LR136;
  wire NET_LR135;
  wire NET_LR134;
  wire NET_LR133;
  wire NET_LR132;
  wire NET_LR131;
  wire NET_LR130;
  wire NET_LR129;
  wire NET_LR128;
  wire NET_LR127;
  wire NET_LR126;
  wire NET_LR125;
  wire NET_LR124;
  wire NET_LR123;
  wire NET_LR122;
  wire NET_LR121;
  wire NET_LR120;
  wire NET_LR119;
  wire NET_LR118;
  wire NET_LR117;
  wire NET_LR116;
  wire NET_LR115;
  wire NET_LR114;
  wire NET_LR113;
  wire NET_LR112;
  wire NET_LR111;
  wire NET_LR110;
  wire NET_LR109;
  wire NET_LR108;
  wire NET_LR107;
  wire NET_LR106;
  wire NET_LR105;
  wire NET_LR104;
  wire NET_LR103;
  wire NET_LR102;
  wire NET_LR101;
  wire NET_LR100;
  wire NET_LR99;
  wire NET_LR98;
  wire NET_LR97;
  wire NET_LR96;
  wire NET_LR95;
  wire NET_LR94;
  wire NET_LR93;
  wire NET_LR92;
  wire NET_LR91;
  wire NET_LR90;
  wire NET_LR89;
  wire NET_LR88;
  wire NET_LR87;
  wire NET_LR86;
  wire NET_LR85;
  wire NET_LR84;
  wire NET_LR83;
  wire NET_LR82;
  wire NET_LR81;
  wire NET_LR80;
  wire NET_LR79;
  wire NET_LR78;
  wire NET_LR77;
  wire NET_LR76;
  wire NET_LR75;
  wire NET_LR74;
  wire NET_LR73;
  wire NET_LR72;
  wire NET_LR71;
  wire NET_LR70;
  wire NET_LR69;
  wire NET_LR68;
  wire NET_LR67;
  wire NET_LR65;
  wire NET_LR64;
  wire NET_LR63;
  wire NET_LR62;
  wire NET_LR61;
  wire NET_LR60;
  wire NET_LR58;
  wire NET_LR57;
  wire NET_LR56;
  wire NET_LR55;
  wire NET_LR54;
  wire NET_LR53;
  wire NET_LR52;
  wire NET_LR51;
  wire NET_LR50;
  wire NET_LR49;
  wire NET_LR48;
  wire NET_LR46;
  wire NET_LR45;
  wire NET_LR44;
  wire NET_LR43;
  wire NET_LR42;
  wire NET_LR41;
  wire NET_LR40;
  wire NET_LR38;
  wire NET_LR37;
  wire NET_LR36;
  wire NET_LR35;
  wire NET_LR34;
  wire NET_LR33;
  wire NET_LR32;
  wire NET_LR31;
  wire NET_LR30;
  wire NET_LR29;
  wire NET_LR27;
  wire NET_LR26;
  wire NET_LR25;
  wire NET_LR24;
  wire NET_LR23;
  wire NET_LR22;
  wire NET_LR21;
  wire NET_LR20;
  wire NET_LR18;
  wire NET_LR17;
  wire NET_LR16;
  wire NET_LR15;
  wire NET_LR14;
  wire NET_LR13;
  wire NET_LR12;
  wire NET_LR11;
  wire NET_LR2;
  wire NET_LR1;
  wire NET_LR0;
  wire \FB_msg_out[2]_InterfaceIn ;
  wire \FB_msg_out[1]_InterfaceIn ;
  wire \FB_msg_out[0]_InterfaceIn ;
  wire \SDMA_Req[0]_InterfaceIn ;
  wire WB_CLK_InterfaceIn;
  wire WBs_ACK_InterfaceIn;
  wire \WBs_RD_DAT[31]_InterfaceIn ;
  wire \WBs_RD_DAT[30]_InterfaceIn ;
  wire \WBs_RD_DAT[29]_InterfaceIn ;
  wire \WBs_RD_DAT[28]_InterfaceIn ;
  wire \WBs_RD_DAT[27]_InterfaceIn ;
  wire \WBs_RD_DAT[26]_InterfaceIn ;
  wire \WBs_RD_DAT[25]_InterfaceIn ;
  wire \WBs_RD_DAT[24]_InterfaceIn ;
  wire \WBs_RD_DAT[23]_InterfaceIn ;
  wire \WBs_RD_DAT[22]_InterfaceIn ;
  wire \WBs_RD_DAT[21]_InterfaceIn ;
  wire \WBs_RD_DAT[20]_InterfaceIn ;
  wire \WBs_RD_DAT[19]_InterfaceIn ;
  wire \WBs_RD_DAT[18]_InterfaceIn ;
  wire \WBs_RD_DAT[17]_InterfaceIn ;
  wire \WBs_RD_DAT[16]_InterfaceIn ;
  wire \WBs_RD_DAT[15]_InterfaceIn ;
  wire \WBs_RD_DAT[14]_InterfaceIn ;
  wire \WBs_RD_DAT[13]_InterfaceIn ;
  wire \WBs_RD_DAT[12]_InterfaceIn ;
  wire \WBs_RD_DAT[11]_InterfaceIn ;
  wire \WBs_RD_DAT[10]_InterfaceIn ;
  wire \WBs_RD_DAT[9]_InterfaceIn ;
  wire \WBs_RD_DAT[8]_InterfaceIn ;
  wire \WBs_RD_DAT[7]_InterfaceIn ;
  wire \WBs_RD_DAT[6]_InterfaceIn ;
  wire \WBs_RD_DAT[5]_InterfaceIn ;
  wire \WBs_RD_DAT[4]_InterfaceIn ;
  wire \WBs_RD_DAT[3]_InterfaceIn ;
  wire \WBs_RD_DAT[2]_InterfaceIn ;
  wire \WBs_RD_DAT[1]_InterfaceIn ;
  wire \WBs_RD_DAT[0]_InterfaceIn ;
  wire \SDMA_Active[0]_InterfaceOut ;
  wire Sys_Clk0_InterfaceOut;
  wire Sys_Clk0_Rst_InterfaceOut;
  wire Sys_Clk1_InterfaceOut;
  wire WB_RST_InterfaceOut;
  wire \WBs_ADR[16]_InterfaceOut ;
  wire \WBs_ADR[15]_InterfaceOut ;
  wire \WBs_ADR[14]_InterfaceOut ;
  wire \WBs_ADR[13]_InterfaceOut ;
  wire \WBs_ADR[12]_InterfaceOut ;
  wire \WBs_ADR[11]_InterfaceOut ;
  wire \WBs_ADR[10]_InterfaceOut ;
  wire \WBs_ADR[9]_InterfaceOut ;
  wire \WBs_ADR[8]_InterfaceOut ;
  wire \WBs_ADR[7]_InterfaceOut ;
  wire \WBs_ADR[6]_InterfaceOut ;
  wire \WBs_ADR[5]_InterfaceOut ;
  wire \WBs_ADR[4]_InterfaceOut ;
  wire \WBs_ADR[3]_InterfaceOut ;
  wire \WBs_ADR[2]_InterfaceOut ;
  wire \WBs_BYTE_STB[3]_InterfaceOut ;
  wire \WBs_BYTE_STB[2]_InterfaceOut ;
  wire \WBs_BYTE_STB[1]_InterfaceOut ;
  wire \WBs_BYTE_STB[0]_InterfaceOut ;
  wire WBs_CYC_InterfaceOut;
  wire WBs_STB_InterfaceOut;
  wire WBs_WE_InterfaceOut;
  wire \WBs_WR_DAT[31]_InterfaceOut ;
  wire \WBs_WR_DAT[30]_InterfaceOut ;
  wire \WBs_WR_DAT[29]_InterfaceOut ;
  wire \WBs_WR_DAT[28]_InterfaceOut ;
  wire \WBs_WR_DAT[27]_InterfaceOut ;
  wire \WBs_WR_DAT[26]_InterfaceOut ;
  wire \WBs_WR_DAT[25]_InterfaceOut ;
  wire \WBs_WR_DAT[24]_InterfaceOut ;
  wire \WBs_WR_DAT[23]_InterfaceOut ;
  wire \WBs_WR_DAT[22]_InterfaceOut ;
  wire \WBs_WR_DAT[21]_InterfaceOut ;
  wire \WBs_WR_DAT[20]_InterfaceOut ;
  wire \WBs_WR_DAT[19]_InterfaceOut ;
  wire \WBs_WR_DAT[18]_InterfaceOut ;
  wire \WBs_WR_DAT[17]_InterfaceOut ;
  wire \WBs_WR_DAT[16]_InterfaceOut ;
  wire \WBs_WR_DAT[15]_InterfaceOut ;
  wire \WBs_WR_DAT[14]_InterfaceOut ;
  wire \WBs_WR_DAT[13]_InterfaceOut ;
  wire \WBs_WR_DAT[12]_InterfaceOut ;
  wire \WBs_WR_DAT[11]_InterfaceOut ;
  wire \WBs_WR_DAT[10]_InterfaceOut ;
  wire \WBs_WR_DAT[9]_InterfaceOut ;
  wire \WBs_WR_DAT[8]_InterfaceOut ;
  wire \WBs_WR_DAT[7]_InterfaceOut ;
  wire \WBs_WR_DAT[6]_InterfaceOut ;
  wire \WBs_WR_DAT[5]_InterfaceOut ;
  wire \WBs_WR_DAT[4]_InterfaceOut ;
  wire \WBs_WR_DAT[3]_InterfaceOut ;
  wire \WBs_WR_DAT[2]_InterfaceOut ;
  wire \WBs_WR_DAT[1]_InterfaceOut ;
  wire \WBs_WR_DAT[0]_InterfaceOut ;
  wire nx304;
  wire nx294;
  wire I2S_DIN_i_int;
  wire I2S_WS_CLK_i_int;
  wire I2S_CLK_i_int;
  wire bitclk_master_gclk;
  wire SDMA_Active_deci_filter;
  wire SDMA_Req_deci_filter;
  wire I2S_Con_Intr;
  wire I2S_Dis_Intr;
  wire Deci_Filter_Intr_o;
  wire dbg_bitclks;
  wire dbg_int_slowdown;
  wire dbg_int_speedup;
  wire bitclk_local;
  wire WB_RST_FPGA;
  wire WB_RST;
  wire WBs_ACK;
  wire \WBs_WR_DAT[0] ;
  wire \WBs_WR_DAT[1] ;
  wire \WBs_WR_DAT[2] ;
  wire \WBs_WR_DAT[3] ;
  wire \WBs_WR_DAT[4] ;
  wire \WBs_WR_DAT[5] ;
  wire \WBs_WR_DAT[6] ;
  wire \WBs_WR_DAT[7] ;
  wire \WBs_WR_DAT[8] ;
  wire \WBs_WR_DAT[9] ;
  wire \WBs_WR_DAT[10] ;
  wire \WBs_WR_DAT[11] ;
  wire \WBs_WR_DAT[12] ;
  wire \WBs_WR_DAT[13] ;
  wire \WBs_WR_DAT[14] ;
  wire \WBs_WR_DAT[15] ;
  wire \WBs_WR_DAT[16] ;
  wire \WBs_WR_DAT[17] ;
  wire \WBs_WR_DAT[18] ;
  wire \WBs_WR_DAT[19] ;
  wire \WBs_WR_DAT[20] ;
  wire \WBs_WR_DAT[21] ;
  wire \WBs_WR_DAT[22] ;
  wire \WBs_WR_DAT[23] ;
  wire \WBs_WR_DAT[24] ;
  wire \WBs_WR_DAT[25] ;
  wire \WBs_WR_DAT[26] ;
  wire \WBs_WR_DAT[27] ;
  wire \WBs_WR_DAT[28] ;
  wire \WBs_WR_DAT[29] ;
  wire \WBs_WR_DAT[30] ;
  wire \WBs_WR_DAT[31] ;
  wire \WBs_RD_DAT[0] ;
  wire \WBs_RD_DAT[1] ;
  wire \WBs_RD_DAT[2] ;
  wire \WBs_RD_DAT[3] ;
  wire \WBs_RD_DAT[4] ;
  wire \WBs_RD_DAT[5] ;
  wire \WBs_RD_DAT[6] ;
  wire \WBs_RD_DAT[7] ;
  wire \WBs_RD_DAT[8] ;
  wire \WBs_RD_DAT[9] ;
  wire \WBs_RD_DAT[10] ;
  wire \WBs_RD_DAT[11] ;
  wire \WBs_RD_DAT[12] ;
  wire \WBs_RD_DAT[13] ;
  wire \WBs_RD_DAT[14] ;
  wire \WBs_RD_DAT[15] ;
  wire \WBs_RD_DAT[16] ;
  wire \WBs_RD_DAT[17] ;
  wire \WBs_RD_DAT[18] ;
  wire \WBs_RD_DAT[19] ;
  wire \WBs_RD_DAT[20] ;
  wire \WBs_RD_DAT[21] ;
  wire \WBs_RD_DAT[22] ;
  wire \WBs_RD_DAT[23] ;
  wire \WBs_RD_DAT[24] ;
  wire \WBs_RD_DAT[25] ;
  wire \WBs_RD_DAT[26] ;
  wire \WBs_RD_DAT[27] ;
  wire \WBs_RD_DAT[28] ;
  wire \WBs_RD_DAT[29] ;
  wire \WBs_RD_DAT[30] ;
  wire \WBs_RD_DAT[31] ;
  wire WBs_STB;
  wire WBs_WE;
  wire \WBs_BYTE_STB[0] ;
  wire \WBs_BYTE_STB[1] ;
  wire \WBs_BYTE_STB[2] ;
  wire \WBs_BYTE_STB[3] ;
  wire WBs_CYC;
  wire \WBs_ADR[2] ;
  wire \WBs_ADR[3] ;
  wire \WBs_ADR[4] ;
  wire \WBs_ADR[5] ;
  wire \WBs_ADR[6] ;
  wire \WBs_ADR[7] ;
  wire \WBs_ADR[8] ;
  wire \WBs_ADR[9] ;
  wire \WBs_ADR[10] ;
  wire \WBs_ADR[11] ;
  wire \WBs_ADR[12] ;
  wire \WBs_ADR[13] ;
  wire \WBs_ADR[14] ;
  wire \WBs_ADR[15] ;
  wire \WBs_ADR[16] ;
  wire Sys_Clk0_Rst;
  wire Sys_Clk0;
  wire WB_CLK;
  wire \u_AL4S3B_FPGA_IP.nx9304z1 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z1 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z2 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z4 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z5 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z6 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z7 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z8 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z9 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z5-INV ;
  wire \u_AL4S3B_FPGA_IP.nx23968z5 ;
  wire \u_AL4S3B_FPGA_IP.nx64784z8 ;
  wire \u_AL4S3B_FPGA_IP.nx23968z4 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z7 ;
  wire \u_AL4S3B_FPGA_IP.nx15822z2 ;
  wire \u_AL4S3B_FPGA_IP.nx15822z1 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z61 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z62 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z63 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z64 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z65 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z66 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z67 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z68 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z69 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z70 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z71 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z72 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z73 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z74 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z75 ;
  wire \u_AL4S3B_FPGA_IP.nx23866z76 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z7 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z20 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z8 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z4 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z22 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z21 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z19 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z18 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z10 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z3 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z2 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z15 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z13 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z12 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z17 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z11 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z1 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z23 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z24 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z25 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z26 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z27 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z28 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z29 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z30 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z31 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z32 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z33 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z34 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z35 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z36 ;
  wire \u_AL4S3B_FPGA_IP.nx13628z37 ;
  wire \u_AL4S3B_FPGA_IP.nx1671z45 ;
  wire \u_AL4S3B_FPGA_IP.nx1671z61 ;
  wire \u_AL4S3B_FPGA_IP.nx54786z5 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z4 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z3 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z6 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z5 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z10 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z12 ;
  wire \u_AL4S3B_FPGA_IP.nx54786z4 ;
  wire \u_AL4S3B_FPGA_IP.nx65217z4 ;
  wire \u_AL4S3B_FPGA_IP.nx54786z3 ;
  wire \u_AL4S3B_FPGA_IP.nx54786z2 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z14 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z15 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z16 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z17 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z18 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z19 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z20 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z21 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z22 ;
  wire \u_AL4S3B_FPGA_IP.nx60901z5 ;
  wire \u_AL4S3B_FPGA_IP.nx60901z6 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z9 ;
  wire \u_AL4S3B_FPGA_IP.nx60901z4 ;
  wire \u_AL4S3B_FPGA_IP.nx65100z46 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z18 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z16 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z14 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z13 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z12 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z17 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z21 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z10 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z8 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z7 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z6 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z20 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z5 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z4 ;
  wire \u_AL4S3B_FPGA_IP.nx2057z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64784z7 ;
  wire \u_AL4S3B_FPGA_IP.nx23968z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64784z6 ;
  wire \u_AL4S3B_FPGA_IP.nx64784z5 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z8-INV ;
  wire \u_AL4S3B_FPGA_IP.nx64784z4 ;
  wire \u_AL4S3B_FPGA_IP.nx64784z9 ;
  wire \u_AL4S3B_FPGA_IP.nx64784z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64784z10 ;
  wire \u_AL4S3B_FPGA_IP.nx47686z2 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z14 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z13 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z80 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z15 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z17 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z12 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z76 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z19 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z21 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z11 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z72 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z23 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z25 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z10 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z68 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z27 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z64 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z38 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z34 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z35 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z36 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z31 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z32 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z29 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z9 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z48 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z8 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z58 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z42 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z33 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z7 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z39 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z57 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z37 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z43 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z6 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z41 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z51 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z50 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z47 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z46 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z45 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z54 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z53 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z52 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z5 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z61 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z62 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z60 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z63 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z59 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z66 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z65 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z4 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z70 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z69 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z74 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z73 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z3 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z75 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z78 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z77 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z79 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z2 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z91 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z92 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z90 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z87 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z88 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z86 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z85 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z84 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z83 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z93 ;
  wire \u_AL4S3B_FPGA_IP.nx45692z1 ;
  wire \u_AL4S3B_FPGA_IP.nx12607z3 ;
  wire \u_AL4S3B_FPGA_IP.nx40468z2 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z95 ;
  wire \u_AL4S3B_FPGA_IP.nx42317z94 ;
  wire \u_AL4S3B_FPGA_IP.nx12607z2 ;
  wire \u_AL4S3B_FPGA_IP.nx6560z2 ;
  wire \u_AL4S3B_FPGA_IP.nx20535z2 ;
  wire \u_AL4S3B_FPGA_IP.nx27268z3 ;
  wire \u_AL4S3B_FPGA_IP.nx3054z6 ;
  wire \u_AL4S3B_FPGA_IP.nx3054z7 ;
  wire \u_AL4S3B_FPGA_IP.nx3054z8 ;
  wire \u_AL4S3B_FPGA_IP.nx3054z9 ;
  wire \u_AL4S3B_FPGA_IP.nx3054z5 ;
  wire \u_AL4S3B_FPGA_IP.nx3054z4 ;
  wire \u_AL4S3B_FPGA_IP.nx53771z2-INV ;
  wire \u_AL4S3B_FPGA_IP.nx3054z3 ;
  wire \u_AL4S3B_FPGA_IP.nx3054z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38782z1 ;
  wire \u_AL4S3B_FPGA_IP.nx36545z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34551z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34551z2 ;
  wire \u_AL4S3B_FPGA_IP.nx1407z2 ;
  wire \u_AL4S3B_FPGA_IP.nx2404z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61921z4-INV ;
  wire \u_AL4S3B_FPGA_IP.nx23677z22-INV ;
  wire \u_AL4S3B_FPGA_IP.nx50913z5 ;
  wire \u_AL4S3B_FPGA_IP.nx50913z6-INV ;
  wire \u_AL4S3B_FPGA_IP.nx50913z4 ;
  wire \u_AL4S3B_FPGA_IP.nx49916z4 ;
  wire \u_AL4S3B_FPGA_IP.nx51910z4-INV ;
  wire \u_AL4S3B_FPGA_IP.nx23677z7 ;
  wire \u_AL4S3B_FPGA_IP.nx51910z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z21 ;
  wire \u_AL4S3B_FPGA_IP.nx50913z7-INV ;
  wire \u_AL4S3B_FPGA_IP.nx50913z3 ;
  wire \u_AL4S3B_FPGA_IP.nx48919z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z18 ;
  wire \u_AL4S3B_FPGA_IP.nx49916z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z6 ;
  wire \u_AL4S3B_FPGA_IP.nx47922z4 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z19 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z8 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z17 ;
  wire \u_AL4S3B_FPGA_IP.nx44931z3 ;
  wire \u_AL4S3B_FPGA_IP.nx45928z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z12 ;
  wire \u_AL4S3B_FPGA_IP.nx46925z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z13 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z14 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z11 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z10 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z20 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z16 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z15 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z5 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z9 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z4 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23677z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56555z3-INV ;
  wire \u_AL4S3B_FPGA_IP.nx56555z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61921z3 ;
  wire \u_AL4S3B_FPGA_IP.nx5358z2 ;
  wire \u_AL4S3B_FPGA_IP.nx13391z6 ;
  wire \u_AL4S3B_FPGA_IP.nx13391z3 ;
  wire \u_AL4S3B_FPGA_IP.nx55435z2 ;
  wire \u_AL4S3B_FPGA_IP.nx42937z3 ;
  wire \u_AL4S3B_FPGA_IP.nx15387z2 ;
  wire \u_AL4S3B_FPGA_IP.nx13391z2 ;
  wire \u_AL4S3B_FPGA_IP.nx9663z1 ;
  wire \u_AL4S3B_FPGA_IP.nx21116z2 ;
  wire \u_AL4S3B_FPGA_IP.nx60901z3 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z6 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z2 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z4 ;
  wire \u_AL4S3B_FPGA_IP.nx39399z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39399z3 ;
  wire \u_AL4S3B_FPGA_IP.nx63895z4 ;
  wire \u_AL4S3B_FPGA_IP.nx2582z2 ;
  wire \u_AL4S3B_FPGA_IP.nx3446z5 ;
  wire \u_AL4S3B_FPGA_IP.nx3446z7 ;
  wire \u_AL4S3B_FPGA_IP.nx32878z3-INV ;
  wire \u_AL4S3B_FPGA_IP.nx3446z6 ;
  wire \u_AL4S3B_FPGA_IP.nx32878z1 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z8 ;
  wire \u_AL4S3B_FPGA_IP.nx34760z2 ;
  wire \u_AL4S3B_FPGA_IP.nx34760z3 ;
  wire \u_AL4S3B_FPGA_IP.nx55194z3 ;
  wire \u_AL4S3B_FPGA_IP.nx55194z2 ;
  wire \u_AL4S3B_FPGA_IP.nx6374z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19199z4 ;
  wire \u_AL4S3B_FPGA_IP.nx35548z4 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z9 ;
  wire \u_AL4S3B_FPGA_IP.nx64519z5 ;
  wire \u_AL4S3B_FPGA_IP.nx21116z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64519z4 ;
  wire \u_AL4S3B_FPGA_IP.nx55562z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64519z3 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z26 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z21 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z22 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z23 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z24 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z18 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z28 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z29 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z27 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z17 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z16 ;
  wire \u_AL4S3B_FPGA_IP.nx30115z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z6 ;
  wire \u_AL4S3B_FPGA_IP.nx32109z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z5 ;
  wire \u_AL4S3B_FPGA_IP.nx34103z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z4 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z7 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z15 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z11 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z12 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z13 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z14 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z3 ;
  wire \u_AL4S3B_FPGA_IP.nx19038z2 ;
  wire \u_AL4S3B_FPGA_IP.nx48683z2 ;
  wire \u_AL4S3B_FPGA_IP.nx20035z4 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z27 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z28-INV ;
  wire \u_AL4S3B_FPGA_IP.nx5677z2 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z26 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z7 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z8 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z3 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z11 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z9 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z2 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z25 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z16 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z22 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z24 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z9 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z21 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z17 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z15 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z14 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z20 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z19 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z18 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z13 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z1 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z11 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z24 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z7 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z23 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z8 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z27 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z26 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z25 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z12 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z10 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z8 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z2 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z3 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z2 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z5 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z6 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z4 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z7 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z1 ;
  wire \u_AL4S3B_FPGA_IP.nx65217z3 ;
  wire \u_AL4S3B_FPGA_IP.nx65217z2 ;
  wire \u_AL4S3B_FPGA_IP.nx65217z5 ;
  wire \u_AL4S3B_FPGA_IP.nx65217z6 ;
  wire \u_AL4S3B_FPGA_IP.nx65217z1 ;
  wire \u_AL4S3B_FPGA_IP.nx64220z6 ;
  wire \u_AL4S3B_FPGA_IP.nx64220z7 ;
  wire \u_AL4S3B_FPGA_IP.nx65217z7 ;
  wire \u_AL4S3B_FPGA_IP.nx64220z2 ;
  wire \u_AL4S3B_FPGA_IP.nx64220z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64220z4 ;
  wire \u_AL4S3B_FPGA_IP.nx64220z1 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64220z5 ;
  wire \u_AL4S3B_FPGA_IP.nx63223z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63223z3 ;
  wire \u_AL4S3B_FPGA_IP.nx63223z4 ;
  wire \u_AL4S3B_FPGA_IP.nx63223z1 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z3 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z10 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z9 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z8 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z4 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z2 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z11 ;
  wire \u_AL4S3B_FPGA_IP.nx47269z5 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z6 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z7 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z5 ;
  wire \u_AL4S3B_FPGA_IP.nx62226z1 ;
  wire \u_AL4S3B_FPGA_IP.nx61229z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61229z3 ;
  wire \u_AL4S3B_FPGA_IP.nx61229z4 ;
  wire \u_AL4S3B_FPGA_IP.nx61229z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z11 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z10 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z12 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z13 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z7-INV ;
  wire \u_AL4S3B_FPGA_IP.nx60232z6 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z5 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z8 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z14 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z3 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z4 ;
  wire \u_AL4S3B_FPGA_IP.nx60232z9 ;
  wire \u_AL4S3B_FPGA_IP.nx59235z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59235z6 ;
  wire \u_AL4S3B_FPGA_IP.nx59235z4 ;
  wire \u_AL4S3B_FPGA_IP.nx59235z5 ;
  wire \u_AL4S3B_FPGA_IP.nx59235z3 ;
  wire \u_AL4S3B_FPGA_IP.nx59235z1 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z10 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z9 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z11 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z8 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z6 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z5 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z3 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z4 ;
  wire \u_AL4S3B_FPGA_IP.nx58238z1 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z9 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z8 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z7 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z5 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z4 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z6 ;
  wire \u_AL4S3B_FPGA_IP.nx57241z1 ;
  wire \u_AL4S3B_FPGA_IP.nx56244z1 ;
  wire \u_AL4S3B_FPGA_IP.nx56244z5 ;
  wire \u_AL4S3B_FPGA_IP.nx56244z3 ;
  wire \u_AL4S3B_FPGA_IP.nx56244z4 ;
  wire \u_AL4S3B_FPGA_IP.nx56244z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56244z6 ;
  wire \u_AL4S3B_FPGA_IP.nx54248z2 ;
  wire \u_AL4S3B_FPGA_IP.nx54248z6 ;
  wire \u_AL4S3B_FPGA_IP.nx54248z4 ;
  wire \u_AL4S3B_FPGA_IP.nx54248z5 ;
  wire \u_AL4S3B_FPGA_IP.nx54248z3 ;
  wire \u_AL4S3B_FPGA_IP.nx54248z1 ;
  wire \u_AL4S3B_FPGA_IP.nx53251z2 ;
  wire \u_AL4S3B_FPGA_IP.nx53251z6 ;
  wire \u_AL4S3B_FPGA_IP.nx53251z4 ;
  wire \u_AL4S3B_FPGA_IP.nx53251z5 ;
  wire \u_AL4S3B_FPGA_IP.nx53251z3 ;
  wire \u_AL4S3B_FPGA_IP.nx53251z1 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z4 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z3 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z2 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z1 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z13 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z11 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z14 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z12 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z10 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z8 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z9 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z6 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z7 ;
  wire \u_AL4S3B_FPGA_IP.nx52254z5 ;
  wire \u_AL4S3B_FPGA_IP.nx51257z3-INV ;
  wire \u_AL4S3B_FPGA_IP.nx51257z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51257z5 ;
  wire \u_AL4S3B_FPGA_IP.nx51257z6 ;
  wire \u_AL4S3B_FPGA_IP.nx51257z1 ;
  wire \u_AL4S3B_FPGA_IP.nx51257z4 ;
  wire \u_AL4S3B_FPGA_IP.nx51257z7 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z9 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z2 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z1 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z6 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z7 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z5 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z4 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z7 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z4 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z2 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z1 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z6 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z5 ;
  wire \u_AL4S3B_FPGA_IP.nx49263z3 ;
  wire \u_AL4S3B_FPGA_IP.nx48266z3 ;
  wire \u_AL4S3B_FPGA_IP.nx48266z2 ;
  wire \u_AL4S3B_FPGA_IP.nx48266z5 ;
  wire \u_AL4S3B_FPGA_IP.nx48266z1 ;
  wire \u_AL4S3B_FPGA_IP.nx48266z4 ;
  wire \u_AL4S3B_FPGA_IP.nx47269z2 ;
  wire \u_AL4S3B_FPGA_IP.nx47269z1 ;
  wire \u_AL4S3B_FPGA_IP.nx47269z4 ;
  wire \u_AL4S3B_FPGA_IP.nx47269z3 ;
  wire \u_AL4S3B_FPGA_IP.nx47269z7 ;
  wire \u_AL4S3B_FPGA_IP.nx47269z6 ;
  wire \u_AL4S3B_FPGA_IP.nx47269z8 ;
  wire \u_AL4S3B_FPGA_IP.nx46272z3 ;
  wire \u_AL4S3B_FPGA_IP.nx46272z2 ;
  wire \u_AL4S3B_FPGA_IP.nx46272z5 ;
  wire \u_AL4S3B_FPGA_IP.nx46272z1 ;
  wire \u_AL4S3B_FPGA_IP.nx46272z4 ;
  wire \u_AL4S3B_FPGA_IP.nx45275z7 ;
  wire \u_AL4S3B_FPGA_IP.nx45275z4 ;
  wire \u_AL4S3B_FPGA_IP.nx45275z2 ;
  wire \u_AL4S3B_FPGA_IP.nx45275z1 ;
  wire \u_AL4S3B_FPGA_IP.nx45275z6 ;
  wire \u_AL4S3B_FPGA_IP.nx45275z5 ;
  wire \u_AL4S3B_FPGA_IP.nx45275z3 ;
  wire \u_AL4S3B_FPGA_IP.nx26091z3 ;
  wire \u_AL4S3B_FPGA_IP.nx26091z2 ;
  wire \u_AL4S3B_FPGA_IP.nx26091z5 ;
  wire \u_AL4S3B_FPGA_IP.nx26091z1 ;
  wire \u_AL4S3B_FPGA_IP.nx26091z4 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z9 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z10 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z6 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z5 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z4 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z3 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z7 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z8 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z1 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z3 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z5 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z4 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z6 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z1 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z7 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z6 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z7 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z5 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z4 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z11 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z10 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z2 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z9 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z1 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z8 ;
  wire \u_AL4S3B_FPGA_IP.nx23100z3 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z11 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z7 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z6 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z4 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z3 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z2 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z5 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z1 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z10 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z6 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z7 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z5 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z4 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z11 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z10 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z2 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z9 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z1 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z8 ;
  wire \u_AL4S3B_FPGA_IP.nx21106z3 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z9 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z10 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z12 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z13 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z8 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z7 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z2 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z4 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z3 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z5 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z6 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z1 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z3 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z5 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z4 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z1 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z8 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z7 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z9 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z10 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z24 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z8 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z7 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z23 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z4 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z5 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z3 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z2 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z6 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z1 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z9 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z10 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z8 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z11 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z25 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z24 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z3 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z6 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z2 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z5 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z4 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z1 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z7 ;
  wire \u_AL4S3B_FPGA_IP.nx45494z4-INV ;
  wire \u_AL4S3B_FPGA_IP.nx49014z1 ;
  wire \u_AL4S3B_FPGA_IP.nx64739z1 ;
  wire \u_AL4S3B_FPGA_IP.nx21422z1 ;
  wire \u_AL4S3B_FPGA_IP.nx34760z1 ;
  wire \u_AL4S3B_FPGA_IP.nx40468z1 ;
  wire \u_AL4S3B_FPGA_IP.nx12607z1 ;
  wire \u_AL4S3B_FPGA_IP.nx45494z3 ;
  wire \u_AL4S3B_FPGA_IP.nx45494z5 ;
  wire \u_AL4S3B_FPGA_IP.nx17222z3 ;
  wire \u_AL4S3B_FPGA_IP.nx17222z2 ;
  wire \u_AL4S3B_FPGA_IP.nx17222z4 ;
  wire \u_AL4S3B_FPGA_IP.nx43461z1 ;
  wire \u_AL4S3B_FPGA_IP.nx52436z1 ;
  wire \u_AL4S3B_FPGA_IP.nx10243z1 ;
  wire \u_AL4S3B_FPGA_IP.nx17222z1 ;
  wire \u_AL4S3B_FPGA_IP.nx19686z1 ;
  wire \u_AL4S3B_FPGA_IP.nx28661z1 ;
  wire \u_AL4S3B_FPGA_IP.nx12656z1 ;
  wire \u_AL4S3B_FPGA_IP.nx5677z1 ;
  wire \u_AL4S3B_FPGA_IP.nx45494z6 ;
  wire \u_AL4S3B_FPGA_IP.nx45494z2 ;
  wire \u_AL4S3B_FPGA_IP.nx45494z1 ;
  wire \u_AL4S3B_FPGA_IP.nx13411z1 ;
  wire \u_AL4S3B_FPGA_IP.nx16540z1 ;
  wire \u_AL4S3B_FPGA_IP.nx5961z1 ;
  wire \u_AL4S3B_FPGA_IP.nx37727z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51758z6 ;
  wire \u_AL4S3B_FPGA_IP.nx39721z2 ;
  wire \u_AL4S3B_FPGA_IP.nx40718z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51758z5 ;
  wire \u_AL4S3B_FPGA_IP.nx42712z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43709z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51758z4 ;
  wire \u_AL4S3B_FPGA_IP.nx47770z2 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z3 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z4 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z6 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z7 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z2 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z5 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z9 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z10 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z12 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z8 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z11 ;
  wire \u_AL4S3B_FPGA_IP.nx32280z1 ;
  wire \u_AL4S3B_FPGA_IP.nx27268z2 ;
  wire \u_AL4S3B_FPGA_IP.nx34551z1 ;
  wire \u_AL4S3B_FPGA_IP.nx32538z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59495z1 ;
  wire \u_AL4S3B_FPGA_IP.nx5358z1 ;
  wire \u_AL4S3B_FPGA_IP.nx45485z1 ;
  wire \u_AL4S3B_FPGA_IP.nx45485z4 ;
  wire \u_AL4S3B_FPGA_IP.nx45485z5 ;
  wire \u_AL4S3B_FPGA_IP.nx48476z1 ;
  wire \u_AL4S3B_FPGA_IP.nx49229z1 ;
  wire \u_AL4S3B_FPGA_IP.nx49229z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16683z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16683z3 ;
  wire \u_AL4S3B_FPGA_IP.nx21116z4 ;
  wire \u_AL4S3B_FPGA_IP.nx21116z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2787z1 ;
  wire \u_AL4S3B_FPGA_IP.nx56841z2 ;
  wire \u_AL4S3B_FPGA_IP.nx46542z1 ;
  wire \u_AL4S3B_FPGA_IP.nx56841z1 ;
  wire \u_AL4S3B_FPGA_IP.nx38657z1 ;
  wire \u_AL4S3B_FPGA_IP.nx32295z2-INV ;
  wire \u_AL4S3B_FPGA_IP.nx43080z3 ;
  wire \u_AL4S3B_FPGA_IP.nx43080z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39092z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41086z2 ;
  wire \u_AL4S3B_FPGA_IP.nx54996z2 ;
  wire \u_AL4S3B_FPGA_IP.nx49014z6 ;
  wire \u_AL4S3B_FPGA_IP.nx49014z5 ;
  wire \u_AL4S3B_FPGA_IP.nx49014z4 ;
  wire \u_AL4S3B_FPGA_IP.nx49014z3 ;
  wire \u_AL4S3B_FPGA_IP.nx53002z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38955z4 ;
  wire \u_AL4S3B_FPGA_IP.nx34967z4 ;
  wire \u_AL4S3B_FPGA_IP.nx34967z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34967z5 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z10 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z9 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z8 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z7 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z6 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z11 ;
  wire \u_AL4S3B_FPGA_IP.nx61790z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z12 ;
  wire \u_AL4S3B_FPGA_IP.nx63784z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z13 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z5 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z14 ;
  wire \u_AL4S3B_FPGA_IP.nx2236z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z15 ;
  wire \u_AL4S3B_FPGA_IP.nx5229z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z16 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z4 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z17 ;
  wire \u_AL4S3B_FPGA_IP.nx9217z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z18 ;
  wire \u_AL4S3B_FPGA_IP.nx11211z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z19 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z3 ;
  wire \u_AL4S3B_FPGA_IP.nx15201z2 ;
  wire \u_AL4S3B_FPGA_IP.nx16198z2 ;
  wire \u_AL4S3B_FPGA_IP.nx65314z6 ;
  wire \u_AL4S3B_FPGA_IP.nx65314z5 ;
  wire \u_AL4S3B_FPGA_IP.nx65314z4 ;
  wire \u_AL4S3B_FPGA_IP.nx65314z3 ;
  wire \u_AL4S3B_FPGA_IP.nx65314z2 ;
  wire \u_AL4S3B_FPGA_IP.nx6757z2 ;
  wire \u_AL4S3B_FPGA_IP.nx2769z2 ;
  wire \u_AL4S3B_FPGA_IP.nx65314z1 ;
  wire \u_AL4S3B_FPGA_IP.nx11038z2 ;
  wire \u_AL4S3B_FPGA_IP.nx11038z1 ;
  wire \u_AL4S3B_FPGA_IP.nx12035z2 ;
  wire \u_AL4S3B_FPGA_IP.nx12035z1 ;
  wire \u_AL4S3B_FPGA_IP.nx13032z2 ;
  wire \u_AL4S3B_FPGA_IP.nx13032z1 ;
  wire \u_AL4S3B_FPGA_IP.nx14029z2 ;
  wire \u_AL4S3B_FPGA_IP.nx14029z1 ;
  wire \u_AL4S3B_FPGA_IP.nx15026z2 ;
  wire \u_AL4S3B_FPGA_IP.nx15026z1 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z10 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z9 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z8 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z7 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z6 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z11 ;
  wire \u_AL4S3B_FPGA_IP.nx4423z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z12 ;
  wire \u_AL4S3B_FPGA_IP.nx6417z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z13 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z5 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z14 ;
  wire \u_AL4S3B_FPGA_IP.nx10405z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z15 ;
  wire \u_AL4S3B_FPGA_IP.nx13398z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z16 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z4 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z17 ;
  wire \u_AL4S3B_FPGA_IP.nx17386z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z18 ;
  wire \u_AL4S3B_FPGA_IP.nx19380z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z19 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23370z2 ;
  wire \u_AL4S3B_FPGA_IP.nx24367z2 ;
  wire \u_AL4S3B_FPGA_IP.nx3369z6 ;
  wire \u_AL4S3B_FPGA_IP.nx3369z5 ;
  wire \u_AL4S3B_FPGA_IP.nx3369z4 ;
  wire \u_AL4S3B_FPGA_IP.nx3369z3 ;
  wire \u_AL4S3B_FPGA_IP.nx3369z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61926z2 ;
  wire \u_AL4S3B_FPGA_IP.nx378z2 ;
  wire \u_AL4S3B_FPGA_IP.nx3369z1 ;
  wire \u_AL4S3B_FPGA_IP.nx42195z2 ;
  wire \u_AL4S3B_FPGA_IP.nx42195z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41198z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41198z1 ;
  wire \u_AL4S3B_FPGA_IP.nx40201z2 ;
  wire \u_AL4S3B_FPGA_IP.nx40201z1 ;
  wire \u_AL4S3B_FPGA_IP.nx39204z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39204z1 ;
  wire \u_AL4S3B_FPGA_IP.nx38207z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38207z1 ;
  wire \u_AL4S3B_FPGA_IP.nx40399z3-INV ;
  wire \u_AL4S3B_FPGA_IP.nx37408z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z14 ;
  wire \u_AL4S3B_FPGA_IP.nx35414z2 ;
  wire \u_AL4S3B_FPGA_IP.nx34417z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z13 ;
  wire \u_AL4S3B_FPGA_IP.nx32423z2 ;
  wire \u_AL4S3B_FPGA_IP.nx31426z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z12 ;
  wire \u_AL4S3B_FPGA_IP.nx19713z2 ;
  wire \u_AL4S3B_FPGA_IP.nx18716z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z11 ;
  wire \u_AL4S3B_FPGA_IP.nx16722z2 ;
  wire \u_AL4S3B_FPGA_IP.nx15725z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z10 ;
  wire \u_AL4S3B_FPGA_IP.nx13731z2 ;
  wire \u_AL4S3B_FPGA_IP.nx12734z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z9 ;
  wire \u_AL4S3B_FPGA_IP.nx9741z2 ;
  wire \u_AL4S3B_FPGA_IP.nx8744z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z8 ;
  wire \u_AL4S3B_FPGA_IP.nx6750z2 ;
  wire \u_AL4S3B_FPGA_IP.nx5753z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z7 ;
  wire \u_AL4S3B_FPGA_IP.nx3759z2 ;
  wire \u_AL4S3B_FPGA_IP.nx2762z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z6 ;
  wire \u_AL4S3B_FPGA_IP.nx768z2 ;
  wire \u_AL4S3B_FPGA_IP.nx64308z5 ;
  wire \u_AL4S3B_FPGA_IP.nx40399z2 ;
  wire \u_AL4S3B_FPGA_IP.nx48767z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51758z3 ;
  wire \u_AL4S3B_FPGA_IP.nx50761z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51758z2 ;
  wire \u_AL4S3B_FPGA_IP.nx52755z2 ;
  wire \u_AL4S3B_FPGA_IP.nx53752z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57742z3 ;
  wire \u_AL4S3B_FPGA_IP.nx55746z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57742z2 ;
  wire \u_AL4S3B_FPGA_IP.nx60733z3 ;
  wire \u_AL4S3B_FPGA_IP.nx59736z2 ;
  wire \u_AL4S3B_FPGA_IP.nx60733z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63724z3 ;
  wire \u_AL4S3B_FPGA_IP.nx62727z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63724z2 ;
  wire \u_AL4S3B_FPGA_IP.nx1179z3 ;
  wire \u_AL4S3B_FPGA_IP.nx182z2 ;
  wire \u_AL4S3B_FPGA_IP.nx1179z2 ;
  wire \u_AL4S3B_FPGA_IP.nx3175z2 ;
  wire \u_AL4S3B_FPGA_IP.nx34736z2 ;
  wire \u_AL4S3B_FPGA_IP.nx36097z2 ;
  wire \u_AL4S3B_FPGA_IP.nx766z4 ;
  wire \u_AL4S3B_FPGA_IP.nx4754z2 ;
  wire \u_AL4S3B_FPGA_IP.nx3757z2 ;
  wire \u_AL4S3B_FPGA_IP.nx766z3 ;
  wire \u_AL4S3B_FPGA_IP.nx1763z2 ;
  wire \u_AL4S3B_FPGA_IP.nx766z2 ;
  wire \u_AL4S3B_FPGA_IP.nx48352z7 ;
  wire \u_AL4S3B_FPGA_IP.nx64308z2 ;
  wire \u_AL4S3B_FPGA_IP.nx63311z2 ;
  wire \u_AL4S3B_FPGA_IP.nx48352z6 ;
  wire \u_AL4S3B_FPGA_IP.nx60318z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59321z2 ;
  wire \u_AL4S3B_FPGA_IP.nx48352z5 ;
  wire \u_AL4S3B_FPGA_IP.nx57327z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56330z2 ;
  wire \u_AL4S3B_FPGA_IP.nx48352z4 ;
  wire \u_AL4S3B_FPGA_IP.nx54336z2 ;
  wire \u_AL4S3B_FPGA_IP.nx53339z2 ;
  wire \u_AL4S3B_FPGA_IP.nx48352z3 ;
  wire \u_AL4S3B_FPGA_IP.nx51345z2 ;
  wire \u_AL4S3B_FPGA_IP.nx49349z2 ;
  wire \u_AL4S3B_FPGA_IP.nx27124z2 ;
  wire \u_AL4S3B_FPGA_IP.nx47686z3 ;
  wire \u_AL4S3B_FPGA_IP.nx54786z9-INV ;
  wire \u_AL4S3B_FPGA_IP.nx53789z5 ;
  wire \u_AL4S3B_FPGA_IP.nx52792z5 ;
  wire \u_AL4S3B_FPGA_IP.nx51795z4 ;
  wire \u_AL4S3B_FPGA_IP.nx50798z5 ;
  wire \u_AL4S3B_FPGA_IP.nx49801z6 ;
  wire \u_AL4S3B_FPGA_IP.nx54786z7 ;
  wire \u_AL4S3B_FPGA_IP.nx53789z3 ;
  wire \u_AL4S3B_FPGA_IP.nx52792z3 ;
  wire \u_AL4S3B_FPGA_IP.nx49801z4 ;
  wire \u_AL4S3B_FPGA_IP.nx50798z3 ;
  wire \u_AL4S3B_FPGA_IP.nx49801z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57777z2 ;
  wire \u_AL4S3B_FPGA_IP.nx55765z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57759z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59753z2 ;
  wire \u_AL4S3B_FPGA_IP.nx60750z2 ;
  wire \u_AL4S3B_FPGA_IP.nx52774z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58756z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56762z2 ;
  wire \u_AL4S3B_FPGA_IP.nx54768z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25181z2 ;
  wire \u_AL4S3B_FPGA_IP.nx26178z2 ;
  wire \u_AL4S3B_FPGA_IP.nx23187z3 ;
  wire \u_AL4S3B_FPGA_IP.nx21193z3 ;
  wire \u_AL4S3B_FPGA_IP.nx21193z2 ;
  wire \u_AL4S3B_FPGA_IP.nx28172z3 ;
  wire \u_AL4S3B_FPGA_IP.nx28172z2 ;
  wire \u_AL4S3B_FPGA_IP.nx23187z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25181z3 ;
  wire \u_AL4S3B_FPGA_IP.nx4710z5 ;
  wire \u_AL4S3B_FPGA_IP.nx4710z4 ;
  wire \u_AL4S3B_FPGA_IP.nx4710z3 ;
  wire \u_AL4S3B_FPGA_IP.nx4710z2 ;
  wire \u_AL4S3B_FPGA_IP.nx11689z2 ;
  wire \u_AL4S3B_FPGA_IP.nx8698z2 ;
  wire \u_AL4S3B_FPGA_IP.nx11689z1 ;
  wire \u_AL4S3B_FPGA_IP.nx42943z2 ;
  wire \u_AL4S3B_FPGA_IP.NOT_u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_DMA_State_nxt[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_NOT_I2S_ram_data_cntr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_i2s_wr_toggle ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_dma_clr_o_nxt ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_not_fll_state_1 ;
  wire \u_AL4S3B_FPGA_IP.nx54996z3 ;
  wire \u_AL4S3B_FPGA_IP.nx49014z7 ;
  wire \u_AL4S3B_FPGA_IP.nx53002z3 ;
  wire \u_AL4S3B_FPGA_IP.nx49014z8 ;
  wire \u_AL4S3B_FPGA_IP.nx51008z2 ;
  wire \u_AL4S3B_FPGA_IP.nx49014z9 ;
  wire \u_AL4S3B_FPGA_IP.nx49014z10 ;
  wire \u_AL4S3B_FPGA_IP.nx40089z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41086z3 ;
  wire \u_AL4S3B_FPGA_IP.nx43080z4 ;
  wire \u_AL4S3B_FPGA_IP.nx43080z5 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z16 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z13 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z16 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z18 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z20 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z14 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z16 ;
  wire \u_AL4S3B_FPGA_IP.nx18115z9 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z12 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[10] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[11] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[12] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[13] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[14] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[15] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[10] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[11] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[12] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[13] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[14] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[15] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_FIR_deci_int_en ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_DMA_EN ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_5n7s1[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_prev_fir_adr_msb ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_laddr_thres_xed ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_dummy_deci_data_push_r2 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_dummy_deci_data_push_r1 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_odd_even_16_bit_write_marker ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done_r1 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk2 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk1 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk0 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_i2s_wr_toggle ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_dat_addr_sig[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_push_sig ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[30] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ;
  wire \u_AL4S3B_FPGA_IP.nx24590z3 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_dma_active_i_1ff ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ_EN ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_DAT_AVL_IRQ_EN_sig ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_Deci_Done_IRQ_sig ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_Deci_Done_IRQ_EN_sig ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_FIR_ena_sig ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Busy ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Active ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Clr ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[10] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[11] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[12] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[13] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[14] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[15] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[10] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[11] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[12] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[13] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[14] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[15] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[1] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[2] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[3] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[4] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[5] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[6] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[7] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[8] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[9] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[10] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[11] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[12] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[13] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[14] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[15] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[16] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[17] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[18] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[19] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[20] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[21] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[22] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[23] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[24] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[25] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[26] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[27] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[28] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[29] ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_enable ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master_r2 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master_r1 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_r1 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master_r2 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master_r1 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_r2 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_r1 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_r2 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_r1 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_r2 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_r1 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_r2 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_r1 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[0] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[1] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[2] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[3] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[4] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[5] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[6] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[7] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[8] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[9] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[10] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[11] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[12] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[13] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[14] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[15] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[16] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[17] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[18] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[19] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[20] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[21] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[22] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[23] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[24] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[25] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[26] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[27] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[28] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[29] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[30] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[31] ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2SData_gclk_wclk ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2S_wMEM_WE_sig ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d3 ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d2 ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_dl ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_time_cnt[7] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_cnt_l[4] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll_2 ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll_1 ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_d2 ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_dl ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Con_IRQ ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Con_IRQ_EN ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Dis_IRQ ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Dis_IRQ_EN ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[0] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[1] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[2] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[3] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[4] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[5] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[6] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[7] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[8] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[9] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[10] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[11] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[12] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[13] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[14] ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[15] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ;
  wire \u_AL4S3B_FPGA_IP.I2S_S_EN ;
  wire \u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[1] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[2] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[3] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[4] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[5] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[6] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[7] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[8] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[9] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[10] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[11] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[12] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[13] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[14] ;
  wire \u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[15] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ;
  wire \u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[0] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[1] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[2] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[3] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[4] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[5] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[6] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[7] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[8] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[9] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[10] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[11] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[12] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[13] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[14] ;
  wire \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[15] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ;
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FLL ;
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  wire \u_AL4S3B_FPGA_IP.local_wordcnt_is_ahead_o ;
  wire \u_AL4S3B_FPGA_IP.master_wordcnt_is_ahead_o ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_Done_IRQ_o.N_11 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_load_master.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Dis_IRQ_o.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Con_IRQ_o.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_EN.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_prev_fir_adr_msb.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_laddr_thres_xed.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_dat_load_seq_ctrl[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_Clr_o.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_dma_active_i_1ff.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_dma_active_i_2ff.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_State[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_State[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_enable.N_11 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_master_sync.N_11 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_local_sync.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_S_EN_o.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z2 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z3 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z4 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z5 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z6 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z7 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z8 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z3 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z4 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z5 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z6 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z7 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z8 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z9 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z10 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z12 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z13 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z14 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z15 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z16 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z17 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z18 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z19 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z20 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z21 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z22 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z23 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z24 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z25 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z26 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z27 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z28 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z29 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z30 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z31 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z3 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z4 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z5 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z6 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z7 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z8 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z9 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z10 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z11 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z12 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z13 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z14 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z15 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z16 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z17 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z18 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z19 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z21 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z23 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z25 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z27 ;
  wire \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z29 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z2 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z3 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z4 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z5 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z6 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z7 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z8 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z9 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z10 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z11 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z12 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z13 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z14 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z15 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z16 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z17 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z18 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z19 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z20 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z21 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z22 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z23 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z24 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z25 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z26 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z27 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z28 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z29 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z30 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z31 ;
  wire \u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z32 ;

  initial
    begin
	$display("\nOPERATING RANGE: Commercial");
	$display("\nSPEED GRADE: 8\n");
    end

  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[31]_ESPXXO168_FRAG_ESPXOUT  (\WBs_WR_DAT[31]_InterfaceOut ,\WBs_WR_DAT[31] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[30]_ESPXXO167_FRAG_ESPXOUT  (\WBs_WR_DAT[30]_InterfaceOut ,\WBs_WR_DAT[30] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[29]_ESPXXO166_FRAG_ESPXOUT  (\WBs_WR_DAT[29]_InterfaceOut ,\WBs_WR_DAT[29] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[28]_ESPXXO165_FRAG_ESPXOUT  (\WBs_WR_DAT[28]_InterfaceOut ,\WBs_WR_DAT[28] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[27]_ESPXXO164_FRAG_ESPXOUT  (\WBs_WR_DAT[27]_InterfaceOut ,\WBs_WR_DAT[27] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[26]_ESPXXO163_FRAG_ESPXOUT  (\WBs_WR_DAT[26]_InterfaceOut ,\WBs_WR_DAT[26] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[25]_ESPXXO162_FRAG_ESPXOUT  (\WBs_WR_DAT[25]_InterfaceOut ,\WBs_WR_DAT[25] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[24]_ESPXXO161_FRAG_ESPXOUT  (\WBs_WR_DAT[24]_InterfaceOut ,\WBs_WR_DAT[24] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[23]_ESPXXO155_FRAG_ESPXOUT  (\WBs_WR_DAT[23]_InterfaceOut ,\WBs_WR_DAT[23] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[22]_ESPXXO154_FRAG_ESPXOUT  (\WBs_WR_DAT[22]_InterfaceOut ,\WBs_WR_DAT[22] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[21]_ESPXXO153_FRAG_ESPXOUT  (\WBs_WR_DAT[21]_InterfaceOut ,\WBs_WR_DAT[21] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[20]_ESPXXO152_FRAG_ESPXOUT  (\WBs_WR_DAT[20]_InterfaceOut ,\WBs_WR_DAT[20] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[19]_ESPXXO151_FRAG_ESPXOUT  (\WBs_WR_DAT[19]_InterfaceOut ,\WBs_WR_DAT[19] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[18]_ESPXXO150_FRAG_ESPXOUT  (\WBs_WR_DAT[18]_InterfaceOut ,\WBs_WR_DAT[18] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[17]_ESPXXO149_FRAG_ESPXOUT  (\WBs_WR_DAT[17]_InterfaceOut ,\WBs_WR_DAT[17] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[16]_ESPXXO148_FRAG_ESPXOUT  (\WBs_WR_DAT[16]_InterfaceOut ,\WBs_WR_DAT[16] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[15]_ESPXXO135_FRAG_ESPXOUT  (\WBs_WR_DAT[15]_InterfaceOut ,\WBs_WR_DAT[15] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[14]_ESPXXO134_FRAG_ESPXOUT  (\WBs_WR_DAT[14]_InterfaceOut ,\WBs_WR_DAT[14] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[13]_ESPXXO133_FRAG_ESPXOUT  (\WBs_WR_DAT[13]_InterfaceOut ,\WBs_WR_DAT[13] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[12]_ESPXXO132_FRAG_ESPXOUT  (\WBs_WR_DAT[12]_InterfaceOut ,\WBs_WR_DAT[12] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[11]_ESPXXO131_FRAG_ESPXOUT  (\WBs_WR_DAT[11]_InterfaceOut ,\WBs_WR_DAT[11] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[10]_ESPXXO130_FRAG_ESPXOUT  (\WBs_WR_DAT[10]_InterfaceOut ,\WBs_WR_DAT[10] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[9]_ESPXXO129_FRAG_ESPXOUT  (\WBs_WR_DAT[9]_InterfaceOut ,\WBs_WR_DAT[9] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[8]_ESPXXO128_FRAG_ESPXOUT  (\WBs_WR_DAT[8]_InterfaceOut ,\WBs_WR_DAT[8] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[7]_ESPXXO115_FRAG_ESPXOUT  (\WBs_WR_DAT[7]_InterfaceOut ,\WBs_WR_DAT[7] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[6]_ESPXXO114_FRAG_ESPXOUT  (\WBs_WR_DAT[6]_InterfaceOut ,\WBs_WR_DAT[6] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[5]_ESPXXO113_FRAG_ESPXOUT  (\WBs_WR_DAT[5]_InterfaceOut ,\WBs_WR_DAT[5] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[4]_ESPXXO112_FRAG_ESPXOUT  (\WBs_WR_DAT[4]_InterfaceOut ,\WBs_WR_DAT[4] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[3]_ESPXXO111_FRAG_ESPXOUT  (\WBs_WR_DAT[3]_InterfaceOut ,\WBs_WR_DAT[3] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[2]_ESPXXO110_FRAG_ESPXOUT  (\WBs_WR_DAT[2]_InterfaceOut ,\WBs_WR_DAT[2] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[1]_ESPXXO109_FRAG_ESPXOUT  (\WBs_WR_DAT[1]_InterfaceOut ,\WBs_WR_DAT[1] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[0]_ESPXXO108_FRAG_ESPXOUT  (\WBs_WR_DAT[0]_InterfaceOut ,\WBs_WR_DAT[0] 
  );
  P_BUF IntGateOut_SPDE_Sys_Clk1_ESPXXO94_FRAG_ESPXOUT (Sys_Clk1_InterfaceOut,dbg_bitclks
  );
  P_BUF IntGateOut_SPDE_Sys_Clk0_Rst_ESPXXO93_FRAG_ESPXOUT (Sys_Clk0_Rst_InterfaceOut,Sys_Clk0_Rst
  );
  P_BUF IntGateOut_SPDE_Sys_Clk0_ESPXXO92_FRAG_ESPXOUT (Sys_Clk0_InterfaceOut,Sys_Clk0
  );
  P_BUF IntGateOut_SPDE_WB_RST_ESPXXO90_FRAG_ESPXOUT (WB_RST_InterfaceOut,WB_RST
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[31]_ESPXXI89_FRAG_ESPXIN  (\WBs_RD_DAT[31] ,\WBs_RD_DAT[31]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[30]_ESPXXI88_FRAG_ESPXIN  (\WBs_RD_DAT[30] ,\WBs_RD_DAT[30]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[29]_ESPXXI87_FRAG_ESPXIN  (\WBs_RD_DAT[29] ,\WBs_RD_DAT[29]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[28]_ESPXXI86_FRAG_ESPXIN  (\WBs_RD_DAT[28] ,\WBs_RD_DAT[28]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[27]_ESPXXI85_FRAG_ESPXIN  (\WBs_RD_DAT[27] ,\WBs_RD_DAT[27]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[26]_ESPXXI84_FRAG_ESPXIN  (\WBs_RD_DAT[26] ,\WBs_RD_DAT[26]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[25]_ESPXXI83_FRAG_ESPXIN  (\WBs_RD_DAT[25] ,\WBs_RD_DAT[25]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[24]_ESPXXI82_FRAG_ESPXIN  (\WBs_RD_DAT[24] ,\WBs_RD_DAT[24]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_FB_msg_out[2]_ESPXXI70_FRAG_ESPXIN  (nx294,\FB_msg_out[2]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_FB_msg_out[1]_ESPXXI69_FRAG_ESPXIN  (dbg_int_speedup,\FB_msg_out[1]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_FB_msg_out[0]_ESPXXI68_FRAG_ESPXIN  (dbg_int_slowdown,\FB_msg_out[0]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_SDMA_Active[0]_ESPXXO64_FRAG_ESPXOUT  (\SDMA_Active[0]_InterfaceOut ,SDMA_Active_deci_filter
  );
  P_BUF \IntGateIn_SPDE_SDMA_Req[0]_ESPXXI52_FRAG_ESPXIN  (SDMA_Req_deci_filter,\SDMA_Req[0]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[16]_ESPXXO51_FRAG_ESPXOUT  (\WBs_ADR[16]_InterfaceOut ,\WBs_ADR[16] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[15]_ESPXXO50_FRAG_ESPXOUT  (\WBs_ADR[15]_InterfaceOut ,\WBs_ADR[15] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[14]_ESPXXO49_FRAG_ESPXOUT  (\WBs_ADR[14]_InterfaceOut ,\WBs_ADR[14] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[13]_ESPXXO48_FRAG_ESPXOUT  (\WBs_ADR[13]_InterfaceOut ,\WBs_ADR[13] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[12]_ESPXXO47_FRAG_ESPXOUT  (\WBs_ADR[12]_InterfaceOut ,\WBs_ADR[12] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[11]_ESPXXO46_FRAG_ESPXOUT  (\WBs_ADR[11]_InterfaceOut ,\WBs_ADR[11] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[10]_ESPXXO45_FRAG_ESPXOUT  (\WBs_ADR[10]_InterfaceOut ,\WBs_ADR[10] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[9]_ESPXXO44_FRAG_ESPXOUT  (\WBs_ADR[9]_InterfaceOut ,\WBs_ADR[9] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[8]_ESPXXO43_FRAG_ESPXOUT  (\WBs_ADR[8]_InterfaceOut ,\WBs_ADR[8] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[23]_ESPXXI42_FRAG_ESPXIN  (\WBs_RD_DAT[23] ,\WBs_RD_DAT[23]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[22]_ESPXXI41_FRAG_ESPXIN  (\WBs_RD_DAT[22] ,\WBs_RD_DAT[22]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[21]_ESPXXI40_FRAG_ESPXIN  (\WBs_RD_DAT[21] ,\WBs_RD_DAT[21]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[20]_ESPXXI39_FRAG_ESPXIN  (\WBs_RD_DAT[20] ,\WBs_RD_DAT[20]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[19]_ESPXXI38_FRAG_ESPXIN  (\WBs_RD_DAT[19] ,\WBs_RD_DAT[19]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[18]_ESPXXI37_FRAG_ESPXIN  (\WBs_RD_DAT[18] ,\WBs_RD_DAT[18]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[17]_ESPXXI36_FRAG_ESPXIN  (\WBs_RD_DAT[17] ,\WBs_RD_DAT[17]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[16]_ESPXXI35_FRAG_ESPXIN  (\WBs_RD_DAT[16] ,\WBs_RD_DAT[16]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[7]_ESPXXO34_FRAG_ESPXOUT  (\WBs_ADR[7]_InterfaceOut ,\WBs_ADR[7] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[6]_ESPXXO33_FRAG_ESPXOUT  (\WBs_ADR[6]_InterfaceOut ,\WBs_ADR[6] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[5]_ESPXXO32_FRAG_ESPXOUT  (\WBs_ADR[5]_InterfaceOut ,\WBs_ADR[5] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[4]_ESPXXO31_FRAG_ESPXOUT  (\WBs_ADR[4]_InterfaceOut ,\WBs_ADR[4] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[15]_ESPXXI30_FRAG_ESPXIN  (\WBs_RD_DAT[15] ,\WBs_RD_DAT[15]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[14]_ESPXXI29_FRAG_ESPXIN  (\WBs_RD_DAT[14] ,\WBs_RD_DAT[14]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[13]_ESPXXI28_FRAG_ESPXIN  (\WBs_RD_DAT[13] ,\WBs_RD_DAT[13]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[12]_ESPXXI27_FRAG_ESPXIN  (\WBs_RD_DAT[12] ,\WBs_RD_DAT[12]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[3]_ESPXXO26_FRAG_ESPXOUT  (\WBs_ADR[3]_InterfaceOut ,\WBs_ADR[3] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[2]_ESPXXO25_FRAG_ESPXOUT  (\WBs_ADR[2]_InterfaceOut ,\WBs_ADR[2] 
  );
  P_BUF IntGateOut_SPDE_WBs_STB_ESPXXO22_FRAG_ESPXOUT (WBs_STB_InterfaceOut,WBs_STB
  );
  P_BUF IntGateOut_SPDE_WBs_WE_ESPXXO20_FRAG_ESPXOUT (WBs_WE_InterfaceOut,WBs_WE
  );
  P_BUF IntGateOut_SPDE_WBs_CYC_ESPXXO19_FRAG_ESPXOUT (WBs_CYC_InterfaceOut,WBs_CYC
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[11]_ESPXXI18_FRAG_ESPXIN  (\WBs_RD_DAT[11] ,\WBs_RD_DAT[11]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[10]_ESPXXI17_FRAG_ESPXIN  (\WBs_RD_DAT[10] ,\WBs_RD_DAT[10]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[9]_ESPXXI16_FRAG_ESPXIN  (\WBs_RD_DAT[9] ,\WBs_RD_DAT[9]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[8]_ESPXXI15_FRAG_ESPXIN  (\WBs_RD_DAT[8] ,\WBs_RD_DAT[8]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[7]_ESPXXI14_FRAG_ESPXIN  (\WBs_RD_DAT[7] ,\WBs_RD_DAT[7]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[6]_ESPXXI13_FRAG_ESPXIN  (\WBs_RD_DAT[6] ,\WBs_RD_DAT[6]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[5]_ESPXXI12_FRAG_ESPXIN  (\WBs_RD_DAT[5] ,\WBs_RD_DAT[5]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[4]_ESPXXI11_FRAG_ESPXIN  (\WBs_RD_DAT[4] ,\WBs_RD_DAT[4]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_BYTE_STB[3]_ESPXXO10_FRAG_ESPXOUT  (\WBs_BYTE_STB[3]_InterfaceOut ,\WBs_BYTE_STB[3] 
  );
  P_BUF \IntGateOut_SPDE_WBs_BYTE_STB[2]_ESPXXO9_FRAG_ESPXOUT  (\WBs_BYTE_STB[2]_InterfaceOut ,\WBs_BYTE_STB[2] 
  );
  P_BUF \IntGateOut_SPDE_WBs_BYTE_STB[1]_ESPXXO8_FRAG_ESPXOUT  (\WBs_BYTE_STB[1]_InterfaceOut ,\WBs_BYTE_STB[1] 
  );
  P_BUF \IntGateOut_SPDE_WBs_BYTE_STB[0]_ESPXXO7_FRAG_ESPXOUT  (\WBs_BYTE_STB[0]_InterfaceOut ,\WBs_BYTE_STB[0] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[3]_ESPXXI6_FRAG_ESPXIN  (\WBs_RD_DAT[3] ,\WBs_RD_DAT[3]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[2]_ESPXXI5_FRAG_ESPXIN  (\WBs_RD_DAT[2] ,\WBs_RD_DAT[2]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[1]_ESPXXI4_FRAG_ESPXIN  (\WBs_RD_DAT[1] ,\WBs_RD_DAT[1]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[0]_ESPXXI3_FRAG_ESPXIN  (\WBs_RD_DAT[0] ,\WBs_RD_DAT[0]_InterfaceIn 
  );
  P_BUF IntGateIn_SPDE_WBs_ACK_ESPXXI2_FRAG_ESPXIN (WBs_ACK,WBs_ACK_InterfaceIn
  );
  P_BUF IntGateIn_SPDE_WB_CLK_ESPXXI1_FRAG_ESPXIN (WB_CLK_CANDTL_1_3_0,WB_CLK_InterfaceIn
  );
  P_MUX2 CANDBR_32_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_32_3_0
  );
  P_MUX2 CANDBR_31_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_31_3_0
  );
  P_MUX2 CANDBR_30_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_30_3_0
  );
  P_MUX2 CANDBR_30_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_30_2_0
  );
  P_MUX2 CANDBR_30_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_30_0_0
  );
  P_MUX2 CANDBR_29_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_29_3_0
  );
  P_MUX2 CANDBR_29_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_29_2_0
  );
  P_MUX2 CANDBR_29_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_29_0_0
  );
  P_MUX2 CANDBR_28_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_28_3_0
  );
  P_MUX2 CANDBR_28_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_28_0_0
  );
  P_MUX2 CANDBR_27_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_27_3_0
  );
  P_MUX2 CANDBR_26_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_26_3_0
  );
  P_MUX2 CANDBR_26_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_26_2_0
  );
  P_MUX2 CANDBR_26_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_26_0_0
  );
  P_MUX2 CANDBR_25_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_25_3_0
  );
  P_MUX2 CANDBR_25_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_25_2_0
  );
  P_MUX2 CANDBR_24_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_24_3_0
  );
  P_MUX2 CANDBR_24_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_24_2_0
  );
  P_MUX2 CANDBR_24_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_24_0_0
  );
  P_MUX2 CANDBR_23_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_23_3_0
  );
  P_MUX2 CANDBR_23_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_23_2_0
  );
  P_MUX2 CANDBR_23_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_23_0_0
  );
  P_MUX2 CANDBR_22_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_22_3_0
  );
  P_MUX2 CANDBR_22_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_22_2_0
  );
  P_MUX2 CANDBR_22_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BR1_0,GND,VCC,bitclk_local_QMUX_BR1_0_CANDBR_22_1_0
  );
  P_MUX2 CANDBR_22_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0
  );
  P_MUX2 CANDBR_21_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_21_3_0
  );
  P_MUX2 CANDBR_21_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_21_2_0
  );
  P_MUX2 CANDBR_21_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BR1_0,GND,VCC,bitclk_local_QMUX_BR1_0_CANDBR_21_1_0
  );
  P_MUX2 CANDBR_21_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0
  );
  P_MUX2 CANDBR_20_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR3_0,GND,VCC,WB_CLK_QMUX_BR3_0_CANDBR_20_3_0
  );
  P_MUX2 CANDBR_20_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_20_2_0
  );
  P_MUX2 CANDBR_20_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BR1_0,GND,VCC,bitclk_local_QMUX_BR1_0_CANDBR_20_1_0
  );
  P_MUX2 CANDBR_20_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0
  );
  P_MUX2 CANDBR_19_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_19_2_0
  );
  P_MUX2 CANDBR_19_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BR1_0,GND,VCC,bitclk_local_QMUX_BR1_0_CANDBR_19_1_0
  );
  P_MUX2 CANDBR_19_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0
  );
  P_MUX2 CANDBR_18_4_FRAG_CAND (GND,GND,\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2SData_gclk_wclk ,GND,VCC,\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2SData_gclk_wclk_CANDBR_18_4_0 
  );
  P_MUX2 CANDBR_18_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0
  );
  P_MUX2 CANDBR_18_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BR1_0,GND,VCC,bitclk_local_QMUX_BR1_0_CANDBR_18_1_0
  );
  P_MUX2 CANDBR_18_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0
  );
  P_MUX2 CANDBR_17_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BR2_0,GND,VCC,bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0
  );
  P_MUX2 CANDBR_17_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BR1_0,GND,VCC,bitclk_local_QMUX_BR1_0_CANDBR_17_1_0
  );
  P_MUX2 CANDBR_17_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR0_0,GND,VCC,WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0
  );
  P_MUX2 CANDBL_16_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0
  );
  P_MUX2 CANDBL_16_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_16_1_0
  );
  P_MUX2 CANDBL_16_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0
  );
  P_MUX2 CANDBL_15_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0
  );
  P_MUX2 CANDBL_15_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_15_1_0
  );
  P_MUX2 CANDBL_15_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0
  );
  P_MUX2 CANDBL_14_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_14_2_0
  );
  P_MUX2 CANDBL_14_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_14_1_0
  );
  P_MUX2 CANDBL_14_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_14_0_0
  );
  P_MUX2 CANDBL_13_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_13_2_0
  );
  P_MUX2 CANDBL_13_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_13_1_0
  );
  P_MUX2 CANDBL_13_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0
  );
  P_MUX2 CANDBL_12_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_12_2_0
  );
  P_MUX2 CANDBL_12_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_12_1_0
  );
  P_MUX2 CANDBL_12_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0
  );
  P_MUX2 CANDBL_11_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_11_2_0
  );
  P_MUX2 CANDBL_11_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_11_1_0
  );
  P_MUX2 CANDBL_11_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0
  );
  P_MUX2 CANDBL_10_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_10_2_0
  );
  P_MUX2 CANDBL_10_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_10_1_0
  );
  P_MUX2 CANDBL_10_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0
  );
  P_MUX2 CANDBL_9_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_9_2_0
  );
  P_MUX2 CANDBL_9_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_9_1_0
  );
  P_MUX2 CANDBL_9_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0
  );
  P_MUX2 CANDBL_8_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_8_2_0
  );
  P_MUX2 CANDBL_8_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_8_1_0
  );
  P_MUX2 CANDBL_8_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_8_0_0
  );
  P_MUX2 CANDBL_7_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_7_2_0
  );
  P_MUX2 CANDBL_7_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_7_1_0
  );
  P_MUX2 CANDBL_7_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0
  );
  P_MUX2 CANDBL_6_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_6_2_0
  );
  P_MUX2 CANDBL_6_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_6_1_0
  );
  P_MUX2 CANDBL_6_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0
  );
  P_MUX2 CANDBL_5_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_5_2_0
  );
  P_MUX2 CANDBL_5_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_5_1_0
  );
  P_MUX2 CANDBL_5_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0
  );
  P_MUX2 CANDBL_4_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_4_2_0
  );
  P_MUX2 CANDBL_4_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_4_1_0
  );
  P_MUX2 CANDBL_4_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0
  );
  P_MUX2 CANDBL_3_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_3_2_0
  );
  P_MUX2 CANDBL_3_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_3_1_0
  );
  P_MUX2 CANDBL_3_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_3_0_0
  );
  P_MUX2 CANDBL_2_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_2_2_0
  );
  P_MUX2 CANDBL_2_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_BL1_0,GND,VCC,bitclk_local_QMUX_BL1_0_CANDBL_2_1_0
  );
  P_MUX2 CANDBL_2_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0
  );
  P_MUX2 CANDBL_1_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_BL2_0,GND,VCC,bitclk_master_gclk_QMUX_BL2_0_CANDBL_1_2_0
  );
  P_MUX2 CANDBL_1_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL0_0,GND,VCC,WB_RST_FPGA_QMUX_BL0_0_CANDBL_1_0_0
  );
  P_MUX2 CANDTR_33_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_33_3_0
  );
  P_MUX2 CANDTR_32_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_32_3_0
  );
  P_MUX2 CANDTR_31_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_31_3_0
  );
  P_MUX2 CANDTR_30_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_30_3_0
  );
  P_MUX2 CANDTR_30_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_30_0_0
  );
  P_MUX2 CANDTR_29_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_29_3_0
  );
  P_MUX2 CANDTR_29_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_29_0_0
  );
  P_MUX2 CANDTR_28_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_28_3_0
  );
  P_MUX2 CANDTR_28_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0
  );
  P_MUX2 CANDTR_27_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_27_3_0
  );
  P_MUX2 CANDTR_27_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0
  );
  P_MUX2 CANDTR_26_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_26_3_0
  );
  P_MUX2 CANDTR_26_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0
  );
  P_MUX2 CANDTR_25_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_25_3_0
  );
  P_MUX2 CANDTR_25_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0
  );
  P_MUX2 CANDTR_24_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_24_3_0
  );
  P_MUX2 CANDTR_24_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0
  );
  P_MUX2 CANDTR_23_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_23_3_0
  );
  P_MUX2 CANDTR_23_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_TR2_0,GND,VCC,bitclk_master_gclk_QMUX_TR2_0_CANDTR_23_2_0
  );
  P_MUX2 CANDTR_23_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0
  );
  P_MUX2 CANDTR_22_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_22_3_0
  );
  P_MUX2 CANDTR_22_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_TR2_0,GND,VCC,bitclk_master_gclk_QMUX_TR2_0_CANDTR_22_2_0
  );
  P_MUX2 CANDTR_22_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0
  );
  P_MUX2 CANDTR_21_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_21_3_0
  );
  P_MUX2 CANDTR_21_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0
  );
  P_MUX2 CANDTR_20_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_20_3_0
  );
  P_MUX2 CANDTR_20_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_20_0_0
  );
  P_MUX2 CANDTR_19_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_19_3_0
  );
  P_MUX2 CANDTR_19_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_TR1_0,GND,VCC,bitclk_local_QMUX_TR1_0_CANDTR_19_1_0
  );
  P_MUX2 CANDTR_19_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0
  );
  P_MUX2 CANDTR_18_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_18_3_0
  );
  P_MUX2 CANDTR_18_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_TR2_0,GND,VCC,bitclk_master_gclk_QMUX_TR2_0_CANDTR_18_2_0
  );
  P_MUX2 CANDTR_18_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_TR1_0,GND,VCC,bitclk_local_QMUX_TR1_0_CANDTR_18_1_0
  );
  P_MUX2 CANDTR_18_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0
  );
  P_MUX2 CANDTR_17_3_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR3_0,GND,VCC,WB_CLK_QMUX_TR3_0_CANDTR_17_3_0
  );
  P_MUX2 CANDTR_17_2_FRAG_CAND (GND,GND,bitclk_master_gclk_QMUX_TR2_0,GND,VCC,bitclk_master_gclk_QMUX_TR2_0_CANDTR_17_2_0
  );
  P_MUX2 CANDTR_17_1_FRAG_CAND (GND,GND,bitclk_local_QMUX_TR1_0,GND,VCC,bitclk_local_QMUX_TR1_0_CANDTR_17_1_0
  );
  P_MUX2 CANDTR_17_0_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_TR0_0,GND,VCC,WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0
  );
  P_MUX2 CANDTL_16_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_16_3_0
  );
  P_MUX2 CANDTL_16_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_16_2_0
  );
  P_MUX2 CANDTL_16_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_16_1_0
  );
  P_MUX2 CANDTL_16_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_16_0_0
  );
  P_MUX2 CANDTL_15_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_15_3_0
  );
  P_MUX2 CANDTL_15_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_15_2_0
  );
  P_MUX2 CANDTL_15_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_15_1_0
  );
  P_MUX2 CANDTL_15_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_15_0_0
  );
  P_MUX2 CANDTL_14_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_14_3_0
  );
  P_MUX2 CANDTL_14_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_14_2_0
  );
  P_MUX2 CANDTL_14_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_14_1_0
  );
  P_MUX2 CANDTL_14_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_14_0_0
  );
  P_MUX2 CANDTL_13_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_13_3_0
  );
  P_MUX2 CANDTL_13_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_13_2_0
  );
  P_MUX2 CANDTL_13_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_13_1_0
  );
  P_MUX2 CANDTL_13_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_13_0_0
  );
  P_MUX2 CANDTL_12_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_12_3_0
  );
  P_MUX2 CANDTL_12_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_12_2_0
  );
  P_MUX2 CANDTL_12_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_12_1_0
  );
  P_MUX2 CANDTL_12_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_12_0_0
  );
  P_MUX2 CANDTL_11_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_11_3_0
  );
  P_MUX2 CANDTL_11_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_11_2_0
  );
  P_MUX2 CANDTL_11_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_11_1_0
  );
  P_MUX2 CANDTL_11_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_11_0_0
  );
  P_MUX2 CANDTL_10_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_10_3_0
  );
  P_MUX2 CANDTL_10_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_10_2_0
  );
  P_MUX2 CANDTL_10_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_10_1_0
  );
  P_MUX2 CANDTL_10_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_10_0_0
  );
  P_MUX2 CANDTL_9_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_9_3_0
  );
  P_MUX2 CANDTL_9_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_9_2_0
  );
  P_MUX2 CANDTL_9_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_9_1_0
  );
  P_MUX2 CANDTL_9_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_9_0_0
  );
  P_MUX2 CANDTL_8_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_8_3_0
  );
  P_MUX2 CANDTL_8_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_8_2_0
  );
  P_MUX2 CANDTL_8_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_8_1_0
  );
  P_MUX2 CANDTL_8_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_8_0_0
  );
  P_MUX2 CANDTL_7_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_7_3_0
  );
  P_MUX2 CANDTL_7_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_7_2_0
  );
  P_MUX2 CANDTL_7_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_7_1_0
  );
  P_MUX2 CANDTL_7_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_7_0_0
  );
  P_MUX2 CANDTL_6_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_6_3_0
  );
  P_MUX2 CANDTL_6_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_6_2_0
  );
  P_MUX2 CANDTL_6_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_6_1_0
  );
  P_MUX2 CANDTL_6_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_6_0_0
  );
  P_MUX2 CANDTL_5_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_5_3_0
  );
  P_MUX2 CANDTL_5_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_5_2_0
  );
  P_MUX2 CANDTL_5_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_5_1_0
  );
  P_MUX2 CANDTL_5_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_5_0_0
  );
  P_MUX2 CANDTL_4_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_4_3_0
  );
  P_MUX2 CANDTL_4_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_4_2_0
  );
  P_MUX2 CANDTL_4_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_4_1_0
  );
  P_MUX2 CANDTL_4_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_4_0_0
  );
  P_MUX2 CANDTL_3_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_3_3_0
  );
  P_MUX2 CANDTL_3_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_3_2_0
  );
  P_MUX2 CANDTL_3_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_3_1_0
  );
  P_MUX2 CANDTL_3_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_3_0_0
  );
  P_MUX2 CANDTL_2_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_2_3_0
  );
  P_MUX2 CANDTL_2_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_2_2_0
  );
  P_MUX2 CANDTL_2_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_2_1_0
  );
  P_MUX2 CANDTL_2_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_2_0_0
  );
  P_MUX2 CANDTL_1_3_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_1_3_0
  );
  P_MUX2 CANDTL_1_2_FRAG_CAND (GND,GND,bitclk_master_gclk,GND,VCC,bitclk_master_gclk_CANDTL_1_2_0
  );
  P_MUX2 CANDTL_1_1_FRAG_CAND (GND,GND,bitclk_local,GND,VCC,bitclk_local_CANDTL_1_1_0
  );
  P_MUX2 CANDTL_1_0_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_1_0_0
  );
  P_MUX3 GMUX_3_FRAG_HSCK_GMUX (GMUX_3_IP_,GND,Sys_Clk0,GND,VCC,GND,GND,Sys_Clk0_GMUX_3_0
  );
  P_MUX3 GMUX_2_FRAG_HSCK_GMUX (GMUX_2_IP_,GND,I2S_CLK_i_int,GND,VCC,GND,GND,I2S_CLK_i_int_GMUX_2_0
  );
  P_MUX3 GMUX_1_FRAG_HSCK_GMUX (GMUX_1_IP_,GND,dbg_bitclks,GND,VCC,GND,GND,dbg_bitclks_GMUX_1_0
  );
  P_MUX3 GMUX_0_FRAG_HSCK_GMUX (GMUX_0_IP_,GND,nx304,GND,VCC,GND,GND,nx304_GMUX_0_0
  );
  P_MUX3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_u_i2s_predeci_ram_gclkbuff.I1_QMUX_BR4_FRAG_HSCK_QMUX  (\u_AL4S3B_FPGA_IP.nx9304z1 ,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2SData_gclk_wclk 
  );
  P_MUX3 QMUX_BR3_FRAG_HSCK_QMUX (Sys_Clk0_GMUX_3_0,GND,GND,GND,GND,GND,GND,WB_CLK_QMUX_BR3_0
  );
  P_MUX3 QMUX_BR2_FRAG_HSCK_QMUX (I2S_CLK_i_int_GMUX_2_0,GND,GND,GND,GND,GND,GND,bitclk_master_gclk_QMUX_BR2_0
  );
  P_MUX3 QMUX_BR1_FRAG_HSCK_QMUX (dbg_bitclks_GMUX_1_0,GND,GND,GND,GND,GND,GND,bitclk_local_QMUX_BR1_0
  );
  P_MUX3 QMUX_BR0_FRAG_HSCK_QMUX (nx304_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA_QMUX_BR0_0
  );
  P_MUX3 QMUX_BL2_FRAG_HSCK_QMUX (I2S_CLK_i_int_GMUX_2_0,GND,GND,GND,GND,GND,GND,bitclk_master_gclk_QMUX_BL2_0
  );
  P_MUX3 QMUX_BL1_FRAG_HSCK_QMUX (dbg_bitclks_GMUX_1_0,GND,GND,GND,GND,GND,GND,bitclk_local_QMUX_BL1_0
  );
  P_MUX3 QMUX_BL0_FRAG_HSCK_QMUX (nx304_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA_QMUX_BL0_0
  );
  P_MUX3 QMUX_TR3_FRAG_HSCK_QMUX (Sys_Clk0_GMUX_3_0,GND,GND,GND,GND,GND,GND,WB_CLK_QMUX_TR3_0
  );
  P_MUX3 QMUX_TR2_FRAG_HSCK_QMUX (I2S_CLK_i_int_GMUX_2_0,GND,GND,GND,GND,GND,GND,bitclk_master_gclk_QMUX_TR2_0
  );
  P_MUX3 QMUX_TR1_FRAG_HSCK_QMUX (dbg_bitclks_GMUX_1_0,GND,GND,GND,GND,GND,GND,bitclk_local_QMUX_TR1_0
  );
  P_MUX3 QMUX_TR0_FRAG_HSCK_QMUX (nx304_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA_QMUX_TR0_0
  );
  P_MUX3 \u_gclkbuff_clock0.I1_QMUX_TL3_FRAG_HSCK_QMUX  (Sys_Clk0_GMUX_3_0,GND,GND,GND,GND,GND,GND,WB_CLK
  );
  P_MUX3 \u_gclkbuff_bitclkm.I1_QMUX_TL2_FRAG_HSCK_QMUX  (I2S_CLK_i_int_GMUX_2_0,GND,GND,GND,GND,GND,GND,bitclk_master_gclk
  );
  P_MUX3 \u_gclkbuff_clock1.I1_QMUX_TL1_FRAG_HSCK_QMUX  (dbg_bitclks_GMUX_1_0,GND,GND,GND,GND,GND,GND,bitclk_local
  );
  P_MUX3 \u_gclkbuff_reset.I1_QMUX_TL0_FRAG_HSCK_QMUX  (nx304_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA
  );
  P_BIDIR3 \I2S_CLK_i_ibuf.I1_IO99_FRAG_BIDIR3  (
    .ESEL (VCC),
    .IE (GND),
    .OSEL (VCC),
    .OQI (GND),
    .OQE (GND),
    .DS (GND),   
    .WPD (GND),
    .FIXHOLD (GND),
    .IZ (I2S_CLK_i_int),
    .IQIN (GND),
    .IQZ (IO99_IQZ_),
    .IQE (GND),
    .IQC (GND),
    .IQCS (GND),   
    .IQR (GND),
    .INEN (VCC),
    .IP (I2S_CLK_i)
  );
  P_BIDIR3 \I2S_DIN_i_ibuf.I1_IO81_FRAG_BIDIR3  (
    .ESEL (VCC),
    .IE (GND),
    .OSEL (VCC),
    .OQI (GND),
    .OQE (GND),
    .DS (GND),   
    .WPD (GND),
    .FIXHOLD (GND),
    .IZ (I2S_DIN_i_int),
    .IQIN (GND),
    .IQZ (IO81_IQZ_),
    .IQE (GND),
    .IQC (GND),
    .IQCS (GND),   
    .IQR (GND),
    .INEN (VCC),
    .IP (I2S_DIN_i)
  );
  P_BIDIR3 \I2S_WS_CLK_i_ibuf.I1_IO77_FRAG_BIDIR3  (
    .ESEL (VCC),   
    .IE (GND),
    .OSEL (VCC),
    .OQI (GND),
    .OQE (GND),
    .DS (GND),
    .WPD (GND),
    .FIXHOLD (GND),
    .IZ (I2S_WS_CLK_i_int),   
    .IQIN (GND),
    .IQZ (IO77_IQZ_),
    .IQE (GND),
    .IQC (GND),   
    .IQCS (GND),
    .IQR (GND),
    .INEN (VCC),
    .IP (I2S_WS_CLK_i)
  );
  P_PR8K_2X1_S3B \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_u_r512x16_512x16_I2S_PREDECIM_DATA_RAM_INST_genblk6.U1_RAM2_B2_FRAG_RAM8K_2X1  (   .WD_0 ({GND,GND,\u_AL4S3B_FPGA_IP.nx23866z76 ,\u_AL4S3B_FPGA_IP.nx23866z75 ,   \u_AL4S3B_FPGA_IP.nx23866z74 ,\u_AL4S3B_FPGA_IP.nx23866z73 ,\u_AL4S3B_FPGA_IP.nx23866z72 ,\u_AL4S3B_FPGA_IP.nx23866z71 ,\u_AL4S3B_FPGA_IP.nx23866z70 ,\u_AL4S3B_FPGA_IP.nx23866z69 ,\u_AL4S3B_FPGA_IP.nx23866z68 ,\u_AL4S3B_FPGA_IP.nx23866z67 ,\u_AL4S3B_FPGA_IP.nx23866z66 ,\u_AL4S3B_FPGA_IP.nx23866z65 ,\u_AL4S3B_FPGA_IP.nx23866z64 ,\u_AL4S3B_FPGA_IP.nx23866z63 ,\u_AL4S3B_FPGA_IP.nx23866z62 ,\u_AL4S3B_FPGA_IP.nx23866z61 }), .PUSH_FLAG_0 ({\RAM2_B2_PUSH_FLAG_0[3]_ ,\RAM2_B2_PUSH_FLAG_0[2]_ ,\RAM2_B2_PUSH_FLAG_0[1]_ ,\RAM2_B2_PUSH_FLAG_0[0]_ }), .FIFO_EN_0 (GND),
    .Almost_Full_0 (RAM2_B2_Almost_Full_0_),
    .SYNC_FIFO_0 (GND),.POP_FLAG_0 ({\RAM2_B2_POP_FLAG_0[3]_ ,\RAM2_B2_POP_FLAG_0[2]_ ,\RAM2_B2_POP_FLAG_0[1]_ ,\RAM2_B2_POP_FLAG_0[0]_ }), .PIPELINE_RD_0 (GND),
    .Almost_Empty_0 (RAM2_B2_Almost_Empty_0_),.A1_0 ({GND,GND,\u_AL4S3B_FPGA_IP.nx23866z9 ,\u_AL4S3B_FPGA_IP.nx23866z8 ,\u_AL4S3B_FPGA_IP.nx23866z7 ,\u_AL4S3B_FPGA_IP.nx23866z6 ,\u_AL4S3B_FPGA_IP.nx23866z5 ,\u_AL4S3B_FPGA_IP.nx23866z4 ,\u_AL4S3B_FPGA_IP.nx23866z3 ,\u_AL4S3B_FPGA_IP.nx23866z2 ,\u_AL4S3B_FPGA_IP.nx23866z1 }), .CONCAT_EN_0 (GND),   .RD_0 ({\RAM2_B2_RD_0[17]_ ,\RAM2_B2_RD_0[16]_ ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[15] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[14] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[13] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[12] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[11] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[10] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[9] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[8] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[7] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[6] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[5] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[4] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[3] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[2] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[1] ,\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[0]    }), .WIDTH_SELECT1_0 ({GND,VCC}), .WIDTH_SELECT2_0 ({GND,VCC}), .CS1_0 (\u_AL4S3B_FPGA_IP.nx15822z1 ),.WEN1_0 ({\u_AL4S3B_FPGA_IP.nx15822z1 ,\u_AL4S3B_FPGA_IP.nx15822z1 }), .CS2_0 (VCC),.A2_0 ({GND,GND,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ,\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] }), .WD_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .PUSH_FLAG_1 ({\RAM2_B2_PUSH_FLAG_1[3]_ ,\RAM2_B2_PUSH_FLAG_1[2]_ ,\RAM2_B2_PUSH_FLAG_1[1]_ ,\RAM2_B2_PUSH_FLAG_1[0]_ }), .FIFO_EN_1 (GND),
    .Almost_Full_1 (RAM2_B2_Almost_Full_1_),
    .SYNC_FIFO_1 (GND),.POP_FLAG_1 ({\RAM2_B2_POP_FLAG_1[3]_ ,\RAM2_B2_POP_FLAG_1[2]_ ,\RAM2_B2_POP_FLAG_1[1]_ ,\RAM2_B2_POP_FLAG_1[0]_ }), .PIPELINE_RD_1 (GND),
    .Almost_Empty_1 (RAM2_B2_Almost_Empty_1_),.A1_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND   }), .CONCAT_EN_1 (GND),.WIDTH_SELECT1_1 ({GND,GND}), .WIDTH_SELECT2_1 ({GND,   GND}), .CS1_1 (GND),.WEN1_1 ({GND,GND}), .RD_1 ({\RAM2_B2_RD_1[17]_ ,\RAM2_B2_RD_1[16]_ ,\RAM2_B2_RD_1[15]_ ,\RAM2_B2_RD_1[14]_ ,\RAM2_B2_RD_1[13]_ ,\RAM2_B2_RD_1[12]_ ,\RAM2_B2_RD_1[11]_ ,\RAM2_B2_RD_1[10]_ ,\RAM2_B2_RD_1[9]_ ,\RAM2_B2_RD_1[8]_ ,\RAM2_B2_RD_1[7]_ ,\RAM2_B2_RD_1[6]_ ,\RAM2_B2_RD_1[5]_ ,\RAM2_B2_RD_1[4]_ ,\RAM2_B2_RD_1[3]_ ,\RAM2_B2_RD_1[2]_ ,\RAM2_B2_RD_1[1]_ ,\RAM2_B2_RD_1[0]_ }), .CS2_1 (GND),   .A2_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .DIR_0 (GND),   
    .DIR_1 (GND),
    .P1_0 (GND),
    .P1_1 (GND),
    .P2_0 (GND),   
    .P2_1 (GND),
    .CLK2EN_0 (VCC),
    .CLK2EN_1 (GND),   
    .ASYNC_FLUSH_0 (GND),
    .ASYNC_FLUSH_1 (VCC),
    .ASYNC_FLUSH_S0 (GND),
    .ASYNC_FLUSH_S1 (GND),
    .CLK1S_0 (GND),
    .CLK1S_1 (GND),   
    .CLK2S_0 (GND),
    .CLK2S_1 (GND),
    .CLK1_0 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2SData_gclk_wclk_CANDBR_18_4_0 ),   
    .CLK1_1 (GND),
    .CLK2_0 (WB_CLK_QMUX_BR3_0_CANDBR_20_3_0),   
    .CLK2_1 (GND),
    .TEST1A (GND),
    .TEST1B (GND),
    .RMEA (GND),   
    .RMEB (GND),
    .LS (GND),
    .DS (GND),
    .SD (GND),.RMA ({GND,GND,GND,GND}), .RMB ({GND,GND,GND,GND}), .LS_RB1 (GND),
    .DS_RB1 (GND),   
    .SD_RB1 (VCC),
    .TEST1A_1 (GND),
    .TEST1B_1 (GND),
    .RMEA_1 (GND),
    .RMEB_1 (GND),.RMA_1 ({GND,GND,GND,GND}), .RMB_1 ({GND,GND,GND,GND   }), .CLK1EN_0 (VCC),
    .CLK1EN_1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[5].I1_AC28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[5] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z5 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z4 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC28_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[5] ),   
    .TBS (VCC),
    .CZ (AC28_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[6].I1_AB28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[6] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[6] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z4 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z3 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB28_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z4 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[6] ),   
    .TBS (VCC),
    .CZ (AB28_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[7].I1_AA28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA28_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA28_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[7] ),   
    .TBS (VCC),
    .CZ (AA28_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[15].I1_V28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_22_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[14] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[15] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[15] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z76 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (V28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[14].I1_U28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_21_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[13] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[14] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[14] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z75 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (U28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[11].I1_T28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_20_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[10] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[11] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[11] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z72 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (T28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[9].I1_S28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_19_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[8] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[9] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[9] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z70 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[10].I1_R28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[9] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[10] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[10] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z71 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (R28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[4].I1_Q28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[3] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[4] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z64 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[3].I1_P28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[2] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[3] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z63 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (P28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[0].I1_O28_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (I2S_DIN_i_int),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[0] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z61 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O28_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (O28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[3].I1_AE27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[3] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z7 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z6 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z7 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[3] ),   
    .TBS (VCC),
    .CZ (AE27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[4].I1_AD27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[4] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[4] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z6 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z5 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z6 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[4] ),   
    .TBS (VCC),
    .CZ (AD27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[1].I1_AC27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC27_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[1] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[1] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),
    .TBS (VCC),
    .CZ (AC27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[5].I1_AB27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB27_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[5] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[5] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx47922z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),
    .TBS (VCC),
    .CZ (AB27_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[7].I1_AA27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[7] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z3 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z2 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx49916z3 ),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[7] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .TBS (VCC),
    .CZ (AA27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[6].I1_Z27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_26_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Z27_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx48919z3 ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[6] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .TBS (VCC),
    .CZ (Z27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[13].I1_U27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_21_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[12] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[13] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[13] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z74 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (U27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[12].I1_T27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_20_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[11] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[12] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[12] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z73 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (T27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[8].I1_S27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_19_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[7] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[8] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z69 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[7].I1_R27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[6] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[7] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z68 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (R27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[5].I1_Q27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[4] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[5] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z65 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[2].I1_P27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[2] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z62 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P27_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (P27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[1].I1_O27_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (O27_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (O27_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[10].I1_N27_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_14_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_14_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[10] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (N27_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[10] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z6 ),
    .TBS (VCC),
    .CZ (N27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[11].I1_M27_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_13_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[11] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M27_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[11] ),
    .TZ (M27_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[10] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z6 ),
    .CZ (M27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[12].I1_L27_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_12_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[12] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[10] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[11] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z11 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[12] ),
    .TZ (L27_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[12] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z11 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z6 ),   
    .CZ (L27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[14].I1_K27_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_11_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[14] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (K27_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (K27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[14] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx6417z2 ),
    .TBS (VCC),
    .CZ (K27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[2].I1_AE26_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[2] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z8 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z7 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z8 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[2] ),   
    .TBS (VCC),
    .CZ (AE26_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[4].I1_AD26_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AD26_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx46925z3 ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[4] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .TBS (VCC),
    .CZ (AD26_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[1].I1_AC26_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z8 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[0] ),   
    .TBS (VCC),
    .CZ (AC26_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB26_QZ_),
    .F2 (NET_LR209),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx23677z19 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx23677z17 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx47922z4 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47922z4 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx47922z4 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx47922z4 ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z19 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[8].I1_AA26_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[8] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51910z4-INV ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50913z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49916z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[8] ),   
    .TBS (VCC),
    .CZ (AA26_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z26_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z26_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx23677z18 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx23677z18 ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx49916z4 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx48919z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49916z3 ),
    .TBS (VCC),
    .CZ (NET_LR209),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y26_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx49916z4 ),
    .FS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx23677z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx49916z4 ),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx49916z4 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx49916z4 ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx49916z4 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx49916z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49916z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z18 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W26_QZ_),
    .F2 (\WBs_ADR[7] ),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z6 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_cnt_l[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_dl ),
    .TZ (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (W26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 V26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V26_QZ_),
    .F2 (\WBs_ADR[9] ),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z8 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V26_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (V26_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_ws_dl.I1_U26_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_21_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (I2S_WS_CLK_i_int),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_dl ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (U26_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (U26_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (U26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_master_reg_q[1].I1_S26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_19_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx38207z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[1] ),
    .F2 (NET_LR199),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38207z1 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx3369z3 ),
    .TB2 (VCC),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38207z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38207z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TBS (VCC),   
    .CZ (NET_LR199),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_data_l_int[6].I1_R26_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64739z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[5] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[6] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z67 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx3369z3 ),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_master_reg_q[6].I1_Q26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[6] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_L_RXFIFO_DATIN[5] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z66 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[6] ),
    .TZ (Q26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx3369z4 ),
    .CZ (Q26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_master_reg_q[7].I1_P26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx3369z4 ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx3369z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TZ (P26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[6] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx3369z4 ),
    .CZ (P26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[8].I1_N26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_14_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_14_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[8] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (N26_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z7 ),
    .TBS (VCC),
    .CZ (N26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[13].I1_M26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_13_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[13] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M26_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[13] ),
    .TZ (M26_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[13] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[12] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx4423z2 ),
    .CZ (M26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L26_QZ_),
    .F2 (NET_LR46),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[10] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx6417z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx24367z6 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24367z6 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx24367z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[11] ),
    .TZ (NET_LR46),   
    .BSL (\u_AL4S3B_FPGA_IP.nx24367z11 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z12 ),
    .TBS (VCC),
    .CZ (NET_LR45),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[15].I1_K26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_11_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[15] ),
    .F2 (NET_LR45),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx24367z13 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[15] ),
    .TZ (K26_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[15] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[14] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx6417z2 ),
    .CZ (K26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[17].I1_J26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_10_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[17] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (J26_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[17] ),
    .TZ (J26_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[17] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[16] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z5 ),
    .CZ (J26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[16].I1_I26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_9_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[16] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (I26_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[16] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z5 ),
    .TBS (VCC),
    .CZ (I26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[18].I1_H26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_8_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_8_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[18] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[16] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[17] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z14 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[18] ),
    .TZ (H26_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[18] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z14 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z5 ),   
    .CZ (H26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[20].I1_G26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_7_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[20] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (G26_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (G26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[20] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13398z2 ),
    .TBS (VCC),
    .CZ (G26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[26].I1_D26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[26] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (D26_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (D26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[26] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx11211z2 ),
    .TBS (VCC),
    .CZ (D26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[3].I1_AE25_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AE25_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx45928z3 ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[3] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .TBS (VCC),
    .CZ (AE25_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD25_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD25_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50913z5 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx46925z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[0].I1_AC25_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx50913z5 ),
    .FS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx50913z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[0] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50913z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx47922z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .TBS (VCC),
    .CZ (AC25_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB25_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx50913z6-INV ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50913z6-INV ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TA2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx47922z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23677z8 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx50913z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51910z4-INV ),
    .TBS (VCC),
    .CZ (NET_LR138),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AA25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA25_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx50913z7-INV ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50913z6-INV ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx50913z6-INV ),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50913z7-INV ),
    .TZ (AA25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50913z7-INV ),
    .TBS (\u_AL4S3B_FPGA_IP.nx50913z4 ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx50913z3 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z25_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z25_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx23677z6 ),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx23677z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx23677z8 ),   
    .TZ (Z25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx23677z8 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx48919z3 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z5 ),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y25_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y25_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx23677z7 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx23677z7 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx23677z7 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx23677z7 ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z6 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 X25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_24_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_24_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx34967z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),
    .FZ (NET_LR56),
    .BB2 (NET_LR56),
    .BB1 (NET_LR56),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TBS (VCC),   
    .CZ (X25_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_23_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_23_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),
    .F2 (\WBs_ADR[8] ),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx34967z3 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx34967z3 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W25_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TBS (VCC),
    .CZ (W25_CZ_),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_local_reg_q[7].I1_V25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx65314z4 ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx65314z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TZ (V25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[6] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx65314z4 ),
    .CZ (V25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_local_reg_q[3].I1_U25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx13032z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[3] ),
    .F2 (NET_LR206),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx13032z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65314z6 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx65314z6 ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx65314z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx13032z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TZ (NET_LR206),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx13032z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_local_reg_q[2].I1_T25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx14029z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[2] ),
    .F2 (NET_LR205),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx14029z1 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx65314z3 ),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.nx65314z3 ),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx14029z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TBS (VCC),   
    .CZ (NET_LR205),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (S25_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[0] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx3369z6 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[0] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[0] ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx3369z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx39204z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TZ (NET_LR200),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[1] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx39204z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_master_reg_q[2].I1_R25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx39204z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[2] ),
    .F2 (NET_LR200),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .FZ (\u_AL4S3B_FPGA_IP.nx39204z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx3369z6 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx3369z6 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx3369z6 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx40201z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx3369z5 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_master_reg_q[3].I1_Q25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx40201z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[3] ),
    .F2 (NET_LR201),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .FZ (\u_AL4S3B_FPGA_IP.nx40201z1 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx3369z3 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx3369z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx3369z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx40201z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TBS (VCC),   
    .CZ (NET_LR201),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_master_reg_q[5].I1_P25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx42195z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[5] ),
    .F2 (NET_LR203),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42195z1 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx3369z3 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx3369z5 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx3369z5 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42195z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx42195z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TBS (VCC),   
    .CZ (NET_LR203),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[7].I1_O25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[7] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (O25_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (O25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx61926z2 ),
    .TBS (VCC),
    .CZ (O25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[10].I1_N25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_14_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_14_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[10] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N25_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx24367z7 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[9] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx24367z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[10].I1_M25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[10] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M25_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24367z6 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[10] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[11] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx4423z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[10] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z6 ),
    .TBS (VCC),
    .CZ (M25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[12].I1_L25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[12] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[12] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[13] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z12 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[12] ),
    .TZ (L25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[12] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z11 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z6 ),   
    .CZ (L25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[15].I1_K25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_11_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[15] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),   
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[14] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[15] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z13 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K25_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (K25_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[17].I1_J25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_10_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[17] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J25_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx24367z5 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[16] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[17] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx10405z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[19].I1_I25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_9_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[19] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[18] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[19] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z15 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[19] ),
    .TZ (I25_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[19] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[18] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx10405z2 ),
    .CZ (I25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H25_QZ_),
    .F2 (NET_LR44),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[16] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13398z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx24367z5 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24367z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx24367z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[17] ),
    .TZ (NET_LR44),   
    .BSL (\u_AL4S3B_FPGA_IP.nx24367z14 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z15 ),
    .TBS (VCC),
    .CZ (NET_LR43),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[21].I1_G25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_7_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[21] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[20] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[21] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z16 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[21] ),
    .TZ (G25_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[21] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[20] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx13398z2 ),
    .CZ (G25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[22].I1_F25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[22] ),
    .F2 (NET_LR43),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx24367z16 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[22] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z4 ),
    .TBS (VCC),
    .CZ (F25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[24].I1_E25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[24] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (E25_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[24] ),
    .TZ (E25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[24] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z17 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z4 ),   
    .CZ (E25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[23].I1_D25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[23] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[22] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[23] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z17 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[23] ),
    .TZ (D25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[23] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[22] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z4 ),
    .CZ (D25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[27].I1_C25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_3_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_3_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[27] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[26] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[27] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z19 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[27] ),
    .TZ (C25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[27] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[26] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx11211z2 ),
    .CZ (C25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[28].I1_B25_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_2_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[28] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (B25_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[28] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z3 ),
    .TBS (VCC),
    .CZ (B25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[2].I1_AE24_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AE24_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx44931z3 ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[2] ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx50913z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx45928z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .TBS (VCC),
    .CZ (AE24_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD24_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD24_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx46925z3 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx46925z3 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx23677z16 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23677z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50913z5 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[0].I1_AC24_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx5358z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx5358z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx50913z4 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50913z4 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx50913z4 ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx50913z4 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx23677z14 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx23677z13 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx23677z11 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx23677z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z13 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AB24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB24_QZ_),
    .F2 (GND),
    .F1 (NET_LR138),
    .FS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51910z3 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx23677z15 ),
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx13628z8 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx23677z17 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx23677z10 ),
    .TBS (VCC),
    .CZ (NET_LR137),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[8].I1_AA24_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[6] ),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z22 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50913z3 ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[8] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[8] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[8] ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[9] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_add10_5i2.nx45949z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_5n7s1[9] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .TBS (VCC),
    .CZ (AA24_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z24_QZ_),
    .F2 (GND),
    .F1 (NET_LR137),
    .FS (\u_AL4S3B_FPGA_IP.nx23677z20 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx23677z9 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50913z3 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50913z3 ),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx50913z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .TZ (Z24_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx23677z9 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx23677z5 ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y24_QZ_),
    .F2 (GND),
    .F1 (NET_LR140),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx34551z3 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[1] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx23677z7 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23677z20 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[3] ),   
    .TBS (VCC),
    .CZ (NET_LR140),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_tap_cnt_index_reg_q[1].I1_X24_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28172z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X24_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[0] ),   
    .TBS (VCC),
    .CZ (X24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_23_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_23_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .F2 (\WBs_ADR[10] ),   
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z9 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx34967z3 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx34967z3 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx34967z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34967z5 ),
    .TBS (VCC),
    .CZ (W24_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_local_reg_q[6].I1_V24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[6] ),
    .F2 (\WBs_ADR[6] ),   
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[6] ),
    .TZ (V24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx65314z4 ),
    .CZ (V24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U24_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U24_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx65314z5 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx65314z6 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx65314z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[5] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx65314z4 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_local_reg_q[0].I1_T24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[0] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[0] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx65314z6 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx65314z3 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[0] ),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[0] ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx14029z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TBS (VCC),
    .CZ (T24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_master_reg_q[0].I1_S24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_19_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[0] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S24_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx3369z3 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TBS (VCC),
    .CZ (S24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[5].I1_R24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (R24_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[5] ),
    .TZ (R24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[4] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z9 ),
    .CZ (R24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[5].I1_Q24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[5] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q24_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx24367z9 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[5] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx24367z8 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_master_reg_q[4].I1_P24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx41198z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[4] ),
    .F2 (NET_LR202),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .FZ (\u_AL4S3B_FPGA_IP.nx41198z1 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx3369z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx41198z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[7] ),
    .TZ (NET_LR202),
    .BSL (\u_AL4S3B_FPGA_IP.nx3369z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_master[4] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx41198z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[6].I1_O24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[6] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx24367z8 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx61926z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24367z8 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx24367z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z8 ),
    .TBS (VCC),
    .CZ (O24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[9].I1_N24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_14_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_14_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[9] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (N24_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[9] ),
    .TZ (N24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[9] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[8] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z7 ),
    .CZ (N24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[11].I1_M24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[11] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M24_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[11] ),
    .TZ (M24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[10] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z6 ),
    .CZ (M24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[13].I1_L24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_12_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[13] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),   
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[10] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[11] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z11 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16198z6 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (L24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[10] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[11] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx61790z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[13].I1_K24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[13] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (K24_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[13] ),
    .TZ (K24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[13] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[12] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx61790z2 ),
    .CZ (K24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[17].I1_J24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[17] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (J24_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[17] ),
    .TZ (J24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[17] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[16] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z5 ),
    .CZ (J24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[16].I1_I24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[16] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[16] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[17] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z14 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16198z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx16198z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16198z15 ),
    .TZ (NET_LR51),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[16] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z5 ),
    .TBS (VCC),
    .CZ (I24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[18].I1_H24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_8_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[18] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (H24_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[18] ),
    .TZ (H24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[18] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z14 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z5 ),   
    .CZ (H24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[20].I1_G24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[20] ),
    .F2 (NET_LR51),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx16198z16 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (G24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[20] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx5229z2 ),
    .TBS (VCC),
    .CZ (G24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[23].I1_F24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[23] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F24_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16198z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[22] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[23] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx9217z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[25].I1_E24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[25] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[24] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[25] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z18 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[25] ),
    .TZ (E24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[25] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[24] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx9217z2 ),
    .CZ (E24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[26].I1_D24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[26] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[26] ),
    .F2 (NET_LR50),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[22] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx11211z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16198z4 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16198z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx16198z17 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16198z18 ),
    .TZ (NET_LR49),
    .BSL (\u_AL4S3B_FPGA_IP.nx16198z18 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[23] ),
    .TBS (VCC),
    .CZ (NET_LR50),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[27].I1_C24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_3_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_3_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[27] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ),
    .F2 (NET_LR49),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx16198z19 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z3 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (C24_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (C24_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[29].I1_B24_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_2_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[29] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (B24_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[29] ),
    .TZ (B24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[29] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[28] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z3 ),
    .CZ (B24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE23_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE23_FZ_),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx45928z3 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx45928z3 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .TZ (AE23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx45928z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx44931z3 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z16 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD23_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD23_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx50913z5 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50913z5 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50913z5 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx50913z5 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx23677z12 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx23677z12 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx44931z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23677z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z12 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AC23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC23_QZ_),
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ),
    .TZ (AC23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .TBS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z14 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_dat_addr_sig[9].I1_AB23_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_dat_addr_sig[9] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx5358z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_dat_addr_sig[9] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_dat_addr_sig[9] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[9] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[9] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx51910z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),
    .TBS (VCC),
    .CZ (AB23_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AA23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA23_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z20 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .TZ (AA23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .TBS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[7] ),
    .CZ (NET_LR187),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Z23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z23_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx23677z4 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx23677z21 ),
    .FZ (NET_LR136),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[7] ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_dat_addr_sig[9] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx23677z7 ),
    .TZ (Z23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_dat_addr_sig[9] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx23677z7 ),
    .TBS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z21 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_tap_cnt_index_reg_q[3].I1_Y23_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_25_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28172z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[1].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx25181z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx25181z3 ),
    .TBS (VCC),
    .CZ (Y23_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_tap_cnt_index_reg_q[2].I1_X23_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28172z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx26178z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx25181z2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx26178z2 ),
    .TBS (VCC),
    .CZ (X23_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_23_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_23_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .F2 (\WBs_ADR[5] ),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z4 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W23_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx34967z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TBS (VCC),
    .CZ (W23_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_local_reg_q[4].I1_V23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx12035z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[4] ),
    .F2 (NET_LR207),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx12035z1 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx65314z3 ),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx65314z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx12035z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx12035z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TBS (VCC),   
    .CZ (NET_LR207),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_local_reg_q[5].I1_U23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx11038z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[5] ),
    .F2 (NET_LR208),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx11038z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65314z5 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx65314z5 ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx65314z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx11038z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TZ (NET_LR208),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[4] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx11038z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_bitcnt_local_reg_q[1].I1_T23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx15026z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[1] ),
    .F2 (NET_LR204),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx15026z1 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx65314z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx15026z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[7] ),
    .TZ (NET_LR204),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_bitcnt_local[1] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15026z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[4].I1_R23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (R23_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (R23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z9 ),
    .TBS (VCC),
    .CZ (R23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[9].I1_Q23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[9] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q23_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[9] ),
    .TZ (Q23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[9] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[8] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z7 ),
    .CZ (Q23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[8].I1_P23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[8] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (P23_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16198z7 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[8] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[9] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16198z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z7 ),
    .TBS (VCC),
    .CZ (P23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[9].I1_O23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[9] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O23_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z35 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z36 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z42 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (O23_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[9].I1_N23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_14_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_14_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[9] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .F2 (GND),
    .F1 (NET_LR155),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z50 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z36 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z8 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .TZ (NET_LR155),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (N23_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[10].I1_M23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[10] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[10] ),
    .F2 (NET_LR54),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[10] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63784z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16198z6 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[10] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z36 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx16198z12 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[11] ),
    .TBS (VCC),   
    .CZ (NET_LR54),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[14].I1_L23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[14] ),
    .F2 (NET_LR53),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx16198z13 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16198z6 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx16198z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16198z12 ),
    .TZ (NET_LR53),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[14] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63784z2 ),
    .TBS (VCC),
    .CZ (L23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[16].I1_K23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[16] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[16] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[12] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[13] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z12 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[16] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),
    .TZ (K23_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[16] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z27 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[16].I1_J23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_10_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[16] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J23_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),
    .TZ (J23_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[16] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z68 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[19].I1_I23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_9_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[19] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),   
    .F2 (NET_LR52),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[16] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx5229z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16198z5 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16198z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[16] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[17] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2236z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx16198z15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[17] ),
    .TBS (VCC),   
    .CZ (NET_LR52),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[19].I1_H23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_8_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[19] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[18] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[19] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z15 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[19] ),
    .TZ (H23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[19] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[18] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx2236z2 ),
    .CZ (H23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[21].I1_G23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[21] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[20] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[21] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z16 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[21] ),
    .TZ (G23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[21] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[20] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx5229z2 ),
    .CZ (G23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[23].I1_F23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_6_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[23] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F23_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[23] ),
    .TZ (F23_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[23] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[22] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z4 ),
    .CZ (F23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[22].I1_E23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_5_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[22] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (E23_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24367z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[22] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[23] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17386z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[22] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z4 ),
    .TBS (VCC),
    .CZ (E23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[24].I1_D23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_4_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[24] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[22] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[23] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z17 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[24] ),
    .TZ (D23_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[24] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z17 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z4 ),   
    .CZ (D23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[30].I1_C23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_3_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_3_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[30] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[28] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[29] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx15201z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[30] ),
    .TZ (C23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[30] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx15201z2 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z3 ),   
    .CZ (C23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[29].I1_B23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_2_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[29] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[29] ),
    .F2 (NET_LR48),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[28] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16198z3 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (B23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[29] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[30] ),
    .TBS (VCC),
    .CZ (NET_LR48),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE22_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE22_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ),
    .TZ (AE22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ),
    .TBS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx13628z13 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 AD22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD22_QZ_),
    .F2 (NET_LR212),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx13628z13 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z12 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z15 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx13628z15 ),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),
    .TZ (NET_LR212),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx44931z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 AC22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_29_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx42943z2 ),   
    .QDS (VCC),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_29_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .F2 (GND),
    .F1 (VCC),   
    .FS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42943z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .TZ (AC22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[0] ),
    .TBS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[1] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx13628z15 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_sum_cnt_sig_index[9].I1_AB22_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61921z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[9] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_laddr_thres_xed ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_laddr_thres_xed ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_dat_addr_sig[9] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx13628z17 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index_5n7s1[9] ),   
    .TBS (VCC),
    .CZ (AB22_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_laddr_thres_xed.I1_AA22_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx23677z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_laddr_thres_xed.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_laddr_thres_xed ),   
    .F2 (NET_LR187),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx13628z7 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z4 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),
    .BA1 (VCC),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx13628z7 ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[8] ),   
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .TZ (AA22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx13628z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[8] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx13628z20 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx13628z19 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_prev_fir_adr_msb.I1_Z22_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_26_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56555z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_prev_fir_adr_msb.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_prev_fir_adr_msb ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_sum_cnt_sig_index[9] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_prev_fir_adr_msb.N_11 ),   
    .BB2 (NET_LR136),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx23677z21 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx23677z22-INV ),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx23677z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx23677z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_prev_fir_adr_msb ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23677z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_tap_cnt_index_reg_q[4].I1_Y22_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_25_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28172z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[2].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx26178z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx23187z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx23187z3 ),
    .TBS (VCC),
    .CZ (Y22_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W22_QZ_),
    .F2 (\WBs_ADR[3] ),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx34967z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx34967z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx34967z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_decimator_last_dat_cnt_reg_q[5].I1_V22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V22_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[5] ),   
    .TZ (V22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx4710z4 ),
    .CZ (V22_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_decimator_last_dat_cnt_reg_q[4].I1_U22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U22_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx4710z4 ),
    .TBS (VCC),
    .CZ (U22_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[6].I1_T22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (T22_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z8 ),
    .TBS (VCC),
    .CZ (T22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[7].I1_S22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[7] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx16198z8 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx6757z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx6757z2 ),
    .TBS (VCC),
    .CZ (S22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[6].I1_R22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[6] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16198z8 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[7] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16198z7 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[2].I1_Q22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q22_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24367z10 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx24367z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z10 ),
    .TBS (VCC),
    .CZ (Q22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[7].I1_P22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[7] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z34 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z43 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[6].I1_O22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[6] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx42317z42 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z43 ),
    .FZ (\NET_LR156-INV ),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx42317z43 ),
    .BA1 (VCC),   
    .TB2 (\NET_LR156-INV ),
    .TB1 (\NET_LR156-INV ),
    .TA2 (NET_LR157),
    .TA1 (\NET_LR156-INV ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z41 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z42 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z33 ),
    .TBS (VCC),
    .CZ (NET_LR157),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 N22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (N22_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx42317z46 ),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z42 ),
    .FZ (NET_LR152),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z6 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (NET_LR152),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z46 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z50 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z51 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z45 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z41 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z45 ),
    .TBS (VCC),
    .CZ (NET_LR150),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[11].I1_M22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[11] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx42317z9 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z47 ),
    .FZ (\NET_LR153-INV ),
    .BB2 (\NET_LR153-INV ),
    .BB1 (\NET_LR153-INV ),
    .BA2 (NET_LR154),
    .BA1 (\NET_LR153-INV ),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.nx42317z47 ),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z9 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z48 ),   
    .TZ (NET_LR154),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[10] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z46 ),
    .BBS2 (VCC),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[15].I1_L22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[15] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[14] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[15] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z13 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[15] ),
    .TZ (L22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[15] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[14] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx63784z2 ),
    .CZ (L22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[15].I1_K22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[15] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),
    .F2 (GND),
    .F1 (NET_LR148),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z65 ),
    .FZ (NET_LR147),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx42317z10 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z66 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z10 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z27 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z65 ),   
    .BSL (NET_LR147),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z68 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z4 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[17].I1_J22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[17] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ),
    .TZ (J22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[18] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z70 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[18].I1_I22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_9_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[18] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[18] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ),
    .TZ (I22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[18] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z25 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[20].I1_G22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_7_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[20] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ),
    .TZ (G22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[20] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z72 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[23].I1_F22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_6_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[23] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ),
    .TZ (F22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[24] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z76 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[25].I1_E22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_5_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[25] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (E22_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[25] ),
    .TZ (E22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[25] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[24] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx17386z2 ),
    .CZ (E22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[25].I1_D22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_4_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[25] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),   
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[24] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[25] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z18 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx24367z4 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24367z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx24367z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[23] ),
    .TZ (NET_LR42),   
    .BSL (\u_AL4S3B_FPGA_IP.nx24367z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z18 ),
    .TBS (VCC),
    .CZ (NET_LR41),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[26].I1_C22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_3_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_3_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[26] ),
    .F2 (NET_LR42),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[22] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx19380z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (C22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[26] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19380z2 ),
    .TBS (VCC),
    .CZ (C22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[27].I1_B22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_2_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[27] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[26] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[27] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z19 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[27] ),
    .TZ (B22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[27] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[26] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx19380z2 ),
    .CZ (B22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[28].I1_A22_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_1_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_1_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[28] ),
    .F2 (NET_LR41),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx24367z19 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (A22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[28] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z3 ),
    .TBS (VCC),
    .CZ (A22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE21_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE21_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ),
    .TZ (AE21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[2] ),
    .TBS (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[3] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx13628z10 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AD21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD21_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx38955z4 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .FZ (NET_LR55),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx13628z3 ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),
    .TZ (AD21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx13628z10 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx13628z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_29_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_29_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .F2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38955z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx38955z4 ),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx38955z4 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx13628z12 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z17 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx13628z11 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .TBS (VCC),
    .CZ (AC21_CZ_),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB21_QZ_),
    .F2 (NET_LR213),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx13628z4 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z3 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx13628z8 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx13628z8 ),
    .TB2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx13628z21 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_DATA_RaDDR_sig[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[5] ),
    .TBS (VCC),
    .CZ (NET_LR213),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA21_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_laddr_thres_xed.N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx13628z19 ),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z21 ),
    .TZ (AA21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx13628z21 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13628z22 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx13628z4 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z21_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23677z22-INV ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[6] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[4] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx34551z3 ),
    .TZ (NET_LR139),
    .BSL (NET_LR139),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[7] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_tap_cnt_index_reg_q[5].I1_Y21_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_25_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28172z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx23187z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23187z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx25181z2 ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx23187z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx21193z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx23187z2 ),
    .TBS (VCC),
    .CZ (Y21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_tap_cnt_index_reg_q[6].I1_X21_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28172z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X21_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx21193z3 ),
    .TBS (VCC),
    .CZ (X21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W21_QZ_),
    .F2 (\WBs_ADR[2] ),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W21_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (W21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_decimator_last_dat_cnt_reg_q[6].I1_V21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[6] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx4710z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx4710z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx4710z4 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx4710z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx4710z3 ),
    .TBS (VCC),
    .CZ (V21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_decimator_last_dat_cnt_reg_q[2].I1_U21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U21_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx4710z5 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx4710z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx4710z5 ),
    .TBS (VCC),
    .CZ (U21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[4].I1_T21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (T21_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16198z9 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16198z8 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z9 ),
    .TBS (VCC),
    .CZ (T21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[5].I1_S21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (S21_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[5] ),
    .TZ (S21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[4] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx16198z9 ),
    .CZ (S21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[5].I1_R21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[5] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R21_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (R21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z38 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[4].I1_Q21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[4] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),
    .F2 (NET_LR160),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z39 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z57 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z38 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx42317z38 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z38 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z37 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z39 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[8].I1_P21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[8] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[8] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx42317z7 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z37 ),
    .FZ (\NET_LR158-INV ),
    .BB2 (\NET_LR158-INV ),
    .BB1 (\NET_LR158-INV ),
    .BA2 (NET_LR159),
    .BA1 (\NET_LR158-INV ),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.nx42317z37 ),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z39 ),   
    .TZ (NET_LR159),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z6 ),
    .BBS2 (VCC),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[7].I1_O21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[7] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .F2 (NET_LR161),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z36 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z8 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z35 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z33 ),
    .TZ (NET_LR161),
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z58 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z33 ),   
    .TBS (VCC),
    .CZ (NET_LR160),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[8].I1_N21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_14_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_14_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[8] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z51 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z36 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z36 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z58 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z35 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[11].I1_M21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_13_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[11] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z32 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z32 ),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z48 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z32 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z47 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[14].I1_L21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[14] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),
    .TZ (L21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z29 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[14].I1_K21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_11_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[14] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),   
    .F2 (NET_LR198),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z29 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z91 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z10 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z27 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z27 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ),
    .TZ (NET_LR198),   
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z27 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z29 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z9 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[13].I1_J21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[13] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),
    .TZ (J21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z66 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[18].I1_I21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[18] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[18] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx42317z4 ),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z69 ),
    .FZ (NET_LR146),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z11 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z70 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z23 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z69 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z23 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z25 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z10 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[19].I1_H21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_8_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[19] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[20] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ),
    .TZ (H21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[20] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z23 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[20].I1_G21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[20] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[20] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G21_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx42317z11 ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z12 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z21 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z11 ),   
    .BSL (NET_LR146),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z72 ),
    .TBS (VCC),
    .CZ (NET_LR145),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[24].I1_F21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_6_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[24] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),   
    .F2 (GND),
    .F1 (NET_LR145),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z73 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[24] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ),
    .TZ (F21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[24] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z19 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[24].I1_E21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[24] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[24] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx42317z12 ),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z76 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z75 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z78 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx42317z75 ),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z77 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z3 ),
    .TZ (NET_LR144),
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z13 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z15 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z77 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[25].I1_D21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[25] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[26] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ),
    .TZ (D21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[26] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z17 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[26].I1_C21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_3_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_3_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[26] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ),
    .TZ (C21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[26] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z78 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[31].I1_B21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_2_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[31] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (B21_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[31] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z2 ),
    .TBS (VCC),
    .CZ (B21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[29].I1_A21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_1_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_1_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[29] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (A21_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[29] ),
    .TZ (A21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[29] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[28] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z3 ),
    .CZ (A21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_30_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_30_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[5].N_11 ),   
    .BB2 (NET_LR55),
    .BB1 (NET_LR55),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .TBS (VCC),
    .CZ (AD20_CZ_),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_29_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_29_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[4].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .TBS (VCC),
    .CZ (AC20_CZ_),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB20_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx61921z4-INV ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx61921z4-INV ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .TZ (AB20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx61921z4-INV ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx1407z2 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx61921z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_dat_load_seq_ctrl[1].I1_AA20_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2404z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_dat_load_seq_ctrl[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .FS (\u_AL4S3B_FPGA_IP.nx1407z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_dat_load_seq_ctrl[1].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[4] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[5] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[7] ),   
    .TZ (NET_LR135),
    .BSL (NET_LR135),
    .BAB (\u_AL4S3B_FPGA_IP.nx34551z3 ),
    .TBS (VCC),
    .CZ (NET_LR134),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Z20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z20_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56555z3-INV ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx56555z3-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx28172z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx56555z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_tap_cnt_index_reg_q[0].I1_Y20_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_25_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28172z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[0] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx34551z1 ),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2404z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx28172z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx28172z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_tap_cnt_index_reg_q[7].I1_X20_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28172z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[7] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx21193z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx21193z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25181z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx25181z2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx21193z2 ),
    .TBS (VCC),
    .CZ (X20_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_cnt_l_reg_q[4].I1_W20_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_23_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39092z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_cnt_l[4] ),   
    .F2 (\WBs_ADR[4] ),
    .F1 (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[2] ),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx23866z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx21422z1 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_cnt_l[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43080z2 ),
    .TBS (VCC),
    .CZ (W20_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_decimator_last_dat_cnt_reg_q[7].I1_V20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V20_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[5] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[7] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx16683z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx4710z2 ),
    .TBS (VCC),
    .CZ (V20_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_decimator_last_dat_cnt_reg_q[1].I1_U20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx4710z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[0] ),   
    .TBS (VCC),
    .CZ (U20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[1].I1_T20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (T20_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[0] ),
    .TBS (VCC),
    .CZ (T20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[0].I1_S20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[0] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[0] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ),
    .TZ (S20_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z60 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[4].I1_R20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[4] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[4] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R20_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx42317z63 ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z60 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z61 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z62 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z59 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z57 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z59 ),
    .TBS (VCC),
    .CZ (NET_LR149),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[3].I1_Q20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q20_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z62 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z62 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z90 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx378z2 ),
    .TBS (VCC),
    .CZ (Q20_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[1].I1_P20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[1] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[0] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z10 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[0] ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z64 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx378z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[1].I1_O20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (O20_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z34 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z34 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z93 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[0] ),
    .TBS (VCC),
    .CZ (O20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (N20_QZ_),
    .F2 (NET_LR150),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z52 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z5 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z64 ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z87 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z88 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z86 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z85 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z5 ),   
    .BAB (NET_LR149),
    .TBS (VCC),
    .CZ (NET_LR148),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[12].I1_M20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_13_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_13_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[12] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z31 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z64 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z31 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z32 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z86 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z32 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z9 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z8 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[12].I1_L20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[12] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z54 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx42317z54 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z12 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z90 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z85 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z84 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z53 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z9 ),
    .TBS (VCC),
    .CZ (NET_LR151),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_master_wordcnt_is_ahead.I1_K20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42317z94 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx42317z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.master_wordcnt_is_ahead_o ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (K20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z36 ),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z91 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z92 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z84 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z83 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z83 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z93 ),
    .TBS (VCC),
    .CZ (K20_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[18] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (J20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z16 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z16 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z15 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[18] ),
    .TBS (VCC),   
    .CZ (J20_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_local_wordcnt_is_ahead.I1_I20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx42317z94 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx42317z2 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.local_wordcnt_is_ahead_o ),
    .F2 (NET_LR143),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z25 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z92 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z15 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z15 ),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[30] ),
    .TA1 (GND),   
    .TSL (NET_LR151),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z52 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[18] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z14 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 H20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[20] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (H20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z14 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z14 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z13 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z13 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[20] ),
    .TBS (VCC),   
    .CZ (H20_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[21].I1_G20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_7_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[21] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z13 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z13 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z19 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z21 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z23 ),
    .TZ (NET_LR143),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[20] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z12 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[22].I1_F20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[22] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[22] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F20_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z74 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx42317z19 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z73 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[30] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z14 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[30].I1_E20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[30] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[30] ),
    .F2 (VCC),
    .F1 (NET_LR144),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z79 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z13 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z14 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z14 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[29] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z13 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx42317z15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx42317z17 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z12 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[28] ),
    .F2 (NET_LR210),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx42317z14 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx42317z79 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42317z14 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[29] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z53 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[28] ),
    .TBS (VCC),   
    .CZ (D20_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[28].I1_C20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_3_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_3_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[28] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[28] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[28] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ),
    .TZ (C20_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[28] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z15 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[27].I1_B20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_2_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[27] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B20_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ),
    .TZ (B20_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[28] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z80 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[30].I1_A20_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_1_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_1_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[30] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[28] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[29] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx23370z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[30] ),
    .TZ (A20_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[30] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx23370z2 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx24367z3 ),   
    .CZ (A20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AE19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE19_QZ_),
    .F2 (NET_LR184),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[13] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z24 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR184),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AE19_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[6].I1_AD19_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55435z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[6] ),   
    .F2 (NET_LR175),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z33 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR175),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AD19_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_29_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_BR0_0_CANDBR_29_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[6].N_11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AC19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIR_RXRAM_w_Addr_sig[1] ),
    .TBS (VCC),
    .CZ (AC19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_dat_load_seq_ctrl[0].I1_AB19_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2404z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2404z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx34551z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx55435z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .TBS (VCC),
    .CZ (AB19_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_push_sig.I1_AA19_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx1407z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_push_sig ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx1407z2 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (NET_LR134),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_mul_valid_sig[0] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13391z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_indata_rd_en_o ),   
    .TZ (NET_LR133),
    .BSL (\u_AL4S3B_FPGA_IP.nx13391z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13391z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42937z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_fsm[3].I1_Z19_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_26_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx34551z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx34551z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2404z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx13391z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_fsm[2].I1_Y19_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_25_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.nx35548z4 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_tap_cnt_index[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_fsm_2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[0].N_11 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx36545z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx35548z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .TBS (VCC),
    .CZ (Y19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_fsm[1].I1_X19_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx36545z3 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_FIR_ena_sig ),   
    .TBS (VCC),
    .CZ (X19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_cnt_l_reg_q[3].I1_W19_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_23_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39092z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx43080z5 ),
    .F2 (\u_AL4S3B_FPGA_IP.nx43080z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx43080z5 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx43080z2 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx43080z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43080z3 ),
    .TBS (VCC),
    .CZ (W19_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_deci_done.I1_V19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_22_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[0] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[4] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (V19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx16683z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16683z3 ),
    .TBS (VCC),
    .CZ (V19_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_decimator_last_dat_cnt_reg_q[0].I1_U19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx11689z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx11689z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[1] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx8698z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16683z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[2].I1_T19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (T19_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (T19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16198z10 ),
    .TBS (VCC),
    .CZ (T19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[1].I1_S19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[1] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[0] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16198z10 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16198z10 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[0] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2769z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16198z9 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[2].I1_R19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[2] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ),
    .TZ (R19_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[3] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z63 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[2].I1_Q19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[2] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q19_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z61 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[3] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z62 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[0].I1_P19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_16_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_16_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[0] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[0] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ),
    .TZ (P19_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z88 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[0].I1_O19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_15_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx3369z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[0] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx3369z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx42317z34 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx42317z34 ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[8] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z34 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z33 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (N19_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N19_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z61 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z61 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z87 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z31 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M19_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M19_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z21 ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z21 ),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z32 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z20 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L19_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L19_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z19 ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z19 ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z20 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z20 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z19 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z18 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[16] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[16] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51257z6 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z18 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z18 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z17 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[16] ),
    .TBS (VCC),   
    .CZ (K19_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J19_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J19_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z17 ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z17 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx51257z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[16] ),
    .TZ (NET_LR224),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[16] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z16 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I19_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I19_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[18] ),
    .TZ (I19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[18] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[18] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx53251z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_master_sync.I1_H19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_8_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_8_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_master_sync.N_11 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (H19_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[20] ),
    .TZ (H19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[20] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[20] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx56244z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[21].I1_G19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_7_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[21] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[22] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ),
    .TZ (G19_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[22] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z21 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[22].I1_F19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_6_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_6_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[22] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ),
    .TZ (F19_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[22] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z74 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[30].I1_E19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_5_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_5_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[30] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E19_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[23] ),
    .TZ (E19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[23] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx59235z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[31].I1_D19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[31] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[31] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z7 ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z7 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z80 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z80 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[29] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .TZ (NET_LR210),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[26] ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 C19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_3_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[27] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (C19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z6 ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z6 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ),
    .TBS (VCC),   
    .CZ (C19_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[28].I1_B19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_2_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_2_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[28] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z5 ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z5 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[28] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z4 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_master_reg_q[31].I1_A19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_1_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_1_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3369z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[31] ),
    .F2 (NET_LR40),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[28] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx24367z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24367z3 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[29] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[30] ),
    .TZ (NET_LR40),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[31] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx24367z2 ),
    .TBS (VCC),
    .CZ (A19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE18_QZ_),
    .F2 (NET_LR179),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[8] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z29 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR179),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AE18_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[5].I1_AD18_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55435z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[5] ),   
    .F2 (NET_LR173),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z35 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR173),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AD18_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[0].I1_AC18_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55435z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[0] ),   
    .F2 (NET_LR178),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z30 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR178),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AC18_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_sum_done.I1_AB18_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx59495z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .F2 (NET_LR174),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z34 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR174),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx34551z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx59495z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_fsm[4].I1_AA18_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[3] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[4] ),   
    .F2 (VCC),
    .F1 (NET_LR133),
    .FS (\u_AL4S3B_FPGA_IP.nx13391z6 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36545z3 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx13391z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[4] ),   
    .TBS (VCC),
    .CZ (AA18_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_dummy_deci_data_push_r2.I1_Z18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_26_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_26_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_dummy_deci_data_push_r2 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_dummy_deci_data_push_r1 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_dummy_deci_data_push_r1 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_push_sig ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_dummy_deci_data_push_r2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx1671z61 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_odd_even_16_bit_write_marker ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .TBS (VCC),
    .CZ (Z18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_odd_even_16_bit_write_marker.I1_Y18_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_25_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx32538z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_odd_even_16_bit_write_marker ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx32538z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y18_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_odd_even_16_bit_write_marker ),   
    .TBS (VCC),
    .CZ (Y18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_FIR_ena_sig ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X18_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_fsm[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx36545z3 ),
    .TBS (VCC),
    .CZ (X18_CZ_),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_time_cnt_reg_q[3].I1_W18_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_23_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx49014z8 ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_push_sig ),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx54996z2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx49014z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx53002z2 ),   
    .TBS (VCC),
    .CZ (W18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_time_cnt_reg_q[5].I1_V18_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_22_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx49014z9 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V18_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx54996z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx49014z9 ),
    .TZ (V18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx49014z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51008z2 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx49014z5 ),
    .CZ (V18_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_modgen_counter_decimator_last_dat_cnt_reg_q[3].I1_U18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11689z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U18_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_decimator_last_dat_cnt[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx8698z2 ),
    .TBS (VCC),
    .CZ (U18_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[0].I1_T18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx65314z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[0] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx65314z1 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z30 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z30 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z29 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (T18_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_wordcnt_local_reg_q[3].I1_S18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65314z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (S18_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx18115z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2769z2 ),
    .TBS (VCC),
    .CZ (S18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_local[3].I1_R18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_local[3] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[3] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R18_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23100z6 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[3].I1_Q18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[3] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z29 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z29 ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z28 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z28 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z27 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z28 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (P18_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P18_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z27 ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z27 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z26 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (O18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[6] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[14] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49263z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z27 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ),
    .TBS (VCC),   
    .CZ (O18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[10] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (N18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[10] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx45275z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z23 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[10] ),
    .TBS (VCC),   
    .CZ (N18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[12] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z22 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z22 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z21 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z21 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ),
    .TBS (VCC),   
    .CZ (M18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[14] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[12] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx47269z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z19 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ),
    .TBS (VCC),   
    .CZ (L18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 K18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[15] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (K18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[18] ),
    .TB1 (VCC),   
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TAB (\WBs_ADR[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx53251z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z18 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),
    .TBS (VCC),   
    .CZ (K18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 J18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[17] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (J18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),
    .TB1 (VCC),   
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[3] ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TAB (\WBs_ADR[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54248z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z16 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ),
    .TBS (VCC),   
    .CZ (J18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 I18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I18_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I18_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[31] ),   
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),
    .BA1 (VCC),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx42317z95 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx42317z95 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[31] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[31] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42317z94 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),   
    .BAB (\WBs_ADR[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z21 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 H18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[19] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (H18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[19] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[20] ),
    .TB1 (VCC),   
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[4] ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TAB (\WBs_ADR[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx56244z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z14 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ),
    .TBS (VCC),   
    .CZ (H18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 G18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G18_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G18_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z11 ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z11 ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z12 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z12 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[22] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z10 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[23] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z10 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z10 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[23] ),
    .TBS (VCC),   
    .CZ (F18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 E18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[31] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (E18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[31] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[31] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[31] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[31] ),
    .TB2 (VCC),   
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[30] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[31] ),
    .TBS (VCC),   
    .CZ (E18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[31].I1_D18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_4_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_4_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[31] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[31] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D18_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[28] ),
    .TZ (D18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[28] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[28] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx64220z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 C18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C18_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C18_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[27] ),
    .TZ (C18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[27] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[27] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx63223z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 B18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_2_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[29] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (B18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z4 ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z4 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[29] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[29] ),
    .TBS (VCC),   
    .CZ (B18_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_wordcnt_shadow_master[29].I1_A18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_1_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_1_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_sync ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_master[29] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (A18_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[29] ),
    .TZ (A18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[29] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[29] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx65217z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AE17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AE17_QZ_),
    .F2 (NET_LR180),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[9] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z28 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),   
    .TBS (VCC),
    .CZ (NET_LR180),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[1].I1_AD17_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55435z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[1] ),   
    .F2 (NET_LR172),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z36 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR172),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AD17_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[4].I1_AC17_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55435z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[4] ),   
    .F2 (NET_LR186),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[15] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR186),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AC17_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx48476z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (\u_AL4S3B_FPGA_IP.nx45485z1 ),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[1] ),   
    .F2 (NET_LR171),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z37 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR171),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[1] ),   
    .TBS (VCC),
    .CZ (AB17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_I2S_ram_data_cntr[2].I1_AA17_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx45485z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx48476z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[2] ),   
    .F2 (NET_LR141),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx36545z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx45485z4 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx45485z4 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx45485z4 ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx45485z4 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[2] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[1] ),   
    .TZ (NET_LR141),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx45485z5 ),
    .TBS (VCC),
    .CZ (AA17_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_dummy_deci_data_push_r1.I1_Z17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_26_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_26_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx9663z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_dummy_deci_data_push_r1 ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_odd_even_16_bit_write_marker ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx9663z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z17_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Z17_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_time_cnt_reg_q[1].I1_Y17_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_25_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx49014z7 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y17_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx49014z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx54996z3 ),
    .TBS (VCC),
    .CZ (Y17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_clk_d3.I1_X17_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d2 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d3 ),
    .F2 (\u_AL4S3B_FPGA_IP.nx54996z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx49014z7 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx49014z6 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx54996z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx49014z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx53002z3 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx53002z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_I2S_last_ram_write_sync_firclk.I1_W17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_23_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_23_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49229z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx49229z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_last_ram_write_sync_firclk ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_FIR_ena_sig ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx49229z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx49014z6 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_FIR_ena_sig ),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .TAB (\u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49229z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx53002z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx49014z8 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx49014z5 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_time_cnt_reg_q[4].I1_V17_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_22_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx51008z2 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V17_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx49014z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx51008z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx49014z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49014z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx51008z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49014z5 ),
    .TBS (VCC),
    .CZ (V17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_time_cnt_reg_q[6].I1_U17_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_21_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx49014z10 ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx49014z4 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx49014z10 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx49014z3 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx49014z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49014z4 ),
    .TBS (VCC),
    .CZ (U17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[1] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ),
    .F1 (VCC),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z32 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z32 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z32 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z31 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z32 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ),
    .TBS (VCC),   
    .CZ (T17_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[0] ),
    .F2 (GND),   
    .F1 (NET_LR71),
    .FS (\u_AL4S3B_FPGA_IP.nx18115z5 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx18115z1 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z10 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx18115z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx18115z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ),
    .TBS (VCC),   
    .CZ (S17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable_master_sync.I1_R17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx16540z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_r2 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_sync ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx23100z4 ),
    .FS (\u_AL4S3B_FPGA_IP.nx23100z6 ),
    .FZ (NET_LR84),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z10 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx23100z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23100z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_r2 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_r1 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16540z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[4] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx21106z4 ),
    .FS (\u_AL4S3B_FPGA_IP.nx21106z6 ),
    .FZ (NET_LR79),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z10 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx21106z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21106z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z29 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[4] ),
    .TBS (VCC),   
    .CZ (Q17_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[7] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx52254z9 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21106z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z26 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),
    .TBS (VCC),   
    .CZ (P17_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (O17_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O17_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z25 ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z25 ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z26 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z26 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z25 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z24 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[9] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (N17_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z24 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z24 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z23 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z24 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .TBS (VCC),   
    .CZ (N17_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M17_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M17_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z23 ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z23 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[10] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z22 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_local_sync.I1_L17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_12_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_local_sync.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_sync ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L17_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .TZ (L17_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[10] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx45275z4 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx45275z3 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_local_r2.I1_K17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_r1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_r2 ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_r1 ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_r2 ),
    .FZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_local_sync.N_11 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[15] ),
    .TZ (K17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[15] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[15] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx50260z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_local_r1.I1_J17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_local_r1 ),
    .F2 (NET_LR224),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx51257z5 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51257z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[16] ),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[0] ),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[17] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52254z12 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),   
    .BAB (\WBs_ADR[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx51257z5 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_master_r1.I1_I17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_9_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_9_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_r1 ),
    .F2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[17] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx52254z8 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx52254z8 ),   
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx52254z9 ),
    .BA1 (VCC),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[17] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52254z14 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),   
    .BAB (\WBs_ADR[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52254z7 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_master_r2.I1_H17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_8_0_0),
    .QCK (bitclk_master_gclk_QMUX_BL2_0_CANDBL_8_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_r1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_r2 ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_r1 ),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy_master_r2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy_master_sync.N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[19] ),
    .TZ (H17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[19] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[19] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx54248z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 G17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[22] ),
    .F2 (\WBs_ADR[2] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z22 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[22] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58238z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z11 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[22] ),
    .TBS (VCC),   
    .CZ (G17_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 F17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F17_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F17_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z9 ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z9 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[24] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z8 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E17_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E17_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[31] ),
    .TZ (E17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[31] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[31] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z14 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[26] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (D17_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z8 ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z8 ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),
    .TZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[26] ),
    .TBS (VCC),   
    .CZ (D17_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 C17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_3_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[25] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (C17_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[26] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx62226z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ),
    .TBS (VCC),   
    .CZ (C17_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 B17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B17_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B17_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[25] ),
    .TZ (B17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[25] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[25] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx61229z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AF16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AF16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF16_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z28 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z28 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AF16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z27 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[4].I1_AE16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ),   
    .F2 (NET_LR185),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[14] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z23 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR185),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z28 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[4] ),   
    .TBS (VCC),
    .CZ (AE16_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[3].I1_AD16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55435z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD16_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z29 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z29 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ),   
    .TZ (NET_LR190),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[4] ),   
    .TBS (VCC),
    .CZ (NET_LR191),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[2].I1_AC16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55435z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_coef_addr_sig[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[2] ),   
    .F2 (NET_LR177),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z31 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR177),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AC16_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_I2S_ram_data_cntr[0].I1_AB16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx45485z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx48476z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_NOT_I2S_ram_data_cntr[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[0] ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_NOT_I2S_ram_data_cntr[0] ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk2 ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk2 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk2 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk2 ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk1 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx45485z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk1 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx48476z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_I2S_ram_data_cntr[3].I1_AA16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx45485z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx48476z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx45485z5 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx45485z4 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx45485z4 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx45485z4 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx45485z4 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[2] ),   
    .TZ (AA16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_data_cntr[2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx45485z5 ),
    .CZ (AA16_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_cnt_l_reg_q[1].I1_Z16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_26_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39092z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx41086z3 ),
    .F2 (VCC),
    .F1 (WB_RST_FPGA_QMUX_BR0_0_CANDBR_26_0_0),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx45485z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx21422z1 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx41086z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40089z2 ),   
    .TBS (VCC),
    .CZ (Z16_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_cnt_l_reg_q[2].I1_Y16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_25_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39092z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx43080z4 ),
    .F2 (\u_AL4S3B_FPGA_IP.nx40089z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx41086z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx41086z2 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx40089z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx41086z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx43080z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx43080z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx43080z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx41086z2 ),
    .TBS (VCC),
    .CZ (Y16_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_time_cnt_reg_q[0].I1_X16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx54996z3 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx54996z3 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx54996z3 ),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d3 ),
    .TBS (VCC),   
    .CZ (X16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_time_cnt_reg_q[2].I1_W16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_23_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx53002z3 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W16_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx53002z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49014z6 ),
    .TBS (VCC),
    .CZ (W16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_ws_d2.I1_V16_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_22_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_dl ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_d2 ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (V16_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx24097z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx24097z4 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (V16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable_local_sync.I1_U16_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_21_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13411z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_r2 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (U16_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_r2 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_r1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx13411z1 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (U16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable_local_r2.I1_T16_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_20_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_r1 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_r2 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T16_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[3] ),
    .TZ (T16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[3] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[3] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx20109z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable_local_r1.I1_S16_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_19_0_0),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_r1 ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx18115z2 ),
    .FS (\u_AL4S3B_FPGA_IP.nx18115z4 ),
    .FZ (NET_LR71),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z31 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z31 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx18115z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z30 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable_master_r2.I1_R16_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_r1 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_r2 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R16_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23100z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[5] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx22103z11 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TZ (NET_LR81),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z28 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ),
    .TBS (VCC),   
    .CZ (Q16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (P16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[8] ),
    .TZ (P16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[8] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[8] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx25094z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[8] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .FS (\WBs_ADR[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58238z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z25 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[8] ),
    .TBS (VCC),   
    .CZ (O16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (N16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .TZ (N16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65217z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[11] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx63223z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[11] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (M16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z6 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx45275z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[10] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx45275z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z22 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),
    .TBS (VCC),   
    .CZ (M16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[13] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (L16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx45275z1 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx45275z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx45275z3 ),
    .TZ (NET_LR89),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z20 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),
    .TBS (VCC),   
    .CZ (L16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_compute_timer_reg_q[2].I1_K16_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[2] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (K16_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47686z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx47686z2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx1677z27 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx45275z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[10] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx45275z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx47686z3 ),
    .TBS (VCC),
    .CZ (K16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_shadow_reg_copy.I1_J16_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_shadow_reg_copy ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (J16_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[2] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[10] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx62226z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx47686z2 ),
    .TBS (VCC),
    .CZ (J16_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I16_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .TZ (I16_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[14] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx49263z4 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx49263z3 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H16_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx58238z7 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx58238z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx58238z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58238z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[22] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx58238z6 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 G16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[21] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (G16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[23] ),
    .TB1 (VCC),   
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TAB (\WBs_ADR[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx59235z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z12 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ),
    .TBS (VCC),   
    .CZ (G16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 F16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[24] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[24] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z8 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[24] ),
    .TBS (VCC),   
    .CZ (F16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 E16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[30] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (E16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[24] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z12 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[30] ),
    .TBS (VCC),   
    .CZ (E16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D16_QZ_),
    .F2 (VCC),
    .F1 (NET_LR108),
    .FS (\u_AL4S3B_FPGA_IP.nx62226z11 ),
    .FZ (\WBs_RD_DAT[26] ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx62226z8 ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z4 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[26] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx62226z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx62226z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx62226z1 ),
    .TBS (VCC),
    .CZ (NET_LR108),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 C16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C16_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx63223z2 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z10 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z9 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[26] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx62226z8 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx63223z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63223z4 ),   
    .TBS (VCC),
    .CZ (NET_LR109),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 B16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[27] ),
    .TZ (B16_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[27] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[27] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx63223z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 A16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (A16_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[29] ),
    .TZ (A16_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[29] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[29] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx65217z6 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[3].I1_AF15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[3] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[3] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[3] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[3] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z29 ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z29 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z28 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z29 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[3] ),   
    .TBS (VCC),
    .CZ (AF15_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[10].I1_AE15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z22 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[10] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z21 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z22 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[10] ),   
    .TBS (VCC),
    .CZ (AE15_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[9].I1_AD15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ),   
    .F2 (NET_LR191),
    .F1 (NET_LR190),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z27 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z23 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[9] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z22 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z23 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[9] ),   
    .TBS (VCC),
    .CZ (AD15_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC15_QZ_),
    .F2 (NET_LR197),
    .F1 (NET_LR196),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[9] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z21 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z23 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z23 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .TZ (NET_LR196),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[10] ),   
    .TBS (VCC),
    .CZ (NET_LR197),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_I2S_ram_write_ena_sync_firclk2.I1_AB15_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_28_0_0),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_28_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk2 ),   
    .F2 (NET_LR195),
    .F1 (NET_LR194),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z23 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z25 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z25 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .TZ (NET_LR194),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .TBS (VCC),
    .CZ (NET_LR195),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[8].I1_AA15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[8] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z24 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[8] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z23 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z24 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[8] ),   
    .TBS (VCC),
    .CZ (AA15_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_cnt_l_reg_q[0].I1_Z15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_26_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39092z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx40089z2 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (Z15_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z15_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40089z2 ),
    .TBS (VCC),
    .CZ (Z15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_clk_dl.I1_Y15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_25_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (bitclk_master_gclk_QMUX_BR2_0_CANDBR_25_2_0),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_dl ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y15_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y15_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Y15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_clk_d2.I1_X15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_24_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_dl ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_clk_d2 ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (X15_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .TZ (X15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[7] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx24097z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_dll_2.I1_W15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_23_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll_1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll_2 ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (W15_FZ_),
    .BB2 (VCC),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_dl ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W15_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll_1 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx39092z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_reg_I2S_wMEM_WE_sig.I1_V15_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_22_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_22_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2S_wMEM_WE_sig ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V15_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_d2 ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24097z3 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx24097z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx24097z4 ),   
    .TZ (NET_LR85),
    .BSL (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll_2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_ws_dl ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx21422z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_modgen_counter_time_cnt_reg_q[7].I1_U15_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (WB_CLK_QMUX_BR3_0_CANDBR_21_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_time_cnt[7] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (U15_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx54996z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx20109z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx20109z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_time_cnt[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49014z3 ),
    .TBS (VCC),
    .CZ (U15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (T15_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx20109z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx20109z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx20109z5 ),
    .TZ (NET_LR76),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z30 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[3] ),
    .TBS (VCC),   
    .CZ (T15_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (S15_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx22103z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx22103z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff_sub32_66i1.nx20197z31 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ),
    .TBS (VCC),   
    .CZ (S15_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable_master_r1.I1_R15_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR0_0_CANDBR_18_0_0),
    .QCK (bitclk_master_gclk_QMUX_BR2_0_CANDBR_18_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_master_r1 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R15_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[2] ),
    .TZ (R15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[2] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[2] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx19112z9 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Q15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[5] ),
    .TZ (Q15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[5] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx22103z11 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (O15_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx62226z10 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .TZ (O15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65217z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[9] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx61229z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (N15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[5] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[9] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx26091z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TZ (NET_LR88),
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57241z7 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .TZ (M15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65217z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[12] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx64220z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z10 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx47269z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[12] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx47269z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[10] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx45275z4 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_compute_timer_reg_q[1].I1_K15_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL0_0_CANDBL_11_0_0),
    .QCK (bitclk_local_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[1] ),
    .F2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[0] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx47686z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47686z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx47686z2 ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx48683z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[0] ),
    .TBS (VCC),
    .CZ (K15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J15_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[3] ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx12607z3 ),
    .BB2 (WB_RST_FPGA_QMUX_BL0_0_CANDBL_10_0_0),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[1] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx40468z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx45692z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx40468z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx40468z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 I15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[1] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx1677z27 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx49263z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49263z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx45692z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx12607z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42317z95 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 H15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H15_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[14] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z10 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx1677z8 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (H15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 G15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),
    .TZ (G15_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[30] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx1677z8 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx1677z7 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .TZ (F15_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z24 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[21] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx57241z7 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx57241z6 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E15_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx60232z10 ),
    .FS (\u_AL4S3B_FPGA_IP.nx60232z12 ),
    .FZ (NET_LR106),
    .BB2 (\u_AL4S3B_FPGA_IP.nx64220z2 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z10 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx60232z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[24] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx64220z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx64220z4 ),
    .TBS (VCC),
    .CZ (NET_LR110),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[28] ),
    .TZ (D15_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[28] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[28] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx64220z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 C15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[25] ),
    .TZ (C15_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[25] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[25] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx61229z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 B15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[29] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx61229z2 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx61229z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx61229z4 ),   
    .TZ (NET_LR107),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[30] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z6 ),
    .TBS (VCC),
    .CZ (NET_LR29),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 A15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (A15_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx65217z2 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx65217z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx65217z6 ),   
    .TZ (NET_LR111),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[29] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z6 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64308z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AF14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AF14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF14_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z30 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z30 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AF14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z29 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[11].I1_AE14_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE14_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z21 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[11] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z20 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z21 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[11] ),   
    .TBS (VCC),
    .CZ (AE14_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[12].I1_AD14_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD14_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z20 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[12] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z19 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z20 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[12] ),   
    .TBS (VCC),
    .CZ (AD14_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC14_FZ_),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z21 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z21 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .TZ (AC14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[11] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[12] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .CZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z19 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[4].I1_AB14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[4] ),   
    .F2 (NET_LR193),
    .F1 (NET_LR192),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z25 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z27 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z27 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .TZ (NET_LR192),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .TBS (VCC),
    .CZ (NET_LR193),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA14_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[12] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx24097z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AA14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[7].I1_Z14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[7] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z14_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx49263z9 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx21106z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21106z1 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Z14_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[4].I1_Y14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y14_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[4] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx60232z2 ),
    .TZ (Y14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx60232z2 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx21106z9 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx21106z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[7].I1_X14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_24_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[7] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X14_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[4] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TZ (X14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[4] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx56244z1 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_dll_1.I1_W14_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_TR2_0_CANDTR_23_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll_1 ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (W14_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TZ (W14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[7] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx59235z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_dll.I1_V14_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .QCK (bitclk_master_gclk_QMUX_TR2_0_CANDTR_22_2_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (VCC),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_i2s_dll ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (V14_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx21106z1 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx21106z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx21106z3 ),
    .TZ (NET_LR78),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (V14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_reg_i2s_dis_o.I1_U14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_rx_time_cnt[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U14_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[7] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .TZ (U14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx25094z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50260z6 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[7] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx24097z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T14_QZ_),
    .F2 (WB_RST_FPGA_QMUX_TR0_0_CANDTR_20_0_0),
    .F1 (VCC),   
    .FS (\u_AL4S3B_FPGA_IP.I2S_S_EN ),
    .FZ (\u_AL4S3B_FPGA_IP.nx49014z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[1] ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),
    .TZ (T14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx62226z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[1] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx18115z24 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (S14_QZ_),
    .F2 (GND),
    .F1 (NET_LR84),
    .FS (\u_AL4S3B_FPGA_IP.nx23100z7 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx23100z3 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx18115z24 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx18115z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx18115z1 ),
    .TZ (\WBs_RD_DAT[1] ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (S14_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[4] ),
    .F2 (GND),   
    .F1 (NET_LR79),
    .FS (\u_AL4S3B_FPGA_IP.nx21106z7 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx21106z3 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21106z7 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[14].I1_Q14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_17_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[14] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[14] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q14_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21106z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[7] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (P14_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\WBs_ADR[5] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z6 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx49263z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[14] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx49263z1 ),
    .BSL (\WBs_ADR[6] ),   
    .BAB (\WBs_ADR[7] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[10].I1_O14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (WB_CLK_CANDTL_15_3_0),   
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[10] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[10] ),   
    .F2 (NET_LR85),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx24097z6 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx24097z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[7] ),
    .TZ (O14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[7] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[7] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx24097z6 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_enable_master_r2.I1_N14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_master_gclk_CANDTL_14_2_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master_r1 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master_r2 ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (N14_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[9] ),
    .TZ (N14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[9] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[9] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx26091z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[10].I1_M14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (WB_CLK_CANDTL_13_3_0),   
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[10] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[10] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M14_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .TZ (M14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65217z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1677z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[13] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx65217z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_fll_state[0].I1_L14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (bitclk_local_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L14_FZ_),
    .BB2 (NET_LR115),
    .BB1 (\u_AL4S3B_FPGA_IP.nx20035z4 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx19038z16 ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx20035z4 ),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_enable_local_sync ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z2 ),
    .TZ (NET_LR115),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),
    .TBS (VCC),
    .CZ (L14_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_compute_timer_reg_q[0].I1_K14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (bitclk_local_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx47686z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx48683z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx20035z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx45692z1 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_compute_timer_reg_q[3].I1_J14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (bitclk_local_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J14_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47686z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx47686z2 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx1677z9 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[8] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z14 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx48683z2 ),
    .TBS (VCC),
    .CZ (J14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I14_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx12607z2 ),
    .FS (WB_RST_FPGA_CANDTL_9_0_0),
    .FZ (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx45692z1 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx49263z1 ),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx49263z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx49263z3 ),
    .TZ (NET_LR95),
    .BSL (\u_AL4S3B_FPGA_IP.nx12607z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_compute_timer[1] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx12607z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_load_master_r1.I1_H14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (bitclk_master_gclk_CANDTL_8_2_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master_r1 ),   
    .F2 (NET_LR220),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx56244z3 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56244z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx56244z1 ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx56244z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx56244z2 ),   
    .TZ (NET_LR103),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (H14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 G14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G14_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx59235z2 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx1677z27 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z26 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[30] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx1677z25 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx59235z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx59235z3 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx59235z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F14_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx1677z27 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx57241z9 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[21] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx57241z8 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[22] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx58238z11 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E14_QZ_),
    .F2 (NET_LR219),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx59235z4 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx59235z3 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[21] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57241z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[30] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx1677z26 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[25].I1_D14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (bitclk_local_CANDTL_4_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[25] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (D14_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[25] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[25] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[25] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[25] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z6 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[10] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx62226z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z7 ),
    .TBS (VCC),
    .CZ (D14_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[28].I1_C14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (bitclk_local_CANDTL_3_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ),
    .F2 (GND),
    .F1 (NET_LR30),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[25] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z6 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[28] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[28] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[25] ),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[26] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[27] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z22 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z6 ),
    .TBS (VCC),
    .CZ (C14_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 B14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B14_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[29] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx19038z21 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z22 ),
    .TZ (NET_LR126),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[30] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[31] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19038z21 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[30].I1_A14_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (bitclk_local_CANDTL_1_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[30] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (A14_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[30] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[30] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[30] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[30] ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64308z5 ),
    .TBS (VCC),
    .CZ (A14_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[2].I1_AF13_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF13_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[2] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[2] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[2] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[2] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z31 ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z31 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z30 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z30 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[2] ),   
    .TBS (VCC),
    .CZ (AF13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[1].I1_AE13_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z31 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[1] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[1] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[1] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR176),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z31 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[1] ),   
    .TBS (VCC),
    .CZ (AE13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[12].I1_AD13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_30_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[12] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[12] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .F1 (NET_LR189),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z29 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[1] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR183),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[2] ),   
    .TBS (VCC),
    .CZ (NET_LR189),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[14].I1_AC13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_29_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[14] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[14] ),   
    .F2 (NET_LR181),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[10] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z27 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR181),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z19 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z18 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[0].I1_AB13_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[0] ),   
    .F2 (NET_LR182),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[11] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z26 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx15387z2 ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx13628z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13628z18 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx13628z11 ),
    .TZ (NET_LR182),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[0] ),   
    .TBS (VCC),
    .CZ (AB13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[9].I1_AA13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[9] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[9] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA13_FZ_),   
    .BB2 (\WBs_ADR[12] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[12] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\WBs_ADR[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx20109z4 ),
    .BSL (\WBs_ADR[14] ),   
    .BAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[5] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx22103z3 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_I2S_ram_write_ena_sync_firclk1.I1_Z13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk0 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk1 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z13_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21106z2 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Z13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[6].I1_Y13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[6] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y13_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[6] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx60232z2 ),
    .TZ (Y13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx60232z2 ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx23100z9 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx23100z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 X13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X13_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X13_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[4] ),
    .TZ (X13_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[4] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx3054z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_I2S_ram_write_ena_sync_firclk0.I1_W13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_i2s_wr_toggle ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_I2S_ram_write_ena_sync_firclk0 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[6] ),
    .TZ (W13_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[6] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[6] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx3054z9 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_i2s_wr_toggle.I1_V13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (bitclk_master_gclk_QMUX_TR2_0_CANDTR_22_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15822z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_i2s_wr_toggle ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_i2s_wr_toggle ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_i2s_wr_toggle ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_i2s_wr_toggle ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[6] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TZ (V13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[6] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx58238z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U13_QZ_),
    .F2 (GND),
    .F1 (NET_LR112),
    .FS (\WBs_ADR[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BB2 (\WBs_ADR[3] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx23100z1 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx23100z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx23100z3 ),
    .TZ (NET_LR83),
    .BSL (\WBs_ADR[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z16 ),
    .TBS (VCC),
    .CZ (NET_LR112),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[9].I1_T13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_20_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_20_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[9] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[9] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[5] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx22103z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx65217z3 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx25094z3 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx22103z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[5] ),
    .TZ (NET_LR228),   
    .BSL (\u_AL4S3B_FPGA_IP.nx26091z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[9] ),   
    .TBS (VCC),
    .CZ (NET_LR227),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[5] ),
    .F2 (NET_LR228),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx22103z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx22103z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx60901z5 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23100z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx1677z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[5].I1_R13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (bitclk_master_gclk_QMUX_TR2_0_CANDTR_18_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (R13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[5] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[5] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[5] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[5] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[3] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx37727z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx39721z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx39721z2 ),
    .TBS (VCC),
    .CZ (R13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[4].I1_Q13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_TR2_0_CANDTR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[4] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[4] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[4] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[4] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[14] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx1677z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z6 ),
    .TBS (VCC),
    .CZ (Q13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[6] ),
    .F2 (GND),   
    .F1 (NET_LR62),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51758z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[4] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[5] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51758z6 ),
    .TZ (NET_LR62),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z6 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx40718z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[7].I1_O13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (bitclk_master_gclk_CANDTL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[7] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (O13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[7] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[7] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[7] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[7] ),
    .TB2 (\WBs_ADR[12] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[14] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49263z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z5 ),
    .TBS (VCC),
    .CZ (O13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_enable_master.I1_N13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_master_gclk_CANDTL_14_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5961z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master_r2 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master ),
    .F2 (VCC),   
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master ),
    .FZ (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx1677z3 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master_r2 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master_r1 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx5961z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx1677z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx1677z1 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[12].I1_M13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (WB_CLK_CANDTL_13_3_0),   
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[12] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[12] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M13_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[11] ),
    .TZ (M13_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[11] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[11] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx46272z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_fll_state[1].I1_L13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (bitclk_local_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_enable.N_11 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx19038z2 ),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx19038z16 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z6 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx47269z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[12] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx47269z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),
    .TBS (VCC),
    .CZ (L13_CZ_),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_load.I1_K13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (bitclk_local_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K13_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx19199z4 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx19199z4 ),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[12] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx47269z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[0] ),
    .TBS (VCC),
    .CZ (K13_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_load_r1.I1_J13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (bitclk_local_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_r1 ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_r1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx19199z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[13] ),
    .TZ (J13_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[13] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_local[13] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx48266z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_load_master_r2.I1_I13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (bitclk_master_gclk_CANDTL_9_2_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_r1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master_r2 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I13_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z10 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[14] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49263z4 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (I13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_load_master.I1_H13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (bitclk_master_gclk_CANDTL_8_2_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_load_master.N_11 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master_r2 ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master_r1 ),
    .FZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_load_master.N_11 ),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx58238z3 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\WBs_ADR[15] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\WBs_ADR[16] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z17 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx1677z27 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BAB (\u_AL4S3B_FPGA_IP.nx58238z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58238z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G13_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G13_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx58238z8 ),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx1677z25 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx1677z1 ),
    .TZ (\WBs_RD_DAT[30] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx58238z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx58238z1 ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[22] ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F13_QZ_),
    .F2 (GND),
    .F1 (NET_LR104),
    .FS (\u_AL4S3B_FPGA_IP.nx58238z11 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx58238z8 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx1677z5 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx57241z8 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx57241z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx57241z1 ),
    .TZ (\WBs_RD_DAT[21] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[30] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx1677z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[26].I1_E13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (bitclk_local_CANDTL_5_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[26] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (E13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[26] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[26] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[26] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[26] ),
    .TB2 (GND),
    .TB1 (\WBs_ADR[15] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[16] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx1677z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx3759z2 ),
    .TBS (VCC),
    .CZ (E13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D13_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D13_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[25] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z19 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[26] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx62226z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[26] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z7 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2762z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[27].I1_C13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (bitclk_local_CANDTL_3_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[27] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (C13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[27] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[27] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[27] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[27] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[26] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[27] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z7 ),
    .TZ (NET_LR30),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2762z2 ),
    .TBS (VCC),
    .CZ (C13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[31].I1_B13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (bitclk_local_CANDTL_2_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[31] ),
    .QDS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[31] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (B13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[27] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[28] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2762z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx768z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[31] ),
    .BAB (NET_LR29),
    .TBS (VCC),
    .CZ (B13_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[29].I1_A13_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (bitclk_local_CANDTL_1_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[29] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (A13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[29] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[29] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[29] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[29] ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx768z2 ),
    .TBS (VCC),
    .CZ (A13_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[5].I1_AF12_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF12_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[5] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z27 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z26 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z27 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[5] ),   
    .TBS (VCC),
    .CZ (AF12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[6].I1_AE12_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .F2 (NET_LR176),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[5] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z32 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[6] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z26 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[6] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z25 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z26 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[6] ),   
    .TBS (VCC),
    .CZ (AE12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[13].I1_AD12_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ),   
    .F2 (NET_LR183),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FIR_RD_DATA_sig[12] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx13628z25 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[13] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z19 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[13] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z18 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z19 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[13] ),   
    .TBS (VCC),
    .CZ (AD12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[14].I1_AC12_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC12_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z18 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[14] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z17 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z18 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[14] ),   
    .TBS (VCC),
    .CZ (AC12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[7].I1_AB12_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB12_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[7] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z25 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[7] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z24 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z25 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[7] ),   
    .TBS (VCC),
    .CZ (AB12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA12_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[12] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19112z8 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AA12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[6].I1_Z12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[6] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z12_FZ_),
    .BB2 (GND),
    .BB1 (\WBs_ADR[13] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx49263z9 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx23100z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23100z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23100z9 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y12_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TZ (Y12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[3] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx54248z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[4].I1_X12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[4] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx55765z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx56762z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx55765z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57759z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx56762z2 ),
    .TBS (VCC),
    .CZ (X12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[7].I1_W12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx59753z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx60750z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx57759z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx59753z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx59753z2 ),
    .TBS (VCC),
    .CZ (W12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[5].I1_V12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx57759z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx58756z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx57241z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx57759z2 ),
    .TBS (VCC),
    .CZ (V12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U12_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[3] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .TZ (U12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx25094z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50260z6 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[3] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx20109z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[13].I1_T12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_20_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_20_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[13] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[13] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T12_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[0] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),
    .TZ (T12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx62226z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[0] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx17118z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[3] ),
    .F2 (GND),   
    .F1 (NET_LR230),
    .FS (\u_AL4S3B_FPGA_IP.nx18115z23 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx18115z6 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx62226z3 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx19112z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19112z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50260z6 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[1] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx18115z23 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[3].I1_R12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (bitclk_master_gclk_QMUX_TR2_0_CANDTR_18_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (R12_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[3] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[3] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[3] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[3] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx19112z7 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx19112z9 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19112z10 ),
    .TZ (NET_LR75),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx37727z2 ),
    .TBS (VCC),
    .CZ (R12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[1] ),
    .F2 (GND),   
    .F1 (NET_LR63),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51758z6 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[3] ),
    .TZ (NET_LR63),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37727z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[6].I1_P12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (bitclk_master_gclk_CANDTL_16_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (P12_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[6] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[6] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[6] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[6] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[6] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx40718z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx42712z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40718z2 ),
    .TBS (VCC),
    .CZ (P12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[8].I1_O12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (bitclk_master_gclk_CANDTL_15_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[8] ),
    .F2 (NET_LR83),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx23100z10 ),
    .FZ (\WBs_RD_DAT[6] ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[8] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[8] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[8] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[8] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z4 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx23100z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23100z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx42712z2 ),
    .TBS (VCC),
    .CZ (O12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_enable_master_r1.I1_N12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_master_gclk_CANDTL_14_2_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable_master_r1 ),   
    .F2 (NET_LR227),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx26091z2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx26091z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[9] ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[9] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TZ (N12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z15 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[9] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx26091z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_enable.I1_M12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (bitclk_local_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_cnt_enable.N_11 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M12_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[12] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[12] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),
    .TZ (M12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx62226z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[12] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx47269z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[10] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[10] ),   
    .F2 (NET_LR92),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx47269z8 ),   
    .FZ (\WBs_RD_DAT[12] ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx47269z1 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx47269z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx47269z6 ),
    .TZ (NET_LR92),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (L12_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[12] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[12] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K12_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[13] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[13] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TZ (K12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z15 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[13] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx48266z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J12_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[13] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx48266z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TZ (NET_LR94),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (J12_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_speedup_reg.I1_I12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (bitclk_local_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (dbg_int_speedup),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (I12_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx12607z2 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx12607z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.local_wordcnt_is_ahead_o ),
    .TZ (\u_AL4S3B_FPGA_IP.nx32280z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ),
    .BAB (\u_AL4S3B_FPGA_IP.master_wordcnt_is_ahead_o ),
    .TBS (VCC),
    .CZ (I12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[21].I1_H12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (bitclk_master_gclk_CANDTL_8_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[21] ),
    .F2 (NET_LR221),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx54248z4 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx54248z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[21] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[21] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[21] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[21] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx54248z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx54248z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx54248z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54248z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx60733z3 ),
    .TBS (VCC),
    .CZ (H12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G12_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[19] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[20] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[21] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx55746z2 ),
    .TZ (NET_LR23),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[20] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx55746z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60733z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 F12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F12_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[21] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx57241z3 ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx57241z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx57241z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57241z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[22] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx60733z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60733z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 E12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E12_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[24] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx1677z5 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx57241z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[21] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57241z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[25] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx5753z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx3759z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[24].I1_D12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (bitclk_local_CANDTL_4_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[24] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (D12_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[24] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[24] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[24] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[24] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[24] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx5753z2 ),
    .TBS (VCC),
    .CZ (D12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[27].I1_C12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (bitclk_master_gclk_CANDTL_3_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[27] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (C12_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[27] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[27] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[27] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[27] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (C12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1179z3 ),
    .TBS (VCC),
    .CZ (C12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 B12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B12_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[27] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1179z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx1179z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[29].I1_A12_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (bitclk_master_gclk_CANDTL_1_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[29] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (A12_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[29] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[29] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[29] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[29] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1179z2 ),
    .TBS (VCC),
    .CZ (A12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[27].I1_AF11_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF11_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[27] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[27] ),   
    .TBS (VCC),
    .CZ (AF11_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[28].I1_AE11_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE11_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z4 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[28] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z4 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[28] ),   
    .TBS (VCC),
    .CZ (AE11_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[15].I1_AD11_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_not_fir_deci_data_sum_sig_15 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z17 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[15] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z16 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z17 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[15] ),   
    .TBS (VCC),
    .CZ (AD11_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[30].I1_AC11_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[30] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC11_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z3 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z3 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z3 ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z3 ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[30] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .TZ (AC11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[30] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[29] ),   
    .CZ (AC11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[29].I1_AB11_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB11_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .TB2 (\WBs_ADR[13] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx60901z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[9] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx26091z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[29] ),   
    .TBS (VCC),
    .CZ (AB11_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA11_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA11_FZ_),   
    .BB2 (\WBs_ADR[13] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx60901z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[13] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx48266z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[8].I1_Z11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[8] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[8] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z11_FZ_),
    .BB2 (GND),
    .BB1 (\WBs_ADR[13] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23100z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx21106z9 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[5].I1_Y11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[5] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y11_FZ_),
    .BB2 (GND),
    .BB1 (\WBs_ADR[13] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx60232z2 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx60232z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[8] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z9 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60232z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[3].I1_X11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),   
    .F2 (GND),
    .F1 (\WBs_ADR[2] ),
    .FS (\WBs_ADR[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z8 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx3054z6 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx3054z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx3054z8 ),
    .TZ (NET_LR142),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx55765z2 ),
    .TBS (VCC),
    .CZ (X11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[8].I1_W11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[8] ),   
    .F2 (NET_LR142),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx3054z9 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx3054z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[8] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx60750z2 ),
    .TBS (VCC),
    .CZ (W11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[6].I1_V11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V11_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx58756z2 ),
    .TBS (VCC),
    .CZ (V11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[11].I1_U11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[11] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[11] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U11_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[8] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[8] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .TZ (U11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx25094z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50260z6 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[8] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx25094z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[13].I1_T11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_20_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_20_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[13] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[13] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T11_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx65217z3 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (\WBs_ADR[3] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z16 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z15 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx48266z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[13] ),   
    .TBS (VCC),
    .CZ (NET_LR225),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[5].I1_S11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_19_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[5] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx22103z6 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TZ (S11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[15] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[11].I1_R11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_18_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[11] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[11] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R11_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[2] ),
    .TZ (R11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[2] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[2] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx19112z10 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[1].I1_Q11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_TR2_0_CANDTR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q11_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[1] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[1] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx57241z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .TBS (VCC),
    .CZ (Q11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[0] ),
    .F2 (NET_LR78),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx21106z10 ),
    .FZ (\WBs_RD_DAT[4] ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx62226z4 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx21106z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21106z10 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[8] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[8] ),
    .F2 (GND),   
    .F1 (NET_LR61),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51758z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[7] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[8] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[9] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51758z5 ),
    .TZ (NET_LR61),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z5 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43709z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[9].I1_N11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_master_gclk_CANDTL_14_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[9] ),
    .F2 (VCC),   
    .F1 (NET_LR27),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[9] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[9] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[9] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[9] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx40399z3-INV ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_enable ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z17 ),
    .TZ (NET_LR27),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43709z2 ),
    .TBS (VCC),
    .CZ (N11_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[9] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[9] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx62226z4 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[9] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[11] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx46272z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z22 ),   
    .TZ (NET_LR91),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[10] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43709z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx47770z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[11] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[11] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L11_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[11] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_diff[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z15 ),
    .TZ (L11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z15 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[11] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx46272z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 K11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[13] ),   
    .F2 (NET_LR225),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx48266z2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx48266z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[10] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[12] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48767z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50761z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx48767z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J11_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J11_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx32280z4 ),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[11] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[12] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx32280z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx32280z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx47770z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32280z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 I11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[14] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[14] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I11_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[14] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z21 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z13 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[16] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[17] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32280z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 H11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H11_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H11_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx32280z6 ),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx32280z2 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx32280z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx32280z8 ),
    .TZ (NET_LR60),
    .BSL (\u_AL4S3B_FPGA_IP.nx32280z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx32280z7 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32280z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[19].I1_G11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (bitclk_master_gclk_CANDTL_7_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[19] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (G11_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[19] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[19] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[19] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[19] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[18] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[19] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[20] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx32280z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx55746z2 ),
    .TBS (VCC),
    .CZ (G11_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[23].I1_F11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (bitclk_master_gclk_CANDTL_6_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[23] ),
    .F2 (VCC),   
    .F1 (NET_LR105),
    .FS (\u_AL4S3B_FPGA_IP.nx60232z14 ),
    .FZ (\WBs_RD_DAT[24] ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[23] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[23] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[23] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[23] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx60232z1 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx60232z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx60232z9 ),
    .TZ (NET_LR105),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx60733z2 ),
    .TBS (VCC),
    .CZ (F11_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E11_QZ_),
    .F2 (NET_LR214),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z14 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z13 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[24] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx32280z9 ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx32280z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx32280z10 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx32280z8 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[25] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[26] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32280z10 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[25].I1_D11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (bitclk_master_gclk_CANDTL_4_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[25] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (D11_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[25] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[25] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[25] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[25] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[21] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[22] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[23] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx32280z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx62727z2 ),
    .TBS (VCC),
    .CZ (D11_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[25].I1_C11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (WB_CLK_CANDTL_3_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .QDI (\WBs_WR_DAT[25] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[25] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (C11_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[25] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[26] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx62226z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[26] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx62727z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx1179z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[27].I1_B11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (WB_CLK_CANDTL_2_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .QDI (\WBs_WR_DAT[27] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[27] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (B11_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[27] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[29] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32280z12 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[26].I1_AF10_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z5 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z4 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[26] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z5 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z6 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[26] ),   
    .TBS (VCC),
    .CZ (AF10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[13].I1_AE10_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[13] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z4 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z3 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[28] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z4 ),   
    .TBS (VCC),
    .CZ (AE10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[25].I1_AD10_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD10_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[25] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z6 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z7 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[25] ),   
    .TBS (VCC),
    .CZ (AD10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[15].I1_AC10_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[15] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC10_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[14] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z18 ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z17 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[30] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z3 ),   
    .TBS (VCC),
    .CZ (AC10_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[3].I1_AB10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB10_FZ_),   
    .BB2 (\WBs_ADR[13] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[13] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx60901z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[11] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx46272z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx60901z6 ),   
    .BAB (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[15] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx50260z7 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA10_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA10_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[6] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2057z16 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[8] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2057z14 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z10_QZ_),
    .F2 (\WBs_ADR[12] ),
    .F1 (GND),
    .FS (\WBs_ADR[14] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx60901z6 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx2057z12 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[4] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2057z12 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TZ (Z10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx2057z18 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx2057z17 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[8].I1_Y10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[8] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[8] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y10_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ),   
    .TZ (Y10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[8] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx25094z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[15].I1_X10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_24_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[15] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[15] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X10_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[3] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ),
    .TZ (X10_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[2] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx3054z7 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 W10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W10_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W10_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx3054z5 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx3054z5 ),
    .TB2 (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[8] ),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx60232z6 ),
    .TSL (\WBs_ADR[12] ),   
    .TAB (\WBs_ADR[14] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx25094z7 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[8] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[8] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx3054z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_DONE_o.I1_V10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (V10_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx27268z3 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx6560z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx27268z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx3054z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx27268z2 ),
    .TBS (VCC),
    .CZ (V10_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_State[0].I1_U10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_State[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx6560z2 ),
    .FS (\u_AL4S3B_FPGA_IP.nx3054z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_State[0].N_11 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx25094z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx25094z7 ),
    .TZ (NET_LR86),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[8] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx27268z3 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T10_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_FIR_ena_sig ),
    .FS (\u_AL4S3B_FPGA_IP.I2S_S_EN ),
    .FZ (\u_AL4S3B_FPGA_IP.nx6560z2 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[2] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .TZ (T10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx25094z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50260z6 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx19112z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_State[1].I1_S10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_19_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_State[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx6560z2 ),
    .FS (\u_AL4S3B_FPGA_IP.NOT_u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_DMA_State_nxt[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_State[1].N_11 ),   
    .BB2 (\WBs_ADR[13] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx2057z3 ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.NOT_u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_DMA_State_nxt[1] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx65217z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z7 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx65217z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 R10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (R10_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65217z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx65217z3 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx46272z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[11] ),   
    .TZ (NET_LR226),
    .BSL (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z7 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx62226z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[2].I1_Q10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (bitclk_master_gclk_QMUX_TR2_0_CANDTR_17_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q10_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .TZ (Q10_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .CZ (Q10_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[0].I1_P10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (bitclk_master_gclk_CANDTL_16_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .F2 (NET_LR86),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx25094z8 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx25094z1 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[0] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .TBS (VCC),   
    .CZ (P10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[1].I1_O10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (bitclk_local_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx50260z5 ),
    .FS (\u_AL4S3B_FPGA_IP.nx50260z6 ),   
    .FZ (NET_LR98),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[1] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[1] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .TB2 (GND),
    .TB1 (NET_LR98),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx50260z5 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[15] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50260z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .TBS (VCC),
    .CZ (O10_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[0].I1_N10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_local_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx40399z3-INV ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx19038z17 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z16 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .TBS (VCC),
    .CZ (N10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[11].I1_M10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (bitclk_master_gclk_CANDTL_13_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[11] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx47269z5 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[11] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[11] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[11] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[11] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx47269z5 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx17118z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx47770z2 ),
    .TBS (VCC),
    .CZ (M10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[10].I1_L10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (bitclk_master_gclk_CANDTL_12_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[10] ),
    .F2 (NET_LR226),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx46272z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx46272z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[10] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[10] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[10] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[10] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx47269z5 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx47269z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[12] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx47269z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z4 ),
    .TBS (VCC),
    .CZ (L10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[12].I1_K10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (bitclk_master_gclk_CANDTL_11_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[12] ),
    .F2 (GND),   
    .F1 (NET_LR26),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[10] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51758z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[12] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[12] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[12] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[12] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[11] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[12] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51758z4 ),
    .TZ (NET_LR26),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx48767z2 ),
    .TBS (VCC),
    .CZ (K10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (bitclk_local_CANDTL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12607z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_scmaster[15] ),   
    .F2 (GND),
    .F1 (NET_LR25),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx52755z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[14] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51758z3 ),
    .TZ (NET_LR25),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[14] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx51758z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[16].I1_I10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (bitclk_master_gclk_CANDTL_9_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[16] ),
    .F2 (GND),   
    .F1 (NET_LR101),
    .FS (\u_AL4S3B_FPGA_IP.nx52254z14 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx52254z10 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[16] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[16] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[16] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[16] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx52254z13 ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx52254z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx52254z12 ),
    .TZ (NET_LR101),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx52755z2 ),
    .TBS (VCC),
    .CZ (I10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 H10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H10_QZ_),
    .F2 (GND),
    .F1 (NET_LR24),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[16] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx55746z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[16] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[17] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[18] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx52755z2 ),
    .TZ (NET_LR24),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[17] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx52755z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57742z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[18].I1_G10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (bitclk_master_gclk_CANDTL_7_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[18] ),
    .F2 (GND),   
    .F1 (NET_LR23),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[19] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx59736z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[18] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[18] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[18] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[18] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[18] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[19] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx57742z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57742z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx57742z3 ),
    .TBS (VCC),
    .CZ (G10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F10_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F10_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[22] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx60232z5 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx60232z8 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[23] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx59736z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx63724z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[26].I1_E10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (bitclk_master_gclk_CANDTL_5_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[26] ),
    .F2 (GND),   
    .F1 (NET_LR106),
    .FS (\u_AL4S3B_FPGA_IP.nx60232z13 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx60232z9 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[26] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[26] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[26] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[26] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[24] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[25] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63724z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx63724z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63724z2 ),
    .TBS (VCC),
    .CZ (E10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[24].I1_D10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (bitclk_master_gclk_CANDTL_4_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[24] ),
    .F2 (GND),   
    .F1 (NET_LR22),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[22] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx62727z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[24] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[24] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[24] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[24] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[23] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[24] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx59736z2 ),
    .TZ (NET_LR22),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63724z3 ),
    .TBS (VCC),
    .CZ (D10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[28].I1_C10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (bitclk_master_gclk_CANDTL_3_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ),
    .F2 (GND),   
    .F1 (NET_LR21),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[25] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx182z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[28] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[28] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[26] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[27] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx62727z2 ),
    .TZ (NET_LR21),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx182z2 ),
    .TBS (VCC),
    .CZ (C10_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[31].I1_B10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (WB_CLK_CANDTL_2_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .QDI (\WBs_WR_DAT[31] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[31] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (B10_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[29] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[29] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx182z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx3175z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[30] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx182z2 ),
    .TBS (VCC),
    .CZ (NET_LR20),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[30].I1_A10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (bitclk_master_gclk_CANDTL_1_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[30] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (A10_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[30] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[30] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[30] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[30] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx3175z2 ),
    .TBS (VCC),
    .CZ (A10_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[12].I1_AF9_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[12] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z6 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z5 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AF9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[27] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z5 ),   
    .TBS (VCC),
    .CZ (AF9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[11].I1_AE9_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[11] ),
    .F2 (\WBs_ADR[7] ),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z19 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE9_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[26] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z6 ),   
    .TBS (VCC),
    .CZ (AE9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[10].I1_AD9_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[10] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z7 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z6 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx1671z61 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57777z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[25] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z7 ),   
    .TBS (VCC),
    .CZ (AD9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[14].I1_AC9_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[14] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC9_FZ_),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx49801z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx49801z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[29] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z3 ),   
    .TBS (VCC),
    .CZ (AC9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[8].I1_AB9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx49801z6 ),
    .TZ (AB9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx49801z3 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .CZ (AB9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[2].I1_AA9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[2] ),   
    .F2 (NET_LR168),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2057z16 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx2057z12 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx2057z13 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx2057z13 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2057z14 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2057z14 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[7] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2057z13 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .TBS (VCC),
    .CZ (NET_LR168),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z9_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx2057z6 ),
    .FS (\u_AL4S3B_FPGA_IP.nx2057z17 ),
    .FZ (NET_LR166),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[8] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[8] ),   
    .TZ (Z9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2057z12 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[8] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx2057z7 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx2057z6 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[2].I1_Y9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y9_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .TZ (Y9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[2] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx19112z5 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[2].I1_X9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx54768z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[0] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx55765z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx54768z2 ),
    .TBS (VCC),
    .CZ (X9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W9_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[2] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TZ (W9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[2] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx53251z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[1].I1_V9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx53771z2-INV ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx3054z4 ),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2057z4 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx3054z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[0] ),
    .TBS (VCC),   
    .CZ (V9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_modgen_counter_dma_cntr_o_reg_q[0].I1_U9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52774z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx20535z2 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx3054z3 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx2057z4 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx3054z3 ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx20535z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Active ),
    .TZ (\u_AL4S3B_FPGA_IP.nx3054z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .TBS (VCC),   
    .CZ (U9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),   
    .TAS1 (VCC)
  );
  P_LOGIC3 T9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T9_FZ_),   
    .BB2 (GND),
    .BB1 (\WBs_ADR[2] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z9 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx25094z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx25094z3 ),   
    .BSL (\WBs_ADR[4] ),
    .BAB (\WBs_ADR[5] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx25094z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[15].I1_S9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_19_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[15] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[15] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx2057z4 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Active ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2057z3 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z7 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),   
    .TAB (\WBs_ADR[13] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50260z3 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[3].I1_R9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_18_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[3] ),   
    .F2 (NET_LR99),
    .F1 (\u_AL4S3B_FPGA_IP.nx50260z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[15] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx50260z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z3 ),
    .TAB (\WBs_ADR[13] ),
    .TZ (NET_LR99),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (R9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[2].I1_Q9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_17_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[2] ),   
    .F2 (NET_LR76),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx20109z6 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx20109z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[3] ),
    .TZ (Q9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[3] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[3] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx20109z6 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[3].I1_P9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (bitclk_local_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[3] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (P9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[3] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[3] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[3] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[3] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx17118z6 ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx17118z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx17118z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx37408z2 ),
    .TBS (VCC),
    .CZ (P9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[0].I1_O9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (WB_CLK_CANDTL_15_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[0] ),
    .F2 (GND),
    .F1 (NET_LR38),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z14 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[3] ),
    .TZ (NET_LR38),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37408z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[2].I1_N9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_local_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[2] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (N9_FZ_),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .TZ (N9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[0] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .CZ (N9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 M9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M9_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (NET_LR91),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[11] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx46272z4 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L9_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx1677z10 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx46272z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx46272z4 ),
    .TZ (NET_LR90),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (L9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[14].I1_K9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (bitclk_master_gclk_CANDTL_11_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[14] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (K9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[14] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[14] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[14] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[14] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[12] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx47269z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50761z2 ),
    .TBS (VCC),
    .CZ (K9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[13].I1_J9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (bitclk_master_gclk_CANDTL_10_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (J9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[13] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[13] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[13] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx53251z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx53251z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx53251z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx53251z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z3 ),
    .TBS (VCC),
    .CZ (J9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[15].I1_I9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (bitclk_master_gclk_CANDTL_9_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ),
    .F2 (NET_LR222),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx53251z4 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx53251z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[15] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[15] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[15] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[16] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51758z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx53752z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51758z2 ),
    .TBS (VCC),
    .CZ (I9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[17].I1_H9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (bitclk_master_gclk_CANDTL_8_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[17] ),
    .F2 (NET_LR60),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx32280z11 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx32280z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[17] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[17] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[17] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[17] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[17] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52254z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx53752z2 ),
    .TBS (VCC),
    .CZ (H9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[20].I1_G9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (bitclk_master_gclk_CANDTL_7_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[20] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (G9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[20] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[20] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[20] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[20] ),
    .TB2 (GND),   
    .TB1 (\WBs_ADR[12] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx60232z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx57742z2 ),
    .TBS (VCC),
    .CZ (G9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[22].I1_F9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (bitclk_master_gclk_CANDTL_6_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[22] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[22] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[22] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[22] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[22] ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx60232z5 ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx58238z10 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx58238z9 ),
    .TZ (NET_LR104),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .BAB (\u_AL4S3B_FPGA_IP.nx59736z2 ),
    .TBS (VCC),
    .CZ (F9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[22].I1_E9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (bitclk_local_CANDTL_5_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[22] ),
    .F2 (NET_LR110),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx1677z10 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx64220z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[22] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[22] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[22] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[22] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[22] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58238z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z8 ),
    .TBS (VCC),
    .CZ (E9_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[24].I1_D9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (WB_CLK_CANDTL_4_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .QDI (\WBs_WR_DAT[24] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[24] ),
    .F2 (GND),
    .F1 (NET_LR31),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[22] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z7 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[22] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[23] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[24] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z8 ),
    .TZ (NET_LR31),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[23] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z8 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx5753z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[28].I1_C9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (WB_CLK_CANDTL_3_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .QDI (\WBs_WR_DAT[28] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[28] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (C9_FZ_),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[31] ),
    .TB1 (VCC),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx32280z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx32280z12 ),
    .TZ (C9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx32280z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx32280z12 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[30] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx32280z11 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_master_reg_q[31].I1_B9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (bitclk_master_gclk_CANDTL_2_2_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34736z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[31] ),
    .QDS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load_master ),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[31] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[31] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z18 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[28] ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z20 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z18 ),   
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[31] ),
    .TZ (NET_LR214),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_master[31] ),   
    .BAB (NET_LR20),
    .TBS (VCC),
    .CZ (B9_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[30].I1_A9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (WB_CLK_CANDTL_1_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .QDI (\WBs_WR_DAT[30] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[30] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (A9_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A9_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (A9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[18].I1_AF8_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .F2 (\WBs_ADR[5] ),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z17 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z14 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[18] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z13 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z14 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[18] ),   
    .TBS (VCC),
    .CZ (AF8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[17].I1_AE8_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .F2 (\WBs_ADR[3] ),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z15 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z15 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[17] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z14 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[17] ),   
    .TBS (VCC),
    .CZ (AE8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[16].I1_AD8_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .F2 (\WBs_ADR[8] ),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z20 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z16 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[16] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z15 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z16 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[16] ),   
    .TBS (VCC),
    .CZ (AD8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[0].I1_AC8_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[0] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z17 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z16 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx51795z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49801z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[15] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z17 ),   
    .TBS (VCC),
    .CZ (AC8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[6].I1_AB8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx51795z4 ),
    .TZ (AB8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx49801z4 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .CZ (AB8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_CNT_o[8].I1_AA8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[8] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[8] ),
    .F2 (NET_LR165),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2057z20 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2057z5 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (NET_LR167),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2057z16 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2057z13 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[5] ),
    .TZ (NET_LR167),   
    .BSL (NET_LR166),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .TBS (VCC),
    .CZ (NET_LR165),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),   
    .QST (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ),
    .F2 (NET_LR211),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2057z8 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2057z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ),   
    .TZ (Z8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[3] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx2057z18 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_CNT_o[5].I1_Y8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Y8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ),   
    .TZ (Y8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[2] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx2057z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 X8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X8_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[0] ),
    .TZ (X8_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[0] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx3054z6 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_deci_done_r1.I1_W8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done_r1 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W8_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Busy ),
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[0] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_DMA_EN ),   
    .TSL (\WBs_ADR[3] ),
    .TAB (\WBs_ADR[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z18 ),
    .BSL (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done_r1 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_Busy_o.I1_V8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Busy ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2057z5 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_DMA_EN ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx2057z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx2057z4 ),
    .BA1 (GND),
    .TB2 (\WBs_ADR[5] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z10 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z12 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx65217z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx6560z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .TBS (VCC),   
    .CZ (V8_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_CNT_o[3].I1_U8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[3] ),
    .F2 (NET_LR82),   
    .F1 (GND),
    .FS (\WBs_ADR[13] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx22103z7 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\WBs_ADR[3] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z16 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50260z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx22103z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .TBS (VCC),
    .CZ (NET_LR229),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T8_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx19112z5 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx19112z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19112z1 ),
    .TZ (NET_LR74),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (T8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_REQ_o.I1_S8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_19_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (SDMA_Req_deci_filter),   
    .F2 (GND),
    .F1 (NET_LR229),
    .FS (\u_AL4S3B_FPGA_IP.nx22103z6 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx22103z5 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx2057z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[0] ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_st[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Active ),
    .TZ (\u_AL4S3B_FPGA_IP.nx24590z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx6560z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx24590z3 ),
    .TBS (VCC),
    .CZ (S8_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[5].I1_R8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_18_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R8_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx22103z5 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx22103z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx22103z10 ),
    .TZ (NET_LR80),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (R8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[5].I1_Q8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (bitclk_local_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[5] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[5] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[5] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[5] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (NET_LR81),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx22103z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx35414z2 ),
    .TBS (VCC),
    .CZ (Q8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[4].I1_P8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (bitclk_local_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[4] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (P8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[4] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[4] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[4] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[4] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[3] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx37408z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx35414z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z14 ),
    .TBS (VCC),
    .CZ (P8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (O8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O8_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[5] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[3] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z26 ),
    .TZ (NET_LR127),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[7] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19038z26 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[8].I1_N8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (WB_CLK_CANDTL_14_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .QDI (\WBs_WR_DAT[8] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[8] ),
    .F2 (NET_LR122),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx19038z27 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx19038z17 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[2] ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx25094z9 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z10 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx25094z1 ),
    .TZ (\WBs_RD_DAT[8] ),   
    .BSL (NET_LR127),
    .BAB (\u_AL4S3B_FPGA_IP.nx19038z18 ),
    .TBS (VCC),
    .CZ (NET_LR122),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M8_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[8] ),
    .TZ (M8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[8] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[8] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx25094z9 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap_cnt_enable.I1_L8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (bitclk_local_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_enable ),
    .F2 (NET_LR89),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx45275z7 ),
    .FZ (\WBs_RD_DAT[10] ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[10] ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[10] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),
    .TZ (L8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx49263z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[10] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx45275z7 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap_cnt_load.I1_K8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (bitclk_local_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_not_fll_state_1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .F2 (GND),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_fll_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_not_fll_state_1 ),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[14] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),
    .TZ (K8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx49263z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49263z9 ),   
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[14] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx49263z7 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J8_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[15] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z9 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TZ (NET_LR97),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (J8_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I8_QZ_),
    .F2 (NET_LR95),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx49263z7 ),
    .FZ (\WBs_RD_DAT[14] ),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[15] ),
    .TZ (I8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[15] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[15] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx50260z9 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_slowdown_reg.I1_H8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (bitclk_local_CANDTL_8_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx32280z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (dbg_int_slowdown),
    .F2 (GND),   
    .F1 (NET_LR124),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[16] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx19038z18 ),
    .BB2 (GND),
    .BB1 (\WBs_ADR[15] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),   
    .TA2 (bitclk_master_gclk_CANDTL_8_2_0),
    .TA1 (bitclk_master_gclk_CANDTL_8_2_0),
    .TSL (WB_CLK_CANDTL_8_3_0),
    .TAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx9304z1 ),
    .BSL (\WBs_ADR[16] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx49263z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[19].I1_G8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (bitclk_local_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[19] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[18] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx53251z5 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[19] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[19] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[19] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[19] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx53251z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[18] ),
    .TZ (NET_LR222),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z9 ),
    .TBS (VCC),
    .CZ (G8_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[20].I1_F8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (bitclk_local_CANDTL_6_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[20] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (F8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[20] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[20] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[20] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[20] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[20] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (NET_LR125),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z24 ),
    .TZ (NET_LR124),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx9741z2 ),
    .TBS (VCC),
    .CZ (F8_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E8_QZ_),
    .F2 (GND),
    .F1 (NET_LR32),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[19] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z8 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[19] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[20] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[21] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z9 ),
    .TZ (NET_LR32),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[20] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z9 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx8744z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[26].I1_D8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (WB_CLK_CANDTL_4_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .QDI (\WBs_WR_DAT[26] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[26] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (D8_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[21] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[21] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[22] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx8744z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx6750z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[22] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[23] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19038z23 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[28].I1_C8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (WB_CLK_CANDTL_3_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .QDI (\WBs_WR_DAT[28] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[28] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (C8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[24] ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[28] ),   
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx64220z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z20 ),   
    .TZ (NET_LR216),
    .BSL (NET_LR126),
    .BAB (\u_AL4S3B_FPGA_IP.nx19038z23 ),
    .TBS (VCC),
    .CZ (NET_LR125),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[31].I1_B8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (WB_CLK_CANDTL_2_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .QDI (\WBs_WR_DAT[31] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[31] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (B8_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B8_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (B8_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[29].I1_A8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (WB_CLK_CANDTL_1_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .QDI (\WBs_WR_DAT[29] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[29] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (A8_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A8_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (A8_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[3].I1_AF7_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[3] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z14 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z13 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AF7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[18] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z14 ),   
    .TBS (VCC),
    .CZ (AF7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[2].I1_AE7_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[2] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z15 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z14 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[17] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z15 ),   
    .TBS (VCC),
    .CZ (AE7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[24].I1_AD7_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .F2 (\WBs_ADR[6] ),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z18 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z8 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[24] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z7 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z8 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[24] ),   
    .TBS (VCC),
    .CZ (AD7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[1].I1_AC7_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[1] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z16 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z15 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx53789z3 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx49801z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[16] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z16 ),   
    .TBS (VCC),
    .CZ (AC7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[7].I1_AB7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50798z5 ),
    .TZ (AB7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx50798z3 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .CZ (AB7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_CNT_o[6].I1_AA7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[6] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[6] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx2057z21 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2057z14 ),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[7] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[7] ),   
    .TZ (AA7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2057z14 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[7] ),
    .TBS (\u_AL4S3B_FPGA_IP.nx2057z21 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx2057z20 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_CNT_o[4].I1_Z7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[4] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Z7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx2057z10 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx2057z10 ),
    .TB2 (\WBs_ADR[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx52254z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx52254z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TBS (VCC),
    .CZ (NET_LR211),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[3].I1_Y7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx52254z3 ),
    .FS (\WBs_ADR[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TZ (Y7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[3] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx20109z13 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_Done_IRQ_o.I1_W7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64519z3 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_Done_IRQ_o.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ ),
    .F2 (VCC),   
    .F1 (\u_AL4S3B_FPGA_IP.nx64519z4 ),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done ),
    .FZ (\u_AL4S3B_FPGA_IP.nx64519z3 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z10 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z11 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx64519z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done_r1 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55562z3 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_deci_done_irq.I1_V7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55562z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_Deci_Done_IRQ_sig ),   
    .F2 (VCC),
    .F1 (\WBs_WR_DAT[0] ),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done ),
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_Done_IRQ_o.N_11 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z8 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_DAT_AVL_IRQ_EN_sig ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx19112z3 ),
    .BSL (\WBs_WR_DAT[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_deci_done_r1 ),   
    .TBS (VCC),
    .CZ (V7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_CNT_o[7].I1_U7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[7] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[7] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx6560z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_dma_clr_o_nxt ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_Clr_o.N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Active ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_dma_clr_o_nxt ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx20535z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2057z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_dma_clr_o_nxt ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx52254z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[1] ),
    .TBS (VCC),   
    .CZ (NET_LR223),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_dma_active_i_2ff.I1_T7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_20_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_20_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_dma_active_i_2ff.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Active ),
    .F2 (\u_AL4S3B_FPGA_IP.nx6560z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_dma_active_i_1ff ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_dma_active_i_2ff.N_11 ),   
    .BB2 (\WBs_ADR[3] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx19112z3 ),
    .TB1 (GND),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx19112z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19112z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z16 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_dma_active_i_1ff.I1_S7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_19_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_dma_active_i_1ff.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_dma_active_i_1ff ),   
    .F2 (SDMA_Active_deci_filter),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx6560z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_dma_active_i_1ff.N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Active ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19112z2 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (S7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[6].I1_R7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_18_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .QDI (\WBs_WR_DAT[6] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R7_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx2057z4 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx64220z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TZ (R7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx64220z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),   
    .TBS (\WBs_ADR[13] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx50260z1 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[6].I1_Q7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (bitclk_local_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[6] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx17118z8 ),
    .FS (\u_AL4S3B_FPGA_IP.nx17118z9 ),
    .FZ (NET_LR69),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[6] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[6] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[6] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[6] ),
    .TB2 (NET_LR74),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (NET_LR75),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z23 ),
    .TZ (\WBs_RD_DAT[2] ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34417z2 ),
    .TBS (VCC),
    .CZ (Q7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[4].I1_P7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (WB_CLK_CANDTL_16_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .QDI (\WBs_WR_DAT[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[4] ),
    .F2 (GND),
    .F1 (NET_LR69),
    .FS (\u_AL4S3B_FPGA_IP.nx17118z10 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx17118z7 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[4] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx50260z2 ),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50260z4 ),
    .TZ (NET_LR96),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z14 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx34417z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[7].I1_O7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (WB_CLK_CANDTL_15_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .QDI (\WBs_WR_DAT[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[7] ),
    .F2 (GND),
    .F1 (NET_LR37),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z13 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[6] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[5] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z14 ),
    .TZ (NET_LR37),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34417z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32423z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[8].I1_N7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_local_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[8] ),
    .F2 (GND),
    .F1 (NET_LR123),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[8] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx19038z27 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[8] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[8] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[8] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[8] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[8] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z23 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx25094z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx32423z2 ),
    .TBS (VCC),
    .CZ (N7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[11].I1_M7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (bitclk_local_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[11] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (M7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[11] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[11] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[11] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[11] ),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[12] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx19038z28 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z29 ),
    .TZ (NET_LR123),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19713z2 ),
    .TBS (VCC),
    .CZ (M7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[12].I1_L7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (bitclk_local_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[12] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (L7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[12] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[12] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[12] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[12] ),
    .TB2 (VCC),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_enable ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx27124z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx18716z2 ),
    .TBS (VCC),
    .CZ (L7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[12].I1_K7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (WB_CLK_CANDTL_11_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .QDI (\WBs_WR_DAT[12] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[12] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (K7_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[12] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[10] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx45275z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[13] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx18716z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16722z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[13].I1_J7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (bitclk_local_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[13] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (J7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[13] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[13] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[13] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[13] ),
    .TB2 (NET_LR96),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (NET_LR97),
    .TAB (\u_AL4S3B_FPGA_IP.nx1677z10 ),
    .TZ (\WBs_RD_DAT[15] ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z11 ),
    .TBS (VCC),
    .CZ (J7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[16].I1_I7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (bitclk_local_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[16] ),
    .F2 (NET_LR223),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx52254z7 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx52254z5 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[16] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[16] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[16] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[16] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx52254z1 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx52254z10 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx52254z5 ),
    .TZ (\WBs_RD_DAT[17] ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z10 ),
    .TBS (VCC),
    .CZ (I7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[18].I1_G7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (bitclk_local_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[18] ),
    .F2 (GND),
    .F1 (NET_LR33),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[16] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z9 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[18] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[18] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[18] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[18] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[17] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[18] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z10 ),
    .TZ (NET_LR33),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx12734z2 ),
    .TBS (VCC),
    .CZ (G7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F7_QZ_),
    .F2 (VCC),
    .F1 (\WBs_ADR[15] ),
    .FS (\WBs_ADR[16] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[18] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[17] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[18] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[19] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z24 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[19] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx12734z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx9741z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[21].I1_E7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (bitclk_local_CANDTL_5_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[21] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (E7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[21] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[21] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[21] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[21] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[30] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx1677z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx8744z2 ),
    .TBS (VCC),
    .CZ (E7_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[23].I1_D7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (bitclk_local_CANDTL_4_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[23] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (D7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[23] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[23] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[23] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[23] ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (D7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx6750z2 ),
    .TBS (VCC),
    .CZ (D7_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[30].I1_C7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (bitclk_local_CANDTL_3_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[30] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (C7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[30] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[30] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[30] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[30] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[29] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49349z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx49349z2 ),
    .TBS (VCC),
    .CZ (C7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[31].I1_B7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (bitclk_local_CANDTL_2_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[31] ),
    .QDS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[31] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (B7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[29] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[30] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z3 ),
    .TZ (NET_LR11),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[31] ),
    .BAB (NET_LR11),   
    .TBS (VCC),
    .CZ (B7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[30].I1_A7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (WB_CLK_CANDTL_1_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .QDI (\WBs_WR_DAT[30] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[30] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (A7_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A7_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (A7_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[19].I1_AF6_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .F2 (\WBs_ADR[9] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z21 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z13 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[19] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z12 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z13 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[19] ),   
    .TBS (VCC),
    .CZ (AF6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[23].I1_AE6_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z9 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z8 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z9 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[23] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z8 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z9 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[23] ),   
    .TBS (VCC),
    .CZ (AE6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[9].I1_AD6_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_30_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[9] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z8 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z7 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AD6_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[24] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z8 ),   
    .TBS (VCC),
    .CZ (AD6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[0].I1_AC6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_29_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[0] ),   
    .F2 (\WBs_ADR[4] ),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z16 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx53789z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51795z4 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AC6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AB6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB6_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx52792z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50798z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AB6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[0].I1_AA6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[0] ),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx52792z3 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50798z3 ),
    .BSL (\WBs_ADR[3] ),   
    .BAB (\WBs_ADR[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx17118z16 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_CNT_o[1].I1_Z6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Z6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[0] ),   
    .TZ (Z6_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[1] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx2057z10 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_CNT_o[0].I1_Y6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[0] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_Deci_Done_IRQ_EN_sig ),
    .F1 (\u_AL4S3B_FPGA_IP.nx2057z5 ),
    .FS (\WBs_ADR[2] ),
    .FZ (NET_LR2),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_CNT[1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ ),   
    .TA1 (GND),
    .TSL (\WBs_ADR[2] ),
    .TAB (\WBs_ADR[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx18115z16 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Y6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_Done_IRQ_EN_o.I1_X6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46542z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ_EN ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (X6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ_EN ),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx17118z20 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx17118z16 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx17118z18 ),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx17118z13 ),
    .TSL (\WBs_ADR[5] ),   
    .TAB (\WBs_ADR[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z12 ),   
    .BSL (\WBs_ADR[3] ),
    .BAB (\WBs_ADR[2] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx17118z13 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Deci_Done_IRQ_EN_o.I1_W6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46542z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_Deci_Done_IRQ_EN_sig ),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx2057z5 ),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_Deci_Done_IRQ_EN_sig ),
    .FZ (NET_LR67),
    .BB2 (NET_LR67),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_Deci_Done_IRQ_EN_sig ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx2057z5 ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ ),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (Deci_Filter_Intr_o),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Done_IRQ_EN ),
    .TZ (NET_LR188),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_DAT_AVL_IRQ_EN_sig ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_Deci_Done_IRQ_sig ),   
    .TBS (VCC),
    .CZ (Deci_Filter_Intr_o),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_EN.I1_V6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39399z3 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_EN.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_DMA_EN ),   
    .F2 (GND),
    .F1 (\WBs_WR_DAT[0] ),
    .FS (\u_AL4S3B_FPGA_IP.nx39399z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DMA_EN.N_11 ),   
    .BB2 (\WBs_ADR[5] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[5] ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z10 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx39399z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2787z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2787z9 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2787z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_Clr_o.I1_U6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_StateMachine_reg_DMA_Clr_o.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Clr ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U6_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z4 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\WBs_ADR[3] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DMA_Clr ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2787z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx39399z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T6_QZ_),
    .F2 (\WBs_ADR[3] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z5 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2787z9 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx2674z5 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z4 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx60901z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z7 ),
    .TBS (VCC),
    .CZ (NET_LR73),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (S6_QZ_),
    .F2 (NET_LR70),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx17118z12 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx17118z11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z5 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z7 ),
    .TZ (NET_LR70),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[1].I1_R6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_18_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[1] ),   
    .F2 (GND),
    .F1 (\WBs_ADR[14] ),
    .FS (\WBs_ADR[12] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z7 ),
    .BB2 (\WBs_ADR[13] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\WBs_ADR[13] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx18115z3 ),
    .BSL (\WBs_ADR[14] ),
    .BAB (\WBs_ADR[12] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64220z6 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Q6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q6_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z9 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[3].I1_P6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (WB_CLK_CANDTL_16_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[3] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (P6_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx17118z11 ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx17118z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx17118z7 ),   
    .TZ (NET_LR68),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[7].I1_O6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (bitclk_local_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[7] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (O6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[7] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[7] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[7] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[7] ),
    .TB2 (\WBs_ADR[3] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z16 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z13 ),
    .TBS (VCC),
    .CZ (O6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[9].I1_N6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (WB_CLK_CANDTL_14_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .QDI (\WBs_WR_DAT[9] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[9] ),
    .F2 (GND),
    .F1 (NET_LR36),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z12 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[7] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[8] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[9] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z13 ),
    .TZ (NET_LR36),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z13 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx31426z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[9].I1_M6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (bitclk_local_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[9] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (M6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[9] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[9] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[9] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[9] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[9] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[10] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx31426z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19713z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx31426z2 ),
    .TBS (VCC),
    .CZ (M6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[10].I1_L6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (bitclk_local_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[10] ),
    .F2 (GND),
    .F1 (NET_LR35),   
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[10] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z11 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[10] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[10] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[10] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[10] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[11] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[12] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z12 ),
    .TZ (NET_LR35),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z12 ),
    .TBS (VCC),
    .CZ (L6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[14].I1_K6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (bitclk_local_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[14] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (K6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[14] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[14] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[14] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[14] ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[13] ),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[15] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z28 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16722z2 ),
    .TBS (VCC),
    .CZ (K6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 J6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J6_QZ_),
    .F2 (GND),
    .F1 (NET_LR34),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[13] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63311z10 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[13] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[14] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[15] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z11 ),
    .TZ (NET_LR34),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[14] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z11 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15725z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[15].I1_I6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (bitclk_local_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[15] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (I6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[15] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[15] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[15] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[15] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[15] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[16] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx15725z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx13731z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx15725z2 ),
    .TBS (VCC),
    .CZ (I6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_cnt_reg_q[17].I1_H6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (bitclk_local_CANDTL_8_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40399z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[17] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (H6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[17] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[17] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[17] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[17] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[17] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52254z13 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13731z2 ),
    .TBS (VCC),
    .CZ (H6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[18].I1_G6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (WB_CLK_CANDTL_7_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .QDI (\WBs_WR_DAT[18] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[18] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[20] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx56244z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[16] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx56244z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[20] ),
    .TZ (NET_LR220),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[17] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z10 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx12734z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[19].I1_F6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (WB_CLK_CANDTL_6_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .QDI (\WBs_WR_DAT[19] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[19] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (F6_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z26 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z23 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx59235z1 ),
    .TZ (\WBs_RD_DAT[23] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx54248z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[19] ),
    .TBS (VCC),
    .CZ (NET_LR221),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[22].I1_E6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (WB_CLK_CANDTL_5_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .QDI (\WBs_WR_DAT[22] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[22] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[23] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx59235z5 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z26 ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z23 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx54248z1 ),
    .TZ (\WBs_RD_DAT[19] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx59235z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[23] ),
    .TBS (VCC),
    .CZ (NET_LR219),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[23].I1_D6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (WB_CLK_CANDTL_4_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .QDI (\WBs_WR_DAT[23] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[23] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (D6_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx19038z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z12 ),
    .TZ (NET_LR119),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (D6_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[28].I1_C6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (bitclk_local_CANDTL_3_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (C6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[28] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[28] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[29] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[30] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[31] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx48352z3 ),
    .TBS (VCC),
    .CZ (C6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[29].I1_B6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (bitclk_local_CANDTL_2_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[29] ),
    .F2 (NET_LR107),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z24 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx61229z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[29] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[29] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[29] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[29] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[27] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[28] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx53339z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51345z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51345z2 ),
    .TBS (VCC),
    .CZ (B6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[29].I1_A6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (WB_CLK_CANDTL_1_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .QDI (\WBs_WR_DAT[29] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[29] ),
    .F2 (NET_LR111),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z24 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx65217z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[29] ),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A6_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx65217z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TBS (VCC),
    .CZ (NET_LR215),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[20].I1_AF5_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z13 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z12 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z12 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[20] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z11 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z12 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[20] ),   
    .TBS (VCC),
    .CZ (AF5_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[4].I1_AE5_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[4] ),
    .F2 (GND),
    .F1 (NET_LR170),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx54786z5 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[3] ),   
    .TZ (NET_LR170),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[19] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z13 ),   
    .TBS (VCC),
    .CZ (AE5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 AD5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD5_QZ_),
    .F2 (NET_LR102),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx52254z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx52254z4 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx52254z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[1] ),   
    .TZ (NET_LR102),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AD5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[4].I1_AC5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_29_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_29_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .F2 (\WBs_ADR[2] ),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_coef_addr_sig[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z14 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx53789z5 ),
    .TZ (AC5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx53789z3 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .CZ (AC5_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_up[1].I1_AB5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx54786z9-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx54786z9-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52792z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AB5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[5].I1_AA5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.nx54786z5 ),
    .FS (\WBs_ADR[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51257z3-INV ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx52792z5 ),
    .TZ (AA5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx52792z3 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[4] ),   
    .CZ (AA5_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Fifo_dat_r_lo[1].I1_Z5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (GND),
    .QEN (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_up[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_Fifo_dat_r_lo[1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .FS (\WBs_ADR[2] ),
    .FZ (NET_LR1),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx52254z3 ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx51257z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51257z3-INV ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx51257z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Z5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_FIR_deci_int_en.I1_Y5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21116z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_FIR_deci_int_en ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_FIR_deci_int_en ),   
    .FS (\WBs_ADR[2] ),
    .FZ (NET_LR0),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (NET_LR0),
    .BA1 (NET_LR1),
    .TB2 (\u_AL4S3B_FPGA_IP.nx18115z16 ),
    .TB1 (\WBs_ADR[3] ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx18115z16 ),
    .TA1 (GND),
    .TSL (\WBs_ADR[5] ),   
    .TAB (NET_LR2),
    .TZ (Y5_TZ_),
    .BSL (\WBs_ADR[5] ),
    .BAB (\WBs_ADR[3] ),
    .TBS (\WBs_ADR[4] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx18115z9 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_FIR_deci_en.I1_X5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_24_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21116z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_FIR_ena_sig ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (X5_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[2] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_FIR_ena_sig ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z20 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (X5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_DeciData_Rx_DAT_AVL_IRQ_EN_o.I1_W5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46542z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_DAT_AVL_IRQ_EN_sig ),   
    .F2 (GND),
    .F1 (NET_LR128),
    .FS (\u_AL4S3B_FPGA_IP.nx2787z8-INV ),
    .FZ (\u_AL4S3B_FPGA_IP.nx64519z4 ),   
    .BB2 (\WBs_ADR[4] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z10 ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z8-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx20109z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z11 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52254z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V5_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx2674z5 ),
    .FS (\WBs_ADR[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z10 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z26 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_dma_cntr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51257z2 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (V5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U5_QZ_),
    .F2 (NET_LR77),
    .F1 (GND),
    .FS (\WBs_ADR[13] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx20109z10 ),
    .BB2 (GND),
    .BB1 (\WBs_ADR[5] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx20109z9 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx20109z10 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z11 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx20109z8 ),
    .BSL (\WBs_ADR[12] ),   
    .BAB (\WBs_ADR[14] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z11 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T5_QZ_),
    .F2 (NET_LR73),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx18115z9 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx18115z8 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx20109z12 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx20109z13 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx20109z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx20109z7 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (T5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (S5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z12 ),
    .TAB (SDMA_Req_deci_filter),   
    .TZ (\u_AL4S3B_FPGA_IP.nx20109z12 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (S5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (R5_QZ_),
    .F2 (NET_LR72),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx18115z7 ),
    .BB2 (GND),
    .BB1 (\WBs_ADR[13] ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx18115z7 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx18115z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z25 ),   
    .TZ (NET_LR230),
    .BSL (\WBs_ADR[14] ),
    .BAB (\WBs_ADR[12] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z16 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[0].I1_Q5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_17_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[0] ),   
    .F2 (VCC),
    .F1 (\WBs_ADR[2] ),
    .FS (\WBs_ADR[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2787z8-INV ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z23 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx20109z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx20109z1 ),
    .TZ (\WBs_RD_DAT[3] ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[0].I1_P5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (bitclk_local_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (P5_FZ_),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z25 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx17118z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .TBS (VCC),
    .CZ (P5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[5].I1_O5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (WB_CLK_CANDTL_15_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[5] ),
    .F2 (GND),
    .F1 (\WBs_ADR[12] ),
    .FS (\WBs_ADR[14] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z25 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\WBs_ADR[13] ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z24 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z25 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z23 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (O5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[7].I1_N5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (WB_CLK_CANDTL_14_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .QDI (\WBs_WR_DAT[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[7] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (N5_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[7] ),
    .TZ (N5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z22 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[7] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_wordcnt_shadow_master[7] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx24097z7 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[11].I1_M5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (WB_CLK_CANDTL_13_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .QDI (\WBs_WR_DAT[11] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[11] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (M5_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[9] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[10] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[11] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z29 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (M5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 L5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_12_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .QDI (\WBs_WR_DAT[10] ),
    .QDS (VCC),
    .QST (WB_RST_FPGA_CANDTL_12_0_0),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[10] ),
    .F2 (NET_LR80),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx56244z6 ),
    .FZ (\WBs_RD_DAT[5] ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[10] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx56244z6 ),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx24097z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx24097z7 ),
    .TZ (\WBs_RD_DAT[7] ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_cnt[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z12 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx18716z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[14].I1_K5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (WB_CLK_CANDTL_11_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .QDI (\WBs_WR_DAT[14] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[14] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (K5_FZ_),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\WBs_ADR[12] ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx58238z7 ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z24 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx56244z6 ),
    .BSL (\WBs_ADR[13] ),   
    .BAB (\WBs_ADR[14] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58238z7 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[13].I1_J5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (WB_CLK_CANDTL_10_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .QDI (\WBs_WR_DAT[13] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[13] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (J5_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx58238z7 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx52254z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx52254z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (J5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[15].I1_I5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (WB_CLK_CANDTL_9_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .QDI (\WBs_WR_DAT[15] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[15] ),
    .F2 (VCC),
    .F1 (\WBs_ADR[2] ),
    .FS (\WBs_ADR[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx60232z7-INV ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx2674z27 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[14] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx49263z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z28-INV ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx60232z7-INV ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60232z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[17].I1_H5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (WB_CLK_CANDTL_8_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .QDI (\WBs_WR_DAT[17] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[17] ),
    .F2 (NET_LR103),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx56244z6 ),
    .FZ (\WBs_RD_DAT[20] ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51257z1 ),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx51257z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51257z7 ),
    .TZ (NET_LR100),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (H5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[16].I1_G5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (WB_CLK_CANDTL_7_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .QDI (\WBs_WR_DAT[16] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[16] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (G5_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z19 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[16] ),
    .TZ (G5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[16] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[16] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx51257z7 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[20].I1_F5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (WB_CLK_CANDTL_6_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .QDI (\WBs_WR_DAT[20] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[20] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[19] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx54248z5 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z26 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z23 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TZ (\WBs_RD_DAT[18] ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (F5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_len[21].I1_E5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (WB_CLK_CANDTL_5_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .QDI (\WBs_WR_DAT[21] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_len[21] ),
    .F2 (NET_LR100),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z23 ),
    .FZ (\WBs_RD_DAT[16] ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z26 ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z23 ),   
    .TZ (\WBs_RD_DAT[31] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),   
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[22] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx58238z10 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[23].I1_D5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (WB_CLK_CANDTL_4_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .QDI (\WBs_WR_DAT[23] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[23] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (D5_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[24] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60232z13 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (D5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[26].I1_C5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (WB_CLK_CANDTL_3_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .QDI (\WBs_WR_DAT[26] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[26] ),
    .F2 (NET_LR109),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z24 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx63223z1 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[25] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[26] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[27] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z12 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (C5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[27].I1_B5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (bitclk_local_CANDTL_2_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[27] ),
    .F2 (GND),
    .F1 (NET_LR12),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[25] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx48352z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[27] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[27] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[27] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[27] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[26] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[27] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z4 ),
    .TZ (NET_LR12),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx53339z2 ),
    .TBS (VCC),
    .CZ (B5_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[27].I1_A5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (WB_CLK_CANDTL_1_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .QDI (\WBs_WR_DAT[27] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[27] ),
    .F2 (NET_LR217),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx63223z1 ),
    .FZ (\WBs_RD_DAT[27] ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[27] ),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (A5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65217z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TBS (VCC),
    .CZ (NET_LR217),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[21].I1_AF4_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .F2 (\WBs_ADR[10] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65100z22 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z11 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[21] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z10 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z11 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[21] ),   
    .TBS (VCC),
    .CZ (AF4_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig[22].I1_AE4_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13391z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx15387z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE4_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z10 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[22] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z9 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_add31_5i1.nx19200z10 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[22] ),   
    .TBS (VCC),
    .CZ (AE4_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD4_QZ_),
    .F2 (VCC),
    .F1 (WB_RST_FPGA_QMUX_TR0_0_CANDTR_30_0_0),   
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),
    .FZ (\u_AL4S3B_FPGA_IP.nx1671z45 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\WBs_ADR[2] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx52254z4 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AD4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx53789z3 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AC4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[3].I1_AB4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB4_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx54786z9-INV ),
    .TZ (AB4_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx54786z7 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .CZ (AB4_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[0].I1_AA4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx54786z7 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx54786z7 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx52792z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .TBS (VCC),
    .CZ (AA4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_Deci_Rx_FIFO_Flush.I1_Z4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx56841z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),
    .F2 (NET_LR57),
    .F1 (GND),
    .FS (\WBs_WR_DAT[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx56841z1 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (WBs_CYC),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx60901z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60901z4 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Z4_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z12 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx56841z2 ),
    .TZ (NET_LR57),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Y4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X4_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx2787z6 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\WBs_ADR[5] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx56841z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx56841z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx46542z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_wb_coeff_ram_rd_access_ctrl_sig.I1_W4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38657z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_wb_coeff_RAM_access_ctrl_sig ),   
    .F2 (\WBs_WR_DAT[5] ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ),
    .FZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Con_IRQ_o.N_11 ),   
    .BB2 (\WBs_ADR[5] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2787z3 ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z8-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2787z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2787z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38657z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Con_IRQ_o.I1_V4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55194z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Con_IRQ_o.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Con_IRQ ),
    .F2 (\u_AL4S3B_FPGA_IP.nx55194z3 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ),
    .FZ (\u_AL4S3B_FPGA_IP.nx55194z2 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2S_wMEM_WE_sig ),   
    .TZ (V4_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2787z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_Rx_FIFOs_inst0_I2S_wMEM_WE_sig ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx15822z2 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx15822z1 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Con_IRQ_EN_o.I1_U4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34760z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Con_IRQ_EN ),
    .F2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Con_IRQ ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Con_IRQ_EN ),
    .FZ (I2S_Con_Intr),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Con_IRQ_EN ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Con_IRQ ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx22103z8 ),
    .TAB (\WBs_ADR[2] ),   
    .TZ (NET_LR82),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (U4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T4_QZ_),
    .F2 (NET_LR65),
    .F1 (GND),
    .FS (\WBs_ADR[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx34760z1 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[12] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\WBs_ADR[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx1677z12 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (T4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_S_EN_o.I1_S4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_19_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64784z10 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_S_EN_o.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.I2S_S_EN ),   
    .F2 (\WBs_WR_DAT[0] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx64784z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_S_EN_o.N_11 ),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\WBs_ADR[4] ),   
    .TB2 (\WBs_ADR[13] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx64784z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.I2S_S_EN ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z3 ),   
    .BSL (\WBs_ADR[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1677z14 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (R4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[13] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.nx64784z4 ),   
    .TZ (NET_LR72),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[1].I1_Q4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_17_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q4_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\WBs_ADR[3] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z8-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z16 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Q4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[1].I1_P4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (bitclk_local_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[1] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (P4_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[1] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[1] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[1] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[1] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21106z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ),
    .TBS (VCC),
    .CZ (P4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[3].I1_O4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (bitclk_local_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[3] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (O4_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[3] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[3] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[3] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[3] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23100z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx30115z2 ),
    .TBS (VCC),
    .CZ (O4_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[6].I1_N4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (WB_CLK_CANDTL_14_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .QDI (\WBs_WR_DAT[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[6] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx2674z16 ),
    .FS (\u_AL4S3B_FPGA_IP.nx64784z6 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx1677z11 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx1677z12 ),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z16 ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z24 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx1677z11 ),
    .BAB (\WBs_ADR[13] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx1677z10 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[8].I1_M4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (WB_CLK_CANDTL_13_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .QDI (\WBs_WR_DAT[8] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[8] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (M4_FZ_),
    .BB2 (\WBs_ADR[12] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx64220z6 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx64220z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx64220z5 ),
    .BSL (\WBs_ADR[13] ),   
    .BAB (\WBs_ADR[14] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64220z7 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[9].I1_L4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (WB_CLK_CANDTL_12_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .QDI (\WBs_WR_DAT[9] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[9] ),
    .F2 (NET_LR90),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx64220z5 ),
    .FZ (\WBs_RD_DAT[11] ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (NET_LR88),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[9] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx26091z4 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (L4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 K4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_11_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .QDI (\WBs_WR_DAT[10] ),
    .QDS (VCC),
    .QST (WB_RST_FPGA_CANDTL_11_0_0),   
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[10] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (K4_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx1677z10 ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx48266z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48266z4 ),   
    .TZ (NET_LR93),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (K4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[13].I1_J4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (WB_CLK_CANDTL_10_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .QDI (\WBs_WR_DAT[13] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[13] ),
    .F2 (GND),
    .F1 (\WBs_ADR[2] ),
    .FS (\WBs_ADR[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx5677z2 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (NET_LR94),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[13] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx48266z4 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (J4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[15].I1_I4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (WB_CLK_CANDTL_9_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .QDI (\WBs_WR_DAT[15] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[15] ),
    .F2 (VCC),
    .F1 (\WBs_ADR[4] ),
    .FS (\WBs_ADR[5] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z28-INV ),
    .BB2 (GND),
    .BB1 (\WBs_ADR[12] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z27 ),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z28-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.nx5677z2 ),   
    .TZ (NET_LR113),
    .BSL (\WBs_ADR[14] ),
    .BAB (NET_LR113),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z26 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[17].I1_H4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (WB_CLK_CANDTL_8_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .QDI (\WBs_WR_DAT[17] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[17] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (H4_FZ_),
    .BB2 (\WBs_BYTE_STB[1] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx65217z7 ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx26091z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx26091z4 ),   
    .TZ (NET_LR87),
    .BSL (\u_AL4S3B_FPGA_IP.nx5677z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx17222z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx12656z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[18].I1_G4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (WB_CLK_CANDTL_7_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .QDI (\WBs_WR_DAT[18] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[18] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (G4_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[13] ),
    .TSL (\WBs_ADR[15] ),
    .TAB (\WBs_ADR[16] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60901z5 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (G4_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[19].I1_F4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (WB_CLK_CANDTL_6_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .QDI (\WBs_WR_DAT[19] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[19] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (F4_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z26 ),
    .TA2 (\WBs_ADR[12] ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z26 ),
    .TSL (\WBs_ADR[13] ),
    .TAB (\WBs_ADR[14] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx65217z7 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (F4_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[22].I1_E4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (WB_CLK_CANDTL_5_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .QDI (\WBs_WR_DAT[22] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[22] ),
    .F2 (NET_LR93),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx64220z5 ),
    .FZ (\WBs_RD_DAT[13] ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[21] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57241z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (E4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[21].I1_D4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (WB_CLK_CANDTL_4_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .QDI (\WBs_WR_DAT[21] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[21] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (D4_FZ_),
    .BB2 (\WBs_BYTE_STB[3] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_BYTE_STB[2] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx5677z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx17222z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx28661z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx5677z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx17222z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19686z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[26].I1_C4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (bitclk_local_CANDTL_3_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[26] ),
    .F2 (NET_LR216),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx64220z5 ),
    .FZ (\WBs_RD_DAT[28] ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[26] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[26] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[26] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[26] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[24] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[25] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx56330z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54336z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx54336z2 ),
    .TBS (VCC),
    .CZ (C4_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[25].I1_B4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (bitclk_local_CANDTL_2_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[25] ),
    .F2 (NET_LR87),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx2674z24 ),
    .FZ (\WBs_RD_DAT[9] ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[25] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[25] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[25] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[25] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[25] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[26] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx53339z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx48352z4 ),
    .TBS (VCC),
    .CZ (B4_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[25].I1_A4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_0_0),
    .QCK (WB_CLK_CANDTL_1_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .QDI (\WBs_WR_DAT[25] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[25] ),
    .F2 (NET_LR215),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx65217z7 ),
    .FZ (\WBs_RD_DAT[29] ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[25] ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx65217z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z20 ),
    .TZ (NET_LR218),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (A4_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[5].I1_AF3_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[5] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z12 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AF3_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[20] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z12 ),   
    .TBS (VCC),
    .CZ (AF3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[8].I1_AE3_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[8] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z10 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z9 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE3_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[23] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z9 ),   
    .TBS (VCC),
    .CZ (AE3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC3_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx53789z5 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AC3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[1].I1_AB3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_28_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_28_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .TZ (AB3_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .CZ (AB3_CZ_),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_modgen_counter_DeciData_Rx_FIFO_Level_reg_q[2].I1_AA3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57777z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Flush ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .TZ (AA3_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_Level[0] ),   
    .CZ (AA3_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z3_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx54786z5 ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx54786z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Z3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y3_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx60901z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx65100z46 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Y3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X3_QZ_),
    .F2 (NET_LR58),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx21116z4 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx21116z1 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[4] ),   
    .TAB (\WBs_ADR[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21116z4 ),   
    .BSL (\WBs_BYTE_STB[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2787z7 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2787z6 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W3_QZ_),
    .F2 (VCC),
    .F1 (\WBs_WR_DAT[3] ),
    .FS (\u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ),
    .FZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Dis_IRQ_o.N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx2674z10 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx21116z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx64519z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx21116z3 ),
    .TZ (NET_LR128),
    .BSL (\u_AL4S3B_FPGA_IP.nx21116z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx21116z3 ),   
    .TBS (VCC),
    .CZ (NET_LR58),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Dis_IRQ_o.I1_V3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx6374z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Dis_IRQ_o.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Dis_IRQ ),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx55194z3 ),
    .FS (\u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ),
    .FZ (\u_AL4S3B_FPGA_IP.nx6374z2 ),   
    .BB2 (\WBs_ADR[5] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx23968z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx15822z2 ),
    .BSL (\WBs_ADR[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z5 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64519z5 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_I2S_Dis_IRQ_EN_o.I1_U3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx34760z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Dis_IRQ_EN ),
    .F2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Dis_IRQ ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Dis_IRQ_EN ),
    .FZ (I2S_Dis_Intr),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (NET_LR188),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Dis_IRQ_EN ),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_I2S_Dis_IRQ ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx22103z8 ),
    .TAB (\WBs_ADR[2] ),   
    .TZ (NET_LR77),
    .BSL (I2S_Con_Intr),
    .BAB (I2S_Dis_Intr),   
    .TBS (VCC),
    .CZ (nx294),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T3_QZ_),
    .F2 (GND),
    .F1 (NET_LR129),
    .FS (\WBs_ADR[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx55194z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx22103z8 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx22103z8 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx34760z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx34760z3 ),
    .TZ (NET_LR129),
    .BSL (\u_AL4S3B_FPGA_IP.nx34760z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34760z3 ),   
    .TBS (VCC),
    .CZ (NET_LR65),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_wb_FIR_L_PreDeci_RAM_wrMASTER_CTRL.I1_S3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_19_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_19_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64784z3 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_wb_FIR_L_PREDECI_RAM_wrMASTER_CTRL_sig ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx64784z3 ),
    .FS (\u_AL4S3B_FPGA_IP.i2s_Clock_Stoped_sig ),
    .FZ (\u_AL4S3B_FPGA_IP.nx64784z10 ),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (\WBs_ADR[5] ),
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (\WBs_ADR[3] ),
    .TSL (\WBs_ADR[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx1677z16 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx1677z14 ),   
    .BSL (\WBs_ADR[6] ),
    .BAB (\WBs_ADR[9] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx1677z16 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_enable.I1_R3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_18_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45494z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx45494z5 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[3] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z16 ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_enable ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z25 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx45494z6 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx45494z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx45494z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[2].I1_Q3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_17_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .FS (\WBs_ADR[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx45494z5 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z8-INV ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx62226z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx17118z25 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z24 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Q3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[2].I1_P3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_16_0_0),
    .QCK (bitclk_local_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[2] ),
    .F2 (VCC),
    .F1 (NET_LR68),
    .FS (\u_AL4S3B_FPGA_IP.nx17118z24 ),
    .FZ (\WBs_RD_DAT[0] ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ),
    .TZ (P3_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ),
    .TBS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .CZ (P3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[4].I1_O3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (WB_CLK_CANDTL_15_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .QDI (\WBs_WR_DAT[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[4] ),
    .F2 (GND),
    .F1 (NET_LR121),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx19038z6 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[0] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[3] ),
    .TZ (NET_LR121),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx30115z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[6].I1_N3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_local_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[6] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (N3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[6] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[6] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[6] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[6] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[4] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z5 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19038z5 ),
    .TBS (VCC),
    .CZ (N3_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[8].I1_M3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (bitclk_local_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[8] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (M3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[8] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[8] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[8] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[8] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[6] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19038z4 ),
    .TBS (VCC),
    .CZ (M3_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[11].I1_L3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (WB_CLK_CANDTL_12_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .QDI (\WBs_WR_DAT[11] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[11] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (L3_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[8] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (NET_LR116),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z15 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z2 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (L3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[12].I1_K3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (WB_CLK_CANDTL_11_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .QDI (\WBs_WR_DAT[12] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[12] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (K3_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_BYTE_STB[0] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx5677z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx17222z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx5677z1 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (K3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[14].I1_J3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (WB_CLK_CANDTL_10_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .QDI (\WBs_WR_DAT[14] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[14] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (J3_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[12] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx19038z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z7 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z3 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (J3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I3_QZ_),
    .F2 (GND),
    .F1 (NET_LR114),
    .FS (\WBs_ADR[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z27 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\WBs_ADR[7] ),
    .TB2 (\WBs_BYTE_STB[0] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx17222z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx17222z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17222z1 ),
    .BSL (\WBs_ADR[8] ),
    .BAB (\WBs_ADR[9] ),   
    .TBS (VCC),
    .CZ (NET_LR114),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H3_FZ_),   
    .BB2 (\WBs_BYTE_STB[1] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[16] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (NET_LR117),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z3 ),
    .TZ (NET_LR116),
    .BSL (\u_AL4S3B_FPGA_IP.nx17222z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx17222z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx10243z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[16].I1_G3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (WB_CLK_CANDTL_7_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .QDI (\WBs_WR_DAT[16] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[16] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (G3_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[15] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[16] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx62226z3 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (G3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[20].I1_F3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (WB_CLK_CANDTL_6_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .QDI (\WBs_WR_DAT[20] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[20] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (F3_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[20] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (NET_LR118),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z14 ),
    .TZ (NET_LR117),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (F3_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[22].I1_E3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (bitclk_local_CANDTL_5_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[22] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (E3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[22] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[22] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[22] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[22] ),
    .TB2 (\WBs_BYTE_STB[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx17222z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx17222z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx52436z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx48352z5 ),
    .TBS (VCC),
    .CZ (E3_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D3_QZ_),
    .F2 (GND),
    .F1 (\WBs_ADR[3] ),
    .FS (\WBs_ADR[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx17222z4 ),
    .BB2 (\WBs_BYTE_STB[3] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[24] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (NET_LR119),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z13 ),
    .TZ (NET_LR118),
    .BSL (\u_AL4S3B_FPGA_IP.nx17222z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx17222z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[24].I1_C3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_3_0_0),
    .QCK (bitclk_local_CANDTL_3_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[24] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (C3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[24] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[24] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[24] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[24] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[22] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[23] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx56330z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx56330z2 ),
    .TBS (VCC),
    .CZ (C3_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_reg_sample_gap[24].I1_B3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_0_0),
    .QCK (WB_CLK_CANDTL_2_3_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43461z1 ),
    .QDI (\WBs_WR_DAT[24] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[24] ),
    .F2 (GND),
    .F1 (NET_LR13),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[22] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx48352z4 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[23] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[24] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z5 ),
    .TZ (NET_LR13),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (B3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 A3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A3_QZ_),
    .F2 (NET_LR218),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx61229z1 ),
    .FZ (\WBs_RD_DAT[25] ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (A3_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (A3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[6].I1_AF2_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_32_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[6] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z11 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z10 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AF2_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[21] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z11 ),   
    .TBS (VCC),
    .CZ (AF2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_reg_fir_deci_data_sum_sig_type_convert_reg[7].I1_AE2_MF_LOGIC3  (   
    .QRT (\u_AL4S3B_FPGA_IP.nx38782z1 ),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_31_3_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_sum_done ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[7] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE2_FZ_),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AE2_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig[22] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_fir_deci_data_sum_sig_type_convert_reg_add31_2i1.nx19200z10 ),   
    .TBS (VCC),
    .CZ (AE2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),   
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA2_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ),   
    .BA1 (VCC),
    .TB2 (\WBs_ADR[13] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (WBs_CYC),
    .TAB (\WBs_ADR[14] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2787z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[0] ),
    .TBS (VCC),   
    .CZ (AA2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),   
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z2_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (\WBs_ADR[12] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2787z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ),
    .TBS (VCC),   
    .CZ (Z2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_WBs_ACK_sig.I1_Y2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_25_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_25_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y2_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx60901z4 ),
    .TA1 (GND),
    .TSL (WBs_STB),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60901z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx60901z3 ),
    .TBS (VCC),
    .CZ (Y2_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_reg_WBs_ACK_sig_r.I1_X2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_24_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_24_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .F2 (\WBs_ADR[2] ),
    .F1 (GND),
    .FS (\WBs_ADR[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z12 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2787z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z12 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx54786z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54786z3 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (X2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W2_QZ_),
    .F2 (WBs_STB),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx2787z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx21116z2 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (WBs_WE),   
    .TAB (\WBs_BYTE_STB[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21116z3 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (W2_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V2_QZ_),
    .F2 (WBs_STB),
    .F1 (GND),
    .FS (WBs_WE),
    .FZ (\u_AL4S3B_FPGA_IP.nx2787z7 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[3] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\WBs_ADR[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54786z4 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (V2_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U2_QZ_),
    .F2 (GND),
    .F1 (NET_LR131),
    .FS (\WBs_ADR[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx3446z7 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx2674z12 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx64784z7 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx64784z5 ),
    .TZ (NET_LR131),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (U2_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T2_QZ_),
    .F2 (WBs_STB),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx64784z7 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx34760z2 ),   
    .BB2 (\WBs_ADR[4] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (WBs_WE),   
    .TAB (\WBs_BYTE_STB[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx34760z3 ),   
    .BSL (\WBs_ADR[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64784z5 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx22103z8 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (S2_QZ_),
    .F2 (GND),
    .F1 (NET_LR162),
    .FS (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx64784z3 ),
    .BB2 (WBs_STB),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64784z7 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx64784z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx64784z9 ),   
    .TZ (NET_LR162),
    .BSL (WBs_WE),
    .BAB (\WBs_BYTE_STB[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64784z9 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (R2_QZ_),
    .F2 (WBs_STB),
    .F1 (GND),
    .FS (WBs_CYC),
    .FZ (\u_AL4S3B_FPGA_IP.nx2582z2 ),
    .BB2 (WBs_CYC),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\WBs_ADR[3] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx64784z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2787z8-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx64784z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx64784z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx45494z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx45494z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Q2_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx2674z6 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx64784z6 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx64784z5 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.WBs_ACK_FLL ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx45494z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx45494z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx17222z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17222z2 ),
    .BSL (WBs_WE),
    .BAB (\u_AL4S3B_FPGA_IP.nx2582z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx17222z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (P2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P2_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[6] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[7] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[5].I1_O2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_15_0_0),
    .QCK (bitclk_local_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[5] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (O2_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[5] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[5] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[5] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[5] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[3] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx30115z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx32109z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx32109z2 ),
    .TBS (VCC),
    .CZ (O2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[4].I1_N2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_14_0_0),
    .QCK (bitclk_local_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[4] ),
    .F2 (GND),
    .F1 (NET_LR120),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx34103z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[4] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[4] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[4] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[4] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[5] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19038z6 ),
    .TZ (NET_LR120),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19038z6 ),
    .TBS (VCC),
    .CZ (N2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[7].I1_M2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_13_0_0),
    .QCK (bitclk_local_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[7] ),
    .F2 (GND),
    .F1 (NET_LR18),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx766z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[7] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[7] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[7] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[7] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[7] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[8] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx34103z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx36097z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34103z2 ),
    .TBS (VCC),
    .CZ (M2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[9].I1_L2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (bitclk_local_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[9] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (L2_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[9] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[9] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[9] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[9] ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[9] ),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[10] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[11] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx36097z2 ),
    .TBS (VCC),
    .CZ (L2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[10].I1_K2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (bitclk_local_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[10] ),
    .F2 (GND),
    .F1 (NET_LR17),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[10] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx766z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[10] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[10] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[10] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[10] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[11] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[12] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx766z4 ),
    .TZ (NET_LR17),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx766z4 ),
    .TBS (VCC),
    .CZ (K2_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[13].I1_J2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (bitclk_local_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[13] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (J2_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[13] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[13] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[13] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[13] ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[13] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[15] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx766z3 ),
    .TBS (VCC),
    .CZ (J2_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[15].I1_I2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_0_0),
    .QCK (bitclk_local_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[15] ),
    .F2 (GND),
    .F1 (NET_LR16),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[13] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx48352z7 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[15] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[15] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[15] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[15] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[14] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[15] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx766z3 ),
    .TZ (NET_LR16),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx766z2 ),
    .TBS (VCC),
    .CZ (I2_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[17].I1_H2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_0_0),
    .QCK (bitclk_local_CANDTL_8_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[17] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (H2_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[17] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[17] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[17] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[17] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[15] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[16] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx766z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx64308z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64308z2 ),
    .TBS (VCC),
    .CZ (H2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[16].I1_G2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (bitclk_local_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[16] ),
    .F2 (GND),
    .F1 (NET_LR15),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[16] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx48352z6 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[16] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[16] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[16] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[16] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[17] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[18] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z7 ),
    .TZ (NET_LR15),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx48352z7 ),
    .TBS (VCC),
    .CZ (G2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[19].I1_F2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (bitclk_local_CANDTL_6_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[19] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (F2_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[19] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[19] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[19] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[19] ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[17] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[18] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[19] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z14 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx48352z6 ),
    .TBS (VCC),
    .CZ (F2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[21].I1_E2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_0_0),
    .QCK (bitclk_local_CANDTL_5_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[21] ),
    .F2 (GND),
    .F1 (NET_LR14),
    .FS (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[19] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx48352z5 ),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[21] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[21] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[21] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[21] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[20] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[21] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z6 ),
    .TZ (NET_LR14),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx59321z2 ),
    .TBS (VCC),
    .CZ (E2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[23].I1_D2_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_0_0),
    .QCK (bitclk_local_CANDTL_4_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[23] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (D2_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[23] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[23] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[23] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[23] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[21] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[22] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx59321z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57327z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx57327z2 ),
    .TBS (VCC),
    .CZ (D2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 C2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C2_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[21] ),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[22] ),
    .TAB (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[23] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19038z13 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (C2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 AA1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_27_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (WB_RST_FPGA_QMUX_TR0_0_CANDTR_27_0_0),   
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[0] ),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx32295z2-INV ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[1] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ),
    .TZ (NET_LR132),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx32295z2-INV ),
    .TBS (VCC),
    .CZ (AA1_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_reg_WBs_ACK_o.I1_Z1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_26_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_26_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (Z1_FZ_),
    .BB2 (VCC),
    .BB1 (NET_LR132),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (WBs_STB),
    .TAB (\u_AL4S3B_FPGA_IP.nx60901z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx63895z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx63895z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_Cntr[0] ),
    .TBS (VCC),   
    .CZ (Z1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y1_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .TSL (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .TAB (\u_AL4S3B_FPGA_IP.nx54786z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx3446z5 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Y1_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 X1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X1_QZ_),
    .F2 (GND),
    .F1 (NET_LR130),
    .FS (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .FZ (\u_AL4S3B_FPGA_IP.nx32878z1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .TSL (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .TAB (\u_AL4S3B_FPGA_IP.nx54786z3 ),
    .TZ (NET_LR130),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (X1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_reg_Default_State.I1_W1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_23_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_23_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (W1_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx3446z6 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (WBs_STB),   
    .TAB (WBs_CYC),
    .TZ (W1_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .BAB (\u_AL4S3B_FPGA_IP.nx3446z5 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved_Default_State ),   
    .CZ (W1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_WBs_ACK_sig.I1_V1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_22_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_22_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .F2 (NET_LR163),
    .F1 (GND),
    .FS (WBs_STB),
    .FZ (\u_AL4S3B_FPGA_IP.nx23968z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx23968z4 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx60901z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx64784z7 ),   
    .TZ (NET_LR163),
    .BSL (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx23968z3 ),
    .TBS (VCC),
    .CZ (V1_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_reg_WBs_ACK_sig_r.I1_U1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_21_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_21_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .FS (\u_AL4S3B_FPGA_IP.nx3446z7 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx32878z3-INV ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.WBs_ACK_FLL ),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig_r ),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_I2S_Slave_w_DMA_u_i2s_slave_w_DMA_registers_WBs_ACK_sig ),   
    .TSL (\u_AL4S3B_FPGA_IP.WBs_ACK_FLL ),
    .TAB (\u_AL4S3B_FPGA_IP.nx3446z7 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx3446z6 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx32878z3-INV ),
    .BAB (\u_AL4S3B_FPGA_IP.nx32878z1 ),
    .TBS (VCC),
    .CZ (WBs_ACK),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 T1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T1_QZ_),
    .F2 (GND),
    .F1 (\WBs_ADR[13] ),
    .FS (\WBs_ADR[14] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx64784z8 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (WBs_CYC),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx23968z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx64784z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23968z4 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (T1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (S1_QZ_),
    .F2 (NET_LR164),
    .F1 (GND),
    .FS (WBs_CYC),
    .FZ (\u_AL4S3B_FPGA_IP.nx64784z7 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\WBs_ADR[12] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TAB (\u_AL4S3B_FPGA_IP.nx64784z8 ),
    .TZ (NET_LR164),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers_reg_WBs_ACK_o.I1_R1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_18_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_18_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .F2 (VCC),
    .F1 (\WBs_ADR[13] ),
    .FS (\WBs_ADR[14] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx45494z4-INV ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx23968z5 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\WBs_ADR[2] ),
    .TSL (\WBs_ADR[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.WBs_ACK_FLL ),
    .TZ (\u_AL4S3B_FPGA_IP.nx45494z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2582z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx45494z4-INV ),
    .TBS (VCC),
    .CZ (R1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_WBs_ACK_o.I1_Q1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_TR0_0_CANDTR_17_0_0),
    .QCK (WB_CLK_QMUX_TR3_0_CANDTR_17_3_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.WBs_ACK_FLL ),   
    .F2 (NET_LR64),
    .F1 (GND),
    .FS (\WBs_ADR[12] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx45494z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.WBs_ACK_FLL ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx2787z5-INV ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx45494z4-INV ),   
    .TZ (NET_LR64),
    .BSL (\u_AL4S3B_FPGA_IP.nx2582z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx45494z3 ),
    .TBS (VCC),
    .CZ (Q1_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 M1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M1_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[8] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[9] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx34103z2 ),
    .TZ (NET_LR18),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (M1_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[11].I1_L1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_12_0_0),
    .QCK (bitclk_local_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[11] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (L1_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[11] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[11] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[11] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[11] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[9] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[10] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx36097z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx4754z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx4754z2 ),
    .TBS (VCC),
    .CZ (L1_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[12].I1_K1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_11_0_0),
    .QCK (bitclk_local_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[12] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (K1_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[12] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[12] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[12] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[12] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[10] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx766z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx3757z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx3757z2 ),
    .TBS (VCC),
    .CZ (K1_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[14].I1_J1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_0_0),
    .QCK (bitclk_local_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[14] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (J1_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[14] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[14] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[14] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[14] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[12] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[13] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx3757z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx1763z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx1763z2 ),
    .TBS (VCC),
    .CZ (J1_CZ_),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I1_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[13] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx766z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx766z2 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (I1_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H1_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[12] ),
    .TSL (\WBs_ADR[15] ),
    .TAB (\WBs_ADR[16] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23968z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (H1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[18].I1_G1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_0_0),
    .QCK (bitclk_local_CANDTL_7_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[18] ),
    .F2 (GND),
    .F1 (NET_LR169),
    .FS (\WBs_ADR[8] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z6 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[18] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[18] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[18] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[18] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[16] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[17] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z7 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx63311z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63311z2 ),
    .TBS (VCC),
    .CZ (G1_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.FLL_I2S_0_modgen_counter_sample_gap_cnt_reg_q[20].I1_F1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_0_0),
    .QCK (bitclk_local_CANDTL_6_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx27124z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[20] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (F1_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[20] ),
    .BB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[20] ),
    .BA2 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_reg_sample_gap[20] ),
    .BA1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[20] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[18] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[19] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx63311z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60318z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt_load ),
    .BAB (\u_AL4S3B_FPGA_IP.nx60318z2 ),
    .TBS (VCC),
    .CZ (F1_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E1_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[19] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FLL_I2S_0_sample_gap_cnt[20] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx48352z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx59321z2 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (E1_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D1_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[9] ),
    .TSL (\WBs_ADR[10] ),
    .TAB (\WBs_ADR[11] ),
    .TZ (NET_LR169),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (D1_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 A1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A1_QZ_),
    .F2 (VCC),
    .F1 (WB_RST),
    .FS (Sys_Clk0_Rst),
    .FZ (nx304),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (A1_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (A1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_ASSPTMRB ASSP_FRAG_TAMAR_ASSP (.SFBIO({\ASSP_SFBIO[13]_ 
   ,\ASSP_SFBIO[12]_ ,\ASSP_SFBIO[11]_ ,\ASSP_SFBIO[10]_ ,\ASSP_SFBIO[9]_ 
   ,\ASSP_SFBIO[8]_ ,\ASSP_SFBIO[7]_ ,\ASSP_SFBIO[6]_ ,\ASSP_SFBIO[5]_ 
   ,\ASSP_SFBIO[4]_ ,\ASSP_SFBIO[3]_ ,\ASSP_SFBIO[2]_ ,\ASSP_SFBIO[1]_ 
   ,\ASSP_SFBIO[0]_ }),
    .Device_ID_6S (GND),
    .Device_ID_4S (GND),   
    .SPIm_PWdata_26S (GND),
    .SPIm_PWdata_24S (GND),   
    .SPIm_PWdata_14S (GND),
    .SPIm_PWdata_11S (GND),   
    .SPIm_PWdata_0S (GND),
    .SPIm_Paddr_8S (GND),
    .SPIm_Paddr_6S (GND),
    .FB_PKfbPush_1S (GND),
    .FB_PKfbData_31S (GND),   
    .FB_PKfbData_21S (GND),
    .FB_PKfbData_19S (GND),   
    .FB_PKfbData_9S (GND),
    .FB_PKfbData_6S (GND),
    .Sys_PKfb_ClkS (GND),
    .FB_BusyS (GND),
    .WB_CLKS (GND),.FBIO_In({
   \ASSP_FBIO_In[13]_ ,\ASSP_FBIO_In[12]_ ,\ASSP_FBIO_In[11]_ 
   ,\ASSP_FBIO_In[10]_ ,\ASSP_FBIO_In[9]_ ,\ASSP_FBIO_In[8]_ 
   ,\ASSP_FBIO_In[7]_ ,\ASSP_FBIO_In[6]_ ,\ASSP_FBIO_In[5]_ 
   ,\ASSP_FBIO_In[4]_ ,\ASSP_FBIO_In[3]_ ,\ASSP_FBIO_In[2]_ 
   ,\ASSP_FBIO_In[1]_ ,\ASSP_FBIO_In[0]_ }),.FBIO_Out_En({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.FBIO_Out({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.FBIO_In_En({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.SPIm_Prdata({
   \ASSP_SPIm_Prdata[31]_ ,\ASSP_SPIm_Prdata[30]_ ,\ASSP_SPIm_Prdata[29]_ 
   ,\ASSP_SPIm_Prdata[28]_ ,\ASSP_SPIm_Prdata[27]_ ,\ASSP_SPIm_Prdata[26]_ 
   ,\ASSP_SPIm_Prdata[25]_ ,\ASSP_SPIm_Prdata[24]_ ,\ASSP_SPIm_Prdata[23]_ 
   ,\ASSP_SPIm_Prdata[22]_ ,\ASSP_SPIm_Prdata[21]_ ,\ASSP_SPIm_Prdata[20]_ 
   ,\ASSP_SPIm_Prdata[19]_ ,\ASSP_SPIm_Prdata[18]_ ,\ASSP_SPIm_Prdata[17]_ 
   ,\ASSP_SPIm_Prdata[16]_ ,\ASSP_SPIm_Prdata[15]_ ,\ASSP_SPIm_Prdata[14]_ 
   ,\ASSP_SPIm_Prdata[13]_ ,\ASSP_SPIm_Prdata[12]_ ,\ASSP_SPIm_Prdata[11]_ 
   ,\ASSP_SPIm_Prdata[10]_ ,\ASSP_SPIm_Prdata[9]_ ,\ASSP_SPIm_Prdata[8]_ 
   ,\ASSP_SPIm_Prdata[7]_ ,\ASSP_SPIm_Prdata[6]_ ,\ASSP_SPIm_Prdata[5]_ 
   ,\ASSP_SPIm_Prdata[4]_ ,\ASSP_SPIm_Prdata[3]_ ,\ASSP_SPIm_Prdata[2]_ 
   ,\ASSP_SPIm_Prdata[1]_ ,\ASSP_SPIm_Prdata[0]_ }),.Device_ID({GND,GND,GND
   ,GND,GND,GND,VCC,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.SPIm_PWdata({
   GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),   
    .SPIm_PSlvErr (ASSP_SPIm_PSlvErr_),
    .SPIm_PReady (ASSP_SPIm_PReady_),.TimeStamp({\ASSP_TimeStamp[23]_ ,\ASSP_TimeStamp[22]_ 
   ,\ASSP_TimeStamp[21]_ ,\ASSP_TimeStamp[20]_ ,\ASSP_TimeStamp[19]_ 
   ,\ASSP_TimeStamp[18]_ ,\ASSP_TimeStamp[17]_ ,\ASSP_TimeStamp[16]_ 
   ,\ASSP_TimeStamp[15]_ ,\ASSP_TimeStamp[14]_ ,\ASSP_TimeStamp[13]_ 
   ,\ASSP_TimeStamp[12]_ ,\ASSP_TimeStamp[11]_ ,\ASSP_TimeStamp[10]_ 
   ,\ASSP_TimeStamp[9]_ ,\ASSP_TimeStamp[8]_ ,\ASSP_TimeStamp[7]_ 
   ,\ASSP_TimeStamp[6]_ ,\ASSP_TimeStamp[5]_ ,\ASSP_TimeStamp[4]_ 
   ,\ASSP_TimeStamp[3]_ ,\ASSP_TimeStamp[2]_ ,\ASSP_TimeStamp[1]_ 
   ,\ASSP_TimeStamp[0]_ }),
    .SPIm_PWrite (GND),
    .SPIm_PEnable (GND),
   .SPIm_Paddr({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND}),
    .Sys_PSel (GND),
    .FB_PKfbOverflow (ASSP_FB_PKfbOverflow_),
   .Sensor_Int({\ASSP_Sensor_Int[7]_ ,\ASSP_Sensor_Int[6]_ 
   ,\ASSP_Sensor_Int[5]_ ,\ASSP_Sensor_Int[4]_ ,\ASSP_Sensor_Int[3]_ 
   ,\ASSP_Sensor_Int[2]_ ,\ASSP_Sensor_Int[1]_ ,\ASSP_Sensor_Int[0]_ }),
   .WBs_WR_DAT({\WBs_WR_DAT[31]_InterfaceOut ,\WBs_WR_DAT[30]_InterfaceOut 
   ,\WBs_WR_DAT[29]_InterfaceOut ,\WBs_WR_DAT[28]_InterfaceOut 
   ,\WBs_WR_DAT[27]_InterfaceOut ,\WBs_WR_DAT[26]_InterfaceOut 
   ,\WBs_WR_DAT[25]_InterfaceOut ,\WBs_WR_DAT[24]_InterfaceOut 
   ,\WBs_WR_DAT[23]_InterfaceOut ,\WBs_WR_DAT[22]_InterfaceOut 
   ,\WBs_WR_DAT[21]_InterfaceOut ,\WBs_WR_DAT[20]_InterfaceOut 
   ,\WBs_WR_DAT[19]_InterfaceOut ,\WBs_WR_DAT[18]_InterfaceOut 
   ,\WBs_WR_DAT[17]_InterfaceOut ,\WBs_WR_DAT[16]_InterfaceOut 
   ,\WBs_WR_DAT[15]_InterfaceOut ,\WBs_WR_DAT[14]_InterfaceOut 
   ,\WBs_WR_DAT[13]_InterfaceOut ,\WBs_WR_DAT[12]_InterfaceOut 
   ,\WBs_WR_DAT[11]_InterfaceOut ,\WBs_WR_DAT[10]_InterfaceOut 
   ,\WBs_WR_DAT[9]_InterfaceOut ,\WBs_WR_DAT[8]_InterfaceOut 
   ,\WBs_WR_DAT[7]_InterfaceOut ,\WBs_WR_DAT[6]_InterfaceOut 
   ,\WBs_WR_DAT[5]_InterfaceOut ,\WBs_WR_DAT[4]_InterfaceOut 
   ,\WBs_WR_DAT[3]_InterfaceOut ,\WBs_WR_DAT[2]_InterfaceOut 
   ,\WBs_WR_DAT[1]_InterfaceOut ,\WBs_WR_DAT[0]_InterfaceOut }),   
    .FB_PKfbEOF (GND),
    .FB_PKfbSOF (GND),.FB_PKfbPush({GND,GND,GND
   ,GND}),.FB_PKfbData({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND}),
    .Sys_PKfb_Clk (GND),
    .Sys_Pclk_Rst (ASSP_Sys_Pclk_Rst_),   
    .Sys_Pclk (ASSP_Sys_Pclk_),
    .Sys_Clk1_Rst (ASSP_Sys_Clk1_Rst_),   
    .Sys_Clk1 (Sys_Clk1_InterfaceOut),
    .Sys_Clk0_Rst (Sys_Clk0_Rst_InterfaceOut),
    .Sys_Clk0 (Sys_Clk0_InterfaceOut),   
    .Sys_PKfb_Rst (ASSP_Sys_PKfb_Rst_),
    .WB_RST (WB_RST_InterfaceOut),
   .WBs_RD_DAT({\WBs_RD_DAT[31]_InterfaceIn ,\WBs_RD_DAT[30]_InterfaceIn 
   ,\WBs_RD_DAT[29]_InterfaceIn ,\WBs_RD_DAT[28]_InterfaceIn 
   ,\WBs_RD_DAT[27]_InterfaceIn ,\WBs_RD_DAT[26]_InterfaceIn 
   ,\WBs_RD_DAT[25]_InterfaceIn ,\WBs_RD_DAT[24]_InterfaceIn 
   ,\WBs_RD_DAT[23]_InterfaceIn ,\WBs_RD_DAT[22]_InterfaceIn 
   ,\WBs_RD_DAT[21]_InterfaceIn ,\WBs_RD_DAT[20]_InterfaceIn 
   ,\WBs_RD_DAT[19]_InterfaceIn ,\WBs_RD_DAT[18]_InterfaceIn 
   ,\WBs_RD_DAT[17]_InterfaceIn ,\WBs_RD_DAT[16]_InterfaceIn 
   ,\WBs_RD_DAT[15]_InterfaceIn ,\WBs_RD_DAT[14]_InterfaceIn 
   ,\WBs_RD_DAT[13]_InterfaceIn ,\WBs_RD_DAT[12]_InterfaceIn 
   ,\WBs_RD_DAT[11]_InterfaceIn ,\WBs_RD_DAT[10]_InterfaceIn 
   ,\WBs_RD_DAT[9]_InterfaceIn ,\WBs_RD_DAT[8]_InterfaceIn 
   ,\WBs_RD_DAT[7]_InterfaceIn ,\WBs_RD_DAT[6]_InterfaceIn 
   ,\WBs_RD_DAT[5]_InterfaceIn ,\WBs_RD_DAT[4]_InterfaceIn 
   ,\WBs_RD_DAT[3]_InterfaceIn ,\WBs_RD_DAT[2]_InterfaceIn 
   ,\WBs_RD_DAT[1]_InterfaceIn ,\WBs_RD_DAT[0]_InterfaceIn }),
    .FB_Busy (GND),
    .FB_Start (ASSP_FB_Start_),.FB_Int_Clr({GND,GND,GND,GND,GND,GND
   ,GND,GND}),.FB_msg_out({GND,\FB_msg_out[2]_InterfaceIn 
   ,\FB_msg_out[1]_InterfaceIn ,\FB_msg_out[0]_InterfaceIn }),.SDMA_Active({
   \ASSP_SDMA_Active[3]_ ,\ASSP_SDMA_Active[2]_ ,\ASSP_SDMA_Active[1]_ 
   ,\SDMA_Active[0]_InterfaceOut }),.SDMA_Done({\ASSP_SDMA_Done[3]_ 
   ,\ASSP_SDMA_Done[2]_ ,\ASSP_SDMA_Done[1]_ ,\ASSP_SDMA_Done[0]_ }),
   .SDMA_Sreq({GND,GND,GND,GND}),.SDMA_Req({GND,GND,GND
   ,\SDMA_Req[0]_InterfaceIn }),.WBs_ADR({\WBs_ADR[16]_InterfaceOut 
   ,\WBs_ADR[15]_InterfaceOut ,\WBs_ADR[14]_InterfaceOut 
   ,\WBs_ADR[13]_InterfaceOut ,\WBs_ADR[12]_InterfaceOut 
   ,\WBs_ADR[11]_InterfaceOut ,\WBs_ADR[10]_InterfaceOut 
   ,\WBs_ADR[9]_InterfaceOut ,\WBs_ADR[8]_InterfaceOut 
   ,\WBs_ADR[7]_InterfaceOut ,\WBs_ADR[6]_InterfaceOut 
   ,\WBs_ADR[5]_InterfaceOut ,\WBs_ADR[4]_InterfaceOut 
   ,\WBs_ADR[3]_InterfaceOut ,\WBs_ADR[2]_InterfaceOut ,\ASSP_WBs_ADR[1]_ 
   ,\ASSP_WBs_ADR[0]_ }),
    .WBs_STB (WBs_STB_InterfaceOut),
    .WBs_RD (ASSP_WBs_RD_),
    .WBs_WE (WBs_WE_InterfaceOut),
    .WBs_CYC (WBs_CYC_InterfaceOut),.WBs_BYTE_STB({\WBs_BYTE_STB[3]_InterfaceOut 
   ,\WBs_BYTE_STB[2]_InterfaceOut ,\WBs_BYTE_STB[1]_InterfaceOut 
   ,\WBs_BYTE_STB[0]_InterfaceOut }),
    .WBs_ACK (WBs_ACK_InterfaceIn),   
    .WB_CLK (WB_CLK_InterfaceIn)
  );
  P_MULT RIGHTMULT_FRAG_MULT (
    .sel_mul_32x32 (GND),.Valid_mult ({GND,VCC   }), .Cmult ({\RIGHTMULT_Cmult[63]_ ,\RIGHTMULT_Cmult[62]_ ,\RIGHTMULT_Cmult[61]_ ,\RIGHTMULT_Cmult[60]_ ,\RIGHTMULT_Cmult[59]_ ,\RIGHTMULT_Cmult[58]_ ,\RIGHTMULT_Cmult[57]_ ,\RIGHTMULT_Cmult[56]_ ,\RIGHTMULT_Cmult[55]_ ,\RIGHTMULT_Cmult[54]_ ,\RIGHTMULT_Cmult[53]_ ,\RIGHTMULT_Cmult[52]_ ,\RIGHTMULT_Cmult[51]_ ,\RIGHTMULT_Cmult[50]_ ,\RIGHTMULT_Cmult[49]_ ,\RIGHTMULT_Cmult[48]_ ,\RIGHTMULT_Cmult[47]_ ,\RIGHTMULT_Cmult[46]_ ,\RIGHTMULT_Cmult[45]_ ,\RIGHTMULT_Cmult[44]_ ,\RIGHTMULT_Cmult[43]_ ,\RIGHTMULT_Cmult[42]_ ,\RIGHTMULT_Cmult[41]_ ,\RIGHTMULT_Cmult[40]_ ,\RIGHTMULT_Cmult[39]_ ,\RIGHTMULT_Cmult[38]_ ,\RIGHTMULT_Cmult[37]_ ,\RIGHTMULT_Cmult[36]_ ,\RIGHTMULT_Cmult[35]_ ,\RIGHTMULT_Cmult[34]_ ,\RIGHTMULT_Cmult[33]_ ,\RIGHTMULT_Cmult[32]_ ,\RIGHTMULT_Cmult[31]_ ,\RIGHTMULT_Cmult[30]_ ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[29] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[28] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[27] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[26] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[25] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[24] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[23] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[22] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[21] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[20] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[19] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[18] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[17] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[16] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[15] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[14] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[13] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[12] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[11] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[10] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[9] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[8] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[7] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[6] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[5] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[4] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[3] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[2] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[1] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_cmult_sig[0] }), .Bmult ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[15] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[14] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[13] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[12] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[11] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[10] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[9] ,   \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[8] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[7] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[6] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[5] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[4] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[3] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[2] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[1] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[0]    }), .Amult ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.nx13628z1 ,\u_AL4S3B_FPGA_IP.nx13628z23 ,\u_AL4S3B_FPGA_IP.nx13628z24 ,\u_AL4S3B_FPGA_IP.nx13628z25 ,\u_AL4S3B_FPGA_IP.nx13628z26 ,\u_AL4S3B_FPGA_IP.nx13628z27 ,\u_AL4S3B_FPGA_IP.nx13628z28 ,\u_AL4S3B_FPGA_IP.nx13628z29 ,\u_AL4S3B_FPGA_IP.nx13628z30 ,\u_AL4S3B_FPGA_IP.nx13628z31 ,\u_AL4S3B_FPGA_IP.nx13628z32 ,\u_AL4S3B_FPGA_IP.nx13628z33 ,\u_AL4S3B_FPGA_IP.nx13628z34 ,\u_AL4S3B_FPGA_IP.nx13628z35 ,\u_AL4S3B_FPGA_IP.nx13628z36 ,\u_AL4S3B_FPGA_IP.nx13628z37 })
  );
  P_PR8K_2X1_S3B \u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_u_deci_filter_fir128coeff_u_r512x16_512x16_FIR_COEFF_DATA_RAM_INST_genblk6.U1_RAM2_A1_FRAG_RAM8K_2X1  (   .WD_0 ({GND,GND,\WBs_WR_DAT[15] ,\WBs_WR_DAT[14] ,\WBs_WR_DAT[13] ,\WBs_WR_DAT[12] ,\WBs_WR_DAT[11] ,\WBs_WR_DAT[10] ,\WBs_WR_DAT[9] ,\WBs_WR_DAT[8] ,\WBs_WR_DAT[7] ,\WBs_WR_DAT[6] ,\WBs_WR_DAT[5] ,\WBs_WR_DAT[4] ,\WBs_WR_DAT[3] ,\WBs_WR_DAT[2] ,\WBs_WR_DAT[1] ,\WBs_WR_DAT[0] }), .PUSH_FLAG_0 ({\RAM2_A1_PUSH_FLAG_0[3]_ ,\RAM2_A1_PUSH_FLAG_0[2]_ ,\RAM2_A1_PUSH_FLAG_0[1]_ ,\RAM2_A1_PUSH_FLAG_0[0]_    }), .FIFO_EN_0 (GND),
    .Almost_Full_0 (RAM2_A1_Almost_Full_0_),   
    .SYNC_FIFO_0 (GND),.POP_FLAG_0 ({\RAM2_A1_POP_FLAG_0[3]_ ,\RAM2_A1_POP_FLAG_0[2]_ ,\RAM2_A1_POP_FLAG_0[1]_ ,\RAM2_A1_POP_FLAG_0[0]_    }), .PIPELINE_RD_0 (GND),
    .Almost_Empty_0 (RAM2_A1_Almost_Empty_0_),   .A1_0 ({GND,GND,\WBs_ADR[10] ,\WBs_ADR[9] ,\WBs_ADR[8] ,\WBs_ADR[7] ,\WBs_ADR[6] ,\WBs_ADR[5] ,\WBs_ADR[4] ,\WBs_ADR[3] ,\WBs_ADR[2]    }), .CONCAT_EN_0 (GND),.RD_0 ({\RAM2_A1_RD_0[17]_ ,\RAM2_A1_RD_0[16]_ ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[15] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[14] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[13] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[12] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[11] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[10] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[9] ,   \u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[8] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[7] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[6] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[5] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[4] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[3] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[2] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[1] ,\u_AL4S3B_FPGA_IP.WBs_COEF_RAM_DAT[0]    }), .WIDTH_SELECT1_0 ({GND,VCC}), .WIDTH_SELECT2_0 ({GND,VCC}), .CS1_0 (\u_AL4S3B_FPGA_IP.nx65100z46 ),.WEN1_0 ({\u_AL4S3B_FPGA_IP.nx65100z46 ,\u_AL4S3B_FPGA_IP.nx65100z46 }), .CS2_0 (VCC),.A2_0 ({GND,GND,\u_AL4S3B_FPGA_IP.nx65100z22 ,\u_AL4S3B_FPGA_IP.nx65100z21 ,\u_AL4S3B_FPGA_IP.nx65100z20 ,\u_AL4S3B_FPGA_IP.nx65100z19 ,\u_AL4S3B_FPGA_IP.nx65100z18 ,\u_AL4S3B_FPGA_IP.nx65100z17 ,\u_AL4S3B_FPGA_IP.nx65100z16 ,\u_AL4S3B_FPGA_IP.nx65100z15 ,\u_AL4S3B_FPGA_IP.nx65100z14 }), .WD_1 ({GND,GND,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[15] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[14] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[13] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[12] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[11] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[10] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[9] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[8] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[7] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[6] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[5] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[4] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[3] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[2] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[1] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_fir_deci_data_sig[0]    }), .PUSH_FLAG_1 ({\RAM2_A1_PUSH_FLAG_1[3]_ ,\RAM2_A1_PUSH_FLAG_1[2]_ ,\RAM2_A1_PUSH_FLAG_1[1]_ ,\RAM2_A1_PUSH_FLAG_1[0]_ }), .FIFO_EN_1 (VCC),   
    .Almost_Full_1 (RAM2_A1_Almost_Full_1_),
    .SYNC_FIFO_1 (GND),   .POP_FLAG_1 ({\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[3] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[2] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[1] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_DeciData_Rx_FIFO_pop_flag_sig[0]    }), .PIPELINE_RD_1 (GND),
    .Almost_Empty_1 (RAM2_A1_Almost_Empty_1_),   .A1_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .CONCAT_EN_1 (GND),   .WIDTH_SELECT1_1 ({GND,VCC}), .WIDTH_SELECT2_1 ({GND,VCC}), .CS1_1 (\u_AL4S3B_FPGA_IP.nx1671z45 ),.WEN1_1 ({GND,GND}), .RD_1 ({\RAM2_A1_RD_1[17]_ ,   \RAM2_A1_RD_1[16]_ ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[15] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[14] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[13] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[12] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[11] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[10] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[9] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[8] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[7] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[6] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[5] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[4] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[3] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[2] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[1] ,\u_AL4S3B_FPGA_IP.u_decimation_filter_3to1_L_DeciData_RXFIFO_DAT[0]    }), .CS2_1 (\u_AL4S3B_FPGA_IP.nx1671z45 ),.A2_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .DIR_0 (GND),
    .DIR_1 (GND),
    .P1_0 (GND),   
    .P1_1 (\u_AL4S3B_FPGA_IP.nx1671z61 ),
    .P2_0 (GND),
    .P2_1 (\u_AL4S3B_FPGA_IP.nx54786z2 ),
    .CLK2EN_0 (VCC),
    .CLK2EN_1 (VCC),   
    .ASYNC_FLUSH_0 (GND),
    .ASYNC_FLUSH_1 (\u_AL4S3B_FPGA_IP.nx1671z45 ),   
    .ASYNC_FLUSH_S0 (GND),
    .ASYNC_FLUSH_S1 (GND),
    .CLK1S_0 (GND),   
    .CLK1S_1 (GND),
    .CLK2S_0 (GND),
    .CLK2S_1 (GND),
    .CLK1_0 (WB_CLK_QMUX_TR3_0_CANDTR_33_3_0),
    .CLK1_1 (WB_CLK_QMUX_TR3_0_CANDTR_33_3_0),   
    .CLK2_0 (WB_CLK_QMUX_TR3_0_CANDTR_33_3_0),
    .CLK2_1 (WB_CLK_QMUX_TR3_0_CANDTR_33_3_0),
    .TEST1A (GND),
    .TEST1B (GND),   
    .RMEA (GND),
    .RMEB (GND),
    .LS (GND),
    .DS (GND),
    .SD (GND),.RMA ({GND,GND,GND,GND}), .RMB ({GND,GND,GND,GND}), .LS_RB1 (GND),   
    .DS_RB1 (GND),
    .SD_RB1 (GND),
    .TEST1A_1 (GND),
    .TEST1B_1 (GND),
    .RMEA_1 (GND),
    .RMEB_1 (GND),.RMA_1 ({GND,GND,GND,GND   }), .RMB_1 ({GND,GND,GND,GND}), .CLK1EN_0 (VCC),
    .CLK1EN_1 (VCC)
  );
endmodule // top

