(edif top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2019 11 27 13 47 5)
      (program "Xilinx ngc2edif" (version "P.68d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top.ngc top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port btn_up
              (direction INPUT)
            )
            (port o_vga_hsync
              (direction OUTPUT)
            )
            (port o_vga_vsync
              (direction OUTPUT)
            )
            (port (array (rename o_vga_r "o_vga_r<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename o_vga_g "o_vga_g<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename o_vga_b "o_vga_b<1:0>") 2)
              (direction OUTPUT))
            (designator "xc6slx16-3-csg324")
            (property TYPE (string "top") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:o_vga_r<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:o_vga_g<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:o_vga_b<1:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_31__ "clock_controller/Mcount_cnt_mov_xor<31>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_30__ "clock_controller/Mcount_cnt_mov_xor<30>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_30__ "clock_controller/Mcount_cnt_mov_cy<30>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_29__ "clock_controller/Mcount_cnt_mov_xor<29>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_29__ "clock_controller/Mcount_cnt_mov_cy<29>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_28__ "clock_controller/Mcount_cnt_mov_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_28__ "clock_controller/Mcount_cnt_mov_cy<28>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_27__ "clock_controller/Mcount_cnt_mov_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_27__ "clock_controller/Mcount_cnt_mov_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_26__ "clock_controller/Mcount_cnt_mov_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_26__ "clock_controller/Mcount_cnt_mov_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_25__ "clock_controller/Mcount_cnt_mov_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_25__ "clock_controller/Mcount_cnt_mov_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_24__ "clock_controller/Mcount_cnt_mov_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_24__ "clock_controller/Mcount_cnt_mov_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_23__ "clock_controller/Mcount_cnt_mov_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_23__ "clock_controller/Mcount_cnt_mov_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_22__ "clock_controller/Mcount_cnt_mov_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_22__ "clock_controller/Mcount_cnt_mov_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_21__ "clock_controller/Mcount_cnt_mov_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_21__ "clock_controller/Mcount_cnt_mov_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_20__ "clock_controller/Mcount_cnt_mov_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_20__ "clock_controller/Mcount_cnt_mov_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_19__ "clock_controller/Mcount_cnt_mov_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_19__ "clock_controller/Mcount_cnt_mov_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_18__ "clock_controller/Mcount_cnt_mov_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_18__ "clock_controller/Mcount_cnt_mov_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_17__ "clock_controller/Mcount_cnt_mov_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_17__ "clock_controller/Mcount_cnt_mov_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_16__ "clock_controller/Mcount_cnt_mov_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_16__ "clock_controller/Mcount_cnt_mov_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_15__ "clock_controller/Mcount_cnt_mov_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_15__ "clock_controller/Mcount_cnt_mov_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_14__ "clock_controller/Mcount_cnt_mov_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_14__ "clock_controller/Mcount_cnt_mov_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_13__ "clock_controller/Mcount_cnt_mov_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_13__ "clock_controller/Mcount_cnt_mov_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_12__ "clock_controller/Mcount_cnt_mov_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_12__ "clock_controller/Mcount_cnt_mov_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_11__ "clock_controller/Mcount_cnt_mov_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_11__ "clock_controller/Mcount_cnt_mov_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_10__ "clock_controller/Mcount_cnt_mov_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_10__ "clock_controller/Mcount_cnt_mov_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_9__ "clock_controller/Mcount_cnt_mov_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_9__ "clock_controller/Mcount_cnt_mov_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_8__ "clock_controller/Mcount_cnt_mov_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_8__ "clock_controller/Mcount_cnt_mov_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_7__ "clock_controller/Mcount_cnt_mov_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_7__ "clock_controller/Mcount_cnt_mov_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_6__ "clock_controller/Mcount_cnt_mov_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_6__ "clock_controller/Mcount_cnt_mov_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_5__ "clock_controller/Mcount_cnt_mov_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_5__ "clock_controller/Mcount_cnt_mov_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_4__ "clock_controller/Mcount_cnt_mov_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_4__ "clock_controller/Mcount_cnt_mov_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_3__ "clock_controller/Mcount_cnt_mov_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_3__ "clock_controller/Mcount_cnt_mov_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_2__ "clock_controller/Mcount_cnt_mov_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_2__ "clock_controller/Mcount_cnt_mov_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_1__ "clock_controller/Mcount_cnt_mov_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_1__ "clock_controller/Mcount_cnt_mov_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_0__ "clock_controller/Mcount_cnt_mov_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_0__ "clock_controller/Mcount_cnt_mov_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_31__ "clock_controller/Mcount_cnt_25mhz_xor<31>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_30__ "clock_controller/Mcount_cnt_25mhz_xor<30>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_30__ "clock_controller/Mcount_cnt_25mhz_cy<30>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_29__ "clock_controller/Mcount_cnt_25mhz_xor<29>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_29__ "clock_controller/Mcount_cnt_25mhz_cy<29>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_28__ "clock_controller/Mcount_cnt_25mhz_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_28__ "clock_controller/Mcount_cnt_25mhz_cy<28>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_27__ "clock_controller/Mcount_cnt_25mhz_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_27__ "clock_controller/Mcount_cnt_25mhz_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_26__ "clock_controller/Mcount_cnt_25mhz_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_26__ "clock_controller/Mcount_cnt_25mhz_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_25__ "clock_controller/Mcount_cnt_25mhz_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_25__ "clock_controller/Mcount_cnt_25mhz_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_24__ "clock_controller/Mcount_cnt_25mhz_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_24__ "clock_controller/Mcount_cnt_25mhz_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_23__ "clock_controller/Mcount_cnt_25mhz_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_23__ "clock_controller/Mcount_cnt_25mhz_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_22__ "clock_controller/Mcount_cnt_25mhz_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_22__ "clock_controller/Mcount_cnt_25mhz_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_21__ "clock_controller/Mcount_cnt_25mhz_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_21__ "clock_controller/Mcount_cnt_25mhz_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_20__ "clock_controller/Mcount_cnt_25mhz_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_20__ "clock_controller/Mcount_cnt_25mhz_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_19__ "clock_controller/Mcount_cnt_25mhz_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_19__ "clock_controller/Mcount_cnt_25mhz_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_18__ "clock_controller/Mcount_cnt_25mhz_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_18__ "clock_controller/Mcount_cnt_25mhz_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_17__ "clock_controller/Mcount_cnt_25mhz_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_17__ "clock_controller/Mcount_cnt_25mhz_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_16__ "clock_controller/Mcount_cnt_25mhz_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_16__ "clock_controller/Mcount_cnt_25mhz_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_15__ "clock_controller/Mcount_cnt_25mhz_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_15__ "clock_controller/Mcount_cnt_25mhz_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_14__ "clock_controller/Mcount_cnt_25mhz_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_14__ "clock_controller/Mcount_cnt_25mhz_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_13__ "clock_controller/Mcount_cnt_25mhz_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_13__ "clock_controller/Mcount_cnt_25mhz_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_12__ "clock_controller/Mcount_cnt_25mhz_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_12__ "clock_controller/Mcount_cnt_25mhz_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_11__ "clock_controller/Mcount_cnt_25mhz_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_11__ "clock_controller/Mcount_cnt_25mhz_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_10__ "clock_controller/Mcount_cnt_25mhz_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_10__ "clock_controller/Mcount_cnt_25mhz_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_9__ "clock_controller/Mcount_cnt_25mhz_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_9__ "clock_controller/Mcount_cnt_25mhz_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_8__ "clock_controller/Mcount_cnt_25mhz_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_8__ "clock_controller/Mcount_cnt_25mhz_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_7__ "clock_controller/Mcount_cnt_25mhz_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_7__ "clock_controller/Mcount_cnt_25mhz_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_6__ "clock_controller/Mcount_cnt_25mhz_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_6__ "clock_controller/Mcount_cnt_25mhz_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_5__ "clock_controller/Mcount_cnt_25mhz_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_5__ "clock_controller/Mcount_cnt_25mhz_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_4__ "clock_controller/Mcount_cnt_25mhz_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_4__ "clock_controller/Mcount_cnt_25mhz_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_3__ "clock_controller/Mcount_cnt_25mhz_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_3__ "clock_controller/Mcount_cnt_25mhz_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_2__ "clock_controller/Mcount_cnt_25mhz_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_2__ "clock_controller/Mcount_cnt_25mhz_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_1__ "clock_controller/Mcount_cnt_25mhz_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_1__ "clock_controller/Mcount_cnt_25mhz_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_0__ "clock_controller/Mcount_cnt_25mhz_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_0__ "clock_controller/Mcount_cnt_25mhz_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_cy_4__ "clock_controller/Mcompar_n0018_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lut_4__ "clock_controller/Mcompar_n0018_lut<4>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___15___Mcompar_n0018_lutdi4") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lutdi4_renamed_0 "clock_controller/Mcompar_n0018_lutdi4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___15___Mcompar_n0018_lutdi4") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_cy_3__ "clock_controller/Mcompar_n0018_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lut_3__ "clock_controller/Mcompar_n0018_lut<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___14___Mcompar_n0018_lutdi3") (owner "Xilinx"))
              (property INIT (string "00000100") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lutdi3_renamed_1 "clock_controller/Mcompar_n0018_lutdi3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___14___Mcompar_n0018_lutdi3") (owner "Xilinx"))
              (property INIT (string "FFFFFEEE") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_cy_2__ "clock_controller/Mcompar_n0018_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lut_2__ "clock_controller/Mcompar_n0018_lut<2>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___13___Mcompar_n0018_lutdi2") (owner "Xilinx"))
              (property INIT (string "00000400") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lutdi2_renamed_2 "clock_controller/Mcompar_n0018_lutdi2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___13___Mcompar_n0018_lutdi2") (owner "Xilinx"))
              (property INIT (string "FFFF8880") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_cy_1__ "clock_controller/Mcompar_n0018_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lut_1__ "clock_controller/Mcompar_n0018_lut<1>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___12___Mcompar_n0018_lutdi1") (owner "Xilinx"))
              (property INIT (string "00000400") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lutdi1_renamed_3 "clock_controller/Mcompar_n0018_lutdi1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___12___Mcompar_n0018_lutdi1") (owner "Xilinx"))
              (property INIT (string "FFA8") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_cy_0__ "clock_controller/Mcompar_n0018_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lut_0__ "clock_controller/Mcompar_n0018_lut<0>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___11___Mcompar_n0018_lutdi") (owner "Xilinx"))
              (property INIT (string "04000000") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_lutdi_renamed_4 "clock_controller/Mcompar_n0018_lutdi")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___11___Mcompar_n0018_lutdi") (owner "Xilinx"))
              (property INIT (string "FF80") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_cy_5__ "clock_controller/Mcompar_n0000_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lut_5__ "clock_controller/Mcompar_n0000_lut<5>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___5___Mcompar_n0000_lutdi5") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lutdi5_renamed_5 "clock_controller/Mcompar_n0000_lutdi5")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___5___Mcompar_n0000_lutdi5") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_cy_4__ "clock_controller/Mcompar_n0000_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lut_4__ "clock_controller/Mcompar_n0000_lut<4>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___4___Mcompar_n0000_lutdi4") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lutdi4_renamed_6 "clock_controller/Mcompar_n0000_lutdi4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___4___Mcompar_n0000_lutdi4") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_cy_3__ "clock_controller/Mcompar_n0000_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lut_3__ "clock_controller/Mcompar_n0000_lut<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___3___Mcompar_n0000_lutdi3") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lutdi3_renamed_7 "clock_controller/Mcompar_n0000_lutdi3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___3___Mcompar_n0000_lutdi3") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_cy_2__ "clock_controller/Mcompar_n0000_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lut_2__ "clock_controller/Mcompar_n0000_lut<2>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___2___Mcompar_n0000_lutdi2") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lutdi2_renamed_8 "clock_controller/Mcompar_n0000_lutdi2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___2___Mcompar_n0000_lutdi2") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_cy_1__ "clock_controller/Mcompar_n0000_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lut_1__ "clock_controller/Mcompar_n0000_lut<1>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___1___Mcompar_n0000_lutdi1") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lutdi1_renamed_9 "clock_controller/Mcompar_n0000_lutdi1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___1___Mcompar_n0000_lutdi1") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_cy_0__ "clock_controller/Mcompar_n0000_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lut_0__ "clock_controller/Mcompar_n0000_lut<0>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___0___Mcompar_n0000_lutdi") (owner "Xilinx"))
              (property INIT (string "00000100") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_lutdi_renamed_10 "clock_controller/Mcompar_n0000_lutdi")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_controller/___XLNM___0___Mcompar_n0000_lutdi") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_31 "clock_controller/cnt_mov_31")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_30 "clock_controller/cnt_mov_30")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_29 "clock_controller/cnt_mov_29")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_28 "clock_controller/cnt_mov_28")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_27 "clock_controller/cnt_mov_27")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_26 "clock_controller/cnt_mov_26")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_25 "clock_controller/cnt_mov_25")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_24 "clock_controller/cnt_mov_24")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_23 "clock_controller/cnt_mov_23")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_22 "clock_controller/cnt_mov_22")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_21 "clock_controller/cnt_mov_21")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_20 "clock_controller/cnt_mov_20")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_19 "clock_controller/cnt_mov_19")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_18 "clock_controller/cnt_mov_18")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_17 "clock_controller/cnt_mov_17")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_16 "clock_controller/cnt_mov_16")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_15 "clock_controller/cnt_mov_15")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_14 "clock_controller/cnt_mov_14")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_13 "clock_controller/cnt_mov_13")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_12 "clock_controller/cnt_mov_12")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_11 "clock_controller/cnt_mov_11")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_10 "clock_controller/cnt_mov_10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_9 "clock_controller/cnt_mov_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_8 "clock_controller/cnt_mov_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_7 "clock_controller/cnt_mov_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_6 "clock_controller/cnt_mov_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_5 "clock_controller/cnt_mov_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_4 "clock_controller/cnt_mov_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_3 "clock_controller/cnt_mov_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_2 "clock_controller/cnt_mov_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_1 "clock_controller/cnt_mov_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_mov_0 "clock_controller/cnt_mov_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_31 "clock_controller/cnt_25mhz_31")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_30 "clock_controller/cnt_25mhz_30")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_29 "clock_controller/cnt_25mhz_29")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_28 "clock_controller/cnt_25mhz_28")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_27 "clock_controller/cnt_25mhz_27")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_26 "clock_controller/cnt_25mhz_26")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_25 "clock_controller/cnt_25mhz_25")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_24 "clock_controller/cnt_25mhz_24")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_23 "clock_controller/cnt_25mhz_23")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_22 "clock_controller/cnt_25mhz_22")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_21 "clock_controller/cnt_25mhz_21")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_20 "clock_controller/cnt_25mhz_20")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_19 "clock_controller/cnt_25mhz_19")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_18 "clock_controller/cnt_25mhz_18")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_17 "clock_controller/cnt_25mhz_17")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_16 "clock_controller/cnt_25mhz_16")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_15 "clock_controller/cnt_25mhz_15")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_14 "clock_controller/cnt_25mhz_14")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_13 "clock_controller/cnt_25mhz_13")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_12 "clock_controller/cnt_25mhz_12")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_11 "clock_controller/cnt_25mhz_11")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_10 "clock_controller/cnt_25mhz_10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_9 "clock_controller/cnt_25mhz_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_8 "clock_controller/cnt_25mhz_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_7 "clock_controller/cnt_25mhz_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_6 "clock_controller/cnt_25mhz_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_5 "clock_controller/cnt_25mhz_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_4 "clock_controller/cnt_25mhz_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_3 "clock_controller/cnt_25mhz_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_2 "clock_controller/cnt_25mhz_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_1 "clock_controller/cnt_25mhz_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_cnt_25mhz_0 "clock_controller/cnt_25mhz_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_clk_25mhz_renamed_11 "clock_controller/clk_25mhz")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_controller_clk_mov_renamed_12 "clock_controller/clk_mov")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_10__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_10__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<10>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_9__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_8__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<8>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_7__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<7>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_6__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<6>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_5__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<5>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_4__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<4>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_3__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<3>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_2__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_1__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_0__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0__ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_9__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_8__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_8__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<8>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_7__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_7__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<7>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_6__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_6__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<6>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_5__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_5__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<5>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_4__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_4__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<4>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___39___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi4") (owner "Xilinx"))
              (property INIT (string "00009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi4_renamed_13 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___39___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi4") (owner "Xilinx"))
              (property INIT (string "00404454") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_3__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_3__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<3>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___38___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi3") (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi3_renamed_14 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi3")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___38___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi3") (owner "Xilinx"))
              (property INIT (string "08AE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_2__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_2__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<2>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___37___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi2_renamed_15 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___37___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "08AE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_1__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_1__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<1>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___36___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi1_renamed_16 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___36___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "08AE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_0__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_0__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<0>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___35___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi") (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi_renamed_17 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___35___Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi") (owner "Xilinx"))
              (property INIT (string "08AE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_9__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_8__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_8__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<8>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___34___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi8") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi8_renamed_18 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi8")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___34___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi8") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_7__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_7__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<7>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___33___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi7") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi7_renamed_19 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi7")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___33___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi7") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_6__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_6__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<6>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___32___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi6") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi6_renamed_20 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi6")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___32___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi6") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_5__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_5__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<5>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___31___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi5") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi5_renamed_21 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi5")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___31___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi5") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_4__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_4__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<4>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___30___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi4") (owner "Xilinx"))
              (property INIT (string "00009009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi4_renamed_22 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___30___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi4") (owner "Xilinx"))
              (property INIT (string "FFFF22B2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_3__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_3__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<3>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___29___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi3") (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi3_renamed_23 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi3")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___29___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi3") (owner "Xilinx"))
              (property INIT (string "08AE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_2__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_2__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<2>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___28___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi2_renamed_24 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___28___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "08AE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_1__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_1__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<1>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___27___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi1_renamed_25 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___27___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "08AE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_0__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_0__ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<0>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___26___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi") (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi_renamed_26 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___26___Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi") (owner "Xilinx"))
              (property INIT (string "08AE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_31__ "vga_controller/Mcount_c5_xor<31>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_30__ "vga_controller/Mcount_c5_xor<30>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_30__ "vga_controller/Mcount_c5_cy<30>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_29__ "vga_controller/Mcount_c5_xor<29>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_29__ "vga_controller/Mcount_c5_cy<29>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_28__ "vga_controller/Mcount_c5_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_28__ "vga_controller/Mcount_c5_cy<28>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_27__ "vga_controller/Mcount_c5_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_27__ "vga_controller/Mcount_c5_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_26__ "vga_controller/Mcount_c5_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_26__ "vga_controller/Mcount_c5_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_25__ "vga_controller/Mcount_c5_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_25__ "vga_controller/Mcount_c5_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_24__ "vga_controller/Mcount_c5_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_24__ "vga_controller/Mcount_c5_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_23__ "vga_controller/Mcount_c5_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_23__ "vga_controller/Mcount_c5_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_22__ "vga_controller/Mcount_c5_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_22__ "vga_controller/Mcount_c5_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_21__ "vga_controller/Mcount_c5_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_21__ "vga_controller/Mcount_c5_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_20__ "vga_controller/Mcount_c5_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_20__ "vga_controller/Mcount_c5_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_19__ "vga_controller/Mcount_c5_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_19__ "vga_controller/Mcount_c5_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_18__ "vga_controller/Mcount_c5_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_18__ "vga_controller/Mcount_c5_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_17__ "vga_controller/Mcount_c5_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_17__ "vga_controller/Mcount_c5_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_16__ "vga_controller/Mcount_c5_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_16__ "vga_controller/Mcount_c5_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_15__ "vga_controller/Mcount_c5_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_15__ "vga_controller/Mcount_c5_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_14__ "vga_controller/Mcount_c5_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_14__ "vga_controller/Mcount_c5_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_13__ "vga_controller/Mcount_c5_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_13__ "vga_controller/Mcount_c5_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_12__ "vga_controller/Mcount_c5_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_12__ "vga_controller/Mcount_c5_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_11__ "vga_controller/Mcount_c5_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_11__ "vga_controller/Mcount_c5_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_10__ "vga_controller/Mcount_c5_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_10__ "vga_controller/Mcount_c5_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_9__ "vga_controller/Mcount_c5_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_9__ "vga_controller/Mcount_c5_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_8__ "vga_controller/Mcount_c5_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_8__ "vga_controller/Mcount_c5_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_7__ "vga_controller/Mcount_c5_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_7__ "vga_controller/Mcount_c5_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_6__ "vga_controller/Mcount_c5_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_6__ "vga_controller/Mcount_c5_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_5__ "vga_controller/Mcount_c5_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_5__ "vga_controller/Mcount_c5_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_4__ "vga_controller/Mcount_c5_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_4__ "vga_controller/Mcount_c5_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_3__ "vga_controller/Mcount_c5_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_3__ "vga_controller/Mcount_c5_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_2__ "vga_controller/Mcount_c5_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_2__ "vga_controller/Mcount_c5_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_1__ "vga_controller/Mcount_c5_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_1__ "vga_controller/Mcount_c5_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_0__ "vga_controller/Mcount_c5_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_0__ "vga_controller/Mcount_c5_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_31__ "vga_controller/Mcount_real_score_xor<31>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_30__ "vga_controller/Mcount_real_score_xor<30>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_30__ "vga_controller/Mcount_real_score_cy<30>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_29__ "vga_controller/Mcount_real_score_xor<29>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_29__ "vga_controller/Mcount_real_score_cy<29>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_28__ "vga_controller/Mcount_real_score_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_28__ "vga_controller/Mcount_real_score_cy<28>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_27__ "vga_controller/Mcount_real_score_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_27__ "vga_controller/Mcount_real_score_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_26__ "vga_controller/Mcount_real_score_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_26__ "vga_controller/Mcount_real_score_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_25__ "vga_controller/Mcount_real_score_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_25__ "vga_controller/Mcount_real_score_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_24__ "vga_controller/Mcount_real_score_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_24__ "vga_controller/Mcount_real_score_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_23__ "vga_controller/Mcount_real_score_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_23__ "vga_controller/Mcount_real_score_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_22__ "vga_controller/Mcount_real_score_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_22__ "vga_controller/Mcount_real_score_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_21__ "vga_controller/Mcount_real_score_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_21__ "vga_controller/Mcount_real_score_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_20__ "vga_controller/Mcount_real_score_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_20__ "vga_controller/Mcount_real_score_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_19__ "vga_controller/Mcount_real_score_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_19__ "vga_controller/Mcount_real_score_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_18__ "vga_controller/Mcount_real_score_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_18__ "vga_controller/Mcount_real_score_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_17__ "vga_controller/Mcount_real_score_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_17__ "vga_controller/Mcount_real_score_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_16__ "vga_controller/Mcount_real_score_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_16__ "vga_controller/Mcount_real_score_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_15__ "vga_controller/Mcount_real_score_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_15__ "vga_controller/Mcount_real_score_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_14__ "vga_controller/Mcount_real_score_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_14__ "vga_controller/Mcount_real_score_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_13__ "vga_controller/Mcount_real_score_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_13__ "vga_controller/Mcount_real_score_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_12__ "vga_controller/Mcount_real_score_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_12__ "vga_controller/Mcount_real_score_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_11__ "vga_controller/Mcount_real_score_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_11__ "vga_controller/Mcount_real_score_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_10__ "vga_controller/Mcount_real_score_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_10__ "vga_controller/Mcount_real_score_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_9__ "vga_controller/Mcount_real_score_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_9__ "vga_controller/Mcount_real_score_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_8__ "vga_controller/Mcount_real_score_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_8__ "vga_controller/Mcount_real_score_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_7__ "vga_controller/Mcount_real_score_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_7__ "vga_controller/Mcount_real_score_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_6__ "vga_controller/Mcount_real_score_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_6__ "vga_controller/Mcount_real_score_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_5__ "vga_controller/Mcount_real_score_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_5__ "vga_controller/Mcount_real_score_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_4__ "vga_controller/Mcount_real_score_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_4__ "vga_controller/Mcount_real_score_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_3__ "vga_controller/Mcount_real_score_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_3__ "vga_controller/Mcount_real_score_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_2__ "vga_controller/Mcount_real_score_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_2__ "vga_controller/Mcount_real_score_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_1__ "vga_controller/Mcount_real_score_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_1__ "vga_controller/Mcount_real_score_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_0__ "vga_controller/Mcount_real_score_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_0__ "vga_controller/Mcount_real_score_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_31__ "vga_controller/Mcount_perfect_score_xor<31>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_30__ "vga_controller/Mcount_perfect_score_xor<30>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_30__ "vga_controller/Mcount_perfect_score_cy<30>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_29__ "vga_controller/Mcount_perfect_score_xor<29>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_29__ "vga_controller/Mcount_perfect_score_cy<29>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_28__ "vga_controller/Mcount_perfect_score_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_28__ "vga_controller/Mcount_perfect_score_cy<28>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_27__ "vga_controller/Mcount_perfect_score_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_27__ "vga_controller/Mcount_perfect_score_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_26__ "vga_controller/Mcount_perfect_score_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_26__ "vga_controller/Mcount_perfect_score_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_25__ "vga_controller/Mcount_perfect_score_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_25__ "vga_controller/Mcount_perfect_score_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_24__ "vga_controller/Mcount_perfect_score_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_24__ "vga_controller/Mcount_perfect_score_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_23__ "vga_controller/Mcount_perfect_score_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_23__ "vga_controller/Mcount_perfect_score_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_22__ "vga_controller/Mcount_perfect_score_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_22__ "vga_controller/Mcount_perfect_score_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_21__ "vga_controller/Mcount_perfect_score_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_21__ "vga_controller/Mcount_perfect_score_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_20__ "vga_controller/Mcount_perfect_score_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_20__ "vga_controller/Mcount_perfect_score_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_19__ "vga_controller/Mcount_perfect_score_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_19__ "vga_controller/Mcount_perfect_score_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_18__ "vga_controller/Mcount_perfect_score_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_18__ "vga_controller/Mcount_perfect_score_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_17__ "vga_controller/Mcount_perfect_score_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_17__ "vga_controller/Mcount_perfect_score_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_16__ "vga_controller/Mcount_perfect_score_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_16__ "vga_controller/Mcount_perfect_score_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_15__ "vga_controller/Mcount_perfect_score_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_15__ "vga_controller/Mcount_perfect_score_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_14__ "vga_controller/Mcount_perfect_score_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_14__ "vga_controller/Mcount_perfect_score_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_13__ "vga_controller/Mcount_perfect_score_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_13__ "vga_controller/Mcount_perfect_score_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_12__ "vga_controller/Mcount_perfect_score_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_12__ "vga_controller/Mcount_perfect_score_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_11__ "vga_controller/Mcount_perfect_score_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_11__ "vga_controller/Mcount_perfect_score_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_10__ "vga_controller/Mcount_perfect_score_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_10__ "vga_controller/Mcount_perfect_score_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_9__ "vga_controller/Mcount_perfect_score_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_9__ "vga_controller/Mcount_perfect_score_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_8__ "vga_controller/Mcount_perfect_score_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_8__ "vga_controller/Mcount_perfect_score_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_7__ "vga_controller/Mcount_perfect_score_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_7__ "vga_controller/Mcount_perfect_score_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_6__ "vga_controller/Mcount_perfect_score_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_6__ "vga_controller/Mcount_perfect_score_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_5__ "vga_controller/Mcount_perfect_score_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_5__ "vga_controller/Mcount_perfect_score_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_4__ "vga_controller/Mcount_perfect_score_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_4__ "vga_controller/Mcount_perfect_score_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_3__ "vga_controller/Mcount_perfect_score_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_3__ "vga_controller/Mcount_perfect_score_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_2__ "vga_controller/Mcount_perfect_score_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_2__ "vga_controller/Mcount_perfect_score_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_1__ "vga_controller/Mcount_perfect_score_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_1__ "vga_controller/Mcount_perfect_score_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_0__ "vga_controller/Mcount_perfect_score_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_0__ "vga_controller/Mcount_perfect_score_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_xor_3__ "vga_controller/Mcount_mem_idx_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_xor_2__ "vga_controller/Mcount_mem_idx_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_cy_2__ "vga_controller/Mcount_mem_idx_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_xor_1__ "vga_controller/Mcount_mem_idx_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_cy_1__ "vga_controller/Mcount_mem_idx_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_xor_0__ "vga_controller/Mcount_mem_idx_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_cy_0__ "vga_controller/Mcount_mem_idx_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_cy_6__ "vga_controller/Mcompar_push_range_c5_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lut_6__ "vga_controller/Mcompar_push_range_c5_lut<6>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_cy_5__ "vga_controller/Mcompar_push_range_c5_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lut_5__ "vga_controller/Mcompar_push_range_c5_lut<5>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_cy_4__ "vga_controller/Mcompar_push_range_c5_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lut_4__ "vga_controller/Mcompar_push_range_c5_lut<4>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_cy_3__ "vga_controller/Mcompar_push_range_c5_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lut_3__ "vga_controller/Mcompar_push_range_c5_lut<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_cy_2__ "vga_controller/Mcompar_push_range_c5_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lut_2__ "vga_controller/Mcompar_push_range_c5_lut<2>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_cy_1__ "vga_controller/Mcompar_push_range_c5_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lut_1__ "vga_controller/Mcompar_push_range_c5_lut<1>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___25___Mcompar_push_range_c5_lutdi1") (owner "Xilinx"))
              (property INIT (string "04000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lutdi1_renamed_27 "vga_controller/Mcompar_push_range_c5_lutdi1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___25___Mcompar_push_range_c5_lutdi1") (owner "Xilinx"))
              (property INIT (string "11155555") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_cy_0__ "vga_controller/Mcompar_push_range_c5_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lut_0__ "vga_controller/Mcompar_push_range_c5_lut<0>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___24___Mcompar_push_range_c5_lutdi") (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_push_range_c5_lutdi_renamed_28 "vga_controller/Mcompar_push_range_c5_lutdi")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___24___Mcompar_push_range_c5_lutdi") (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_5__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_5__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<5>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___22___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi5") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi5_renamed_29 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi5")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___22___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi5") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_4__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_4__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<4>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___21___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi4") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi4_renamed_30 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___21___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi4") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_3__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_3__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___20___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi3") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi3_renamed_31 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___20___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi3") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_2__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_2__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<2>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___19___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi2_renamed_32 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___19___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_1__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_1__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<1>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___18___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "04000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi1_renamed_33 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___18___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "FFFF8000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_0__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_0__ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<0>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___17___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi") (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi_renamed_34 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "vga_controller/___XLNM___17___Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_31__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<31>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_30__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<30>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<30>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_29__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<29>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<29>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_28__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<28>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_27__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_26__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_25__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_24__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_23__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_22__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_21__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_20__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_19__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_18__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_17__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_16__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_15__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_14__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_13__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_12__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_11__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_10__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_9__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_8__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_7__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_6__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_5__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_4__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_3__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_2__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_1__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_0__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_0__ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_31__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<31>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_30__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<30>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<30>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_29__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<29>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<29>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_28__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<28>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_27__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_26__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_25__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_24__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_23__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_22__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_21__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_20__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_19__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_18__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_17__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_16__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_15__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_14__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_13__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_12__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_11__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_10__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_9__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_8__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_7__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_6__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_5__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_5__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_4__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_3__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_3__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_31__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<31>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_30__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<30>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_30__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<30>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_29__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<29>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_29__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<29>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_28__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_28__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<28>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_27__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_27__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_26__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_26__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_25__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_25__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_24__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_24__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_23__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_23__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_22__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_22__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_21__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_21__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_20__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_20__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_19__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_19__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_18__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_18__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_17__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_17__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_16__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_16__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_15__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_15__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_14__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_14__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_13__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_13__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_12__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_12__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_11__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_11__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_10__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_10__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_9__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_9__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_8__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_8__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_7__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_7__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_6__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_6__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_5__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_4__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_4__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_3__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_31 "vga_controller/real_score_31")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_30 "vga_controller/real_score_30")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_29 "vga_controller/real_score_29")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_28 "vga_controller/real_score_28")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_27 "vga_controller/real_score_27")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_26 "vga_controller/real_score_26")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_25 "vga_controller/real_score_25")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_24 "vga_controller/real_score_24")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_23 "vga_controller/real_score_23")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_22 "vga_controller/real_score_22")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_21 "vga_controller/real_score_21")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_20 "vga_controller/real_score_20")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_19 "vga_controller/real_score_19")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_18 "vga_controller/real_score_18")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_17 "vga_controller/real_score_17")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_16 "vga_controller/real_score_16")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_15 "vga_controller/real_score_15")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_14 "vga_controller/real_score_14")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_13 "vga_controller/real_score_13")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_12 "vga_controller/real_score_12")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_11 "vga_controller/real_score_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_10 "vga_controller/real_score_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_9 "vga_controller/real_score_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_8 "vga_controller/real_score_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_7 "vga_controller/real_score_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_6 "vga_controller/real_score_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_5 "vga_controller/real_score_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_4 "vga_controller/real_score_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_3 "vga_controller/real_score_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_2 "vga_controller/real_score_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_1 "vga_controller/real_score_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_real_score_0 "vga_controller/real_score_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_31 "vga_controller/perfect_score_31")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_30 "vga_controller/perfect_score_30")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_29 "vga_controller/perfect_score_29")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_28 "vga_controller/perfect_score_28")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_27 "vga_controller/perfect_score_27")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_26 "vga_controller/perfect_score_26")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_25 "vga_controller/perfect_score_25")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_24 "vga_controller/perfect_score_24")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_23 "vga_controller/perfect_score_23")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_22 "vga_controller/perfect_score_22")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_21 "vga_controller/perfect_score_21")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_20 "vga_controller/perfect_score_20")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_19 "vga_controller/perfect_score_19")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_18 "vga_controller/perfect_score_18")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_17 "vga_controller/perfect_score_17")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_16 "vga_controller/perfect_score_16")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_15 "vga_controller/perfect_score_15")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_14 "vga_controller/perfect_score_14")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_13 "vga_controller/perfect_score_13")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_12 "vga_controller/perfect_score_12")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_11 "vga_controller/perfect_score_11")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_10 "vga_controller/perfect_score_10")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_9 "vga_controller/perfect_score_9")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_8 "vga_controller/perfect_score_8")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_7 "vga_controller/perfect_score_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_6 "vga_controller/perfect_score_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_5 "vga_controller/perfect_score_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_4 "vga_controller/perfect_score_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_3 "vga_controller/perfect_score_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_2 "vga_controller/perfect_score_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_1 "vga_controller/perfect_score_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_0 "vga_controller/perfect_score_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_9 "vga_controller/v_count_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_8 "vga_controller/v_count_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_7 "vga_controller/v_count_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_6 "vga_controller/v_count_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_5 "vga_controller/v_count_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_4 "vga_controller/v_count_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_3 "vga_controller/v_count_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_2 "vga_controller/v_count_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_1 "vga_controller/v_count_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_0 "vga_controller/v_count_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_mem_idx_3 "vga_controller/mem_idx_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_mem_idx_2 "vga_controller/mem_idx_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_mem_idx_1 "vga_controller/mem_idx_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_mem_idx_0 "vga_controller/mem_idx_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_9 "vga_controller/h_count_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_8 "vga_controller/h_count_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_7 "vga_controller/h_count_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_6 "vga_controller/h_count_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_5 "vga_controller/h_count_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_4 "vga_controller/h_count_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_3 "vga_controller/h_count_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_2 "vga_controller/h_count_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_1 "vga_controller/h_count_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_0 "vga_controller/h_count_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_9__ "vga_controller/Mcount_v_count_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_8__ "vga_controller/Mcount_v_count_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_8__ "vga_controller/Mcount_v_count_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_7__ "vga_controller/Mcount_v_count_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_7__ "vga_controller/Mcount_v_count_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_6__ "vga_controller/Mcount_v_count_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_6__ "vga_controller/Mcount_v_count_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_5__ "vga_controller/Mcount_v_count_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_5__ "vga_controller/Mcount_v_count_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_4__ "vga_controller/Mcount_v_count_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_4__ "vga_controller/Mcount_v_count_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_3__ "vga_controller/Mcount_v_count_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_3__ "vga_controller/Mcount_v_count_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_2__ "vga_controller/Mcount_v_count_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_2__ "vga_controller/Mcount_v_count_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_1__ "vga_controller/Mcount_v_count_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_1__ "vga_controller/Mcount_v_count_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_xor_0__ "vga_controller/Mcount_v_count_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_cy_0__ "vga_controller/Mcount_v_count_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_9__ "vga_controller/Mcount_h_count_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_9__ "vga_controller/Mcount_h_count_lut<9>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_8__ "vga_controller/Mcount_h_count_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_8__ "vga_controller/Mcount_h_count_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_8__ "vga_controller/Mcount_h_count_lut<8>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_7__ "vga_controller/Mcount_h_count_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_7__ "vga_controller/Mcount_h_count_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_7__ "vga_controller/Mcount_h_count_lut<7>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_6__ "vga_controller/Mcount_h_count_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_6__ "vga_controller/Mcount_h_count_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_6__ "vga_controller/Mcount_h_count_lut<6>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_5__ "vga_controller/Mcount_h_count_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_5__ "vga_controller/Mcount_h_count_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_5__ "vga_controller/Mcount_h_count_lut<5>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_4__ "vga_controller/Mcount_h_count_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_4__ "vga_controller/Mcount_h_count_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_4__ "vga_controller/Mcount_h_count_lut<4>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_3__ "vga_controller/Mcount_h_count_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_3__ "vga_controller/Mcount_h_count_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_3__ "vga_controller/Mcount_h_count_lut<3>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_2__ "vga_controller/Mcount_h_count_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_2__ "vga_controller/Mcount_h_count_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_2__ "vga_controller/Mcount_h_count_lut<2>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_1__ "vga_controller/Mcount_h_count_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_1__ "vga_controller/Mcount_h_count_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_1__ "vga_controller/Mcount_h_count_lut<1>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_xor_0__ "vga_controller/Mcount_h_count_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_cy_0__ "vga_controller/Mcount_h_count_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_h_count_lut_0__ "vga_controller/Mcount_h_count_lut<0>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_type_2 "vga_controller/c5_type_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_type_1 "vga_controller/c5_type_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_type_0 "vga_controller/c5_type_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_correct_renamed_35 "vga_controller/correct")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv12 "vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv_inv12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5555555DFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv1 "vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C0C0C080C0C0C0C0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv111 "vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___57___vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv111") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n03741 "vga_controller/_n03741")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv111 "vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv_inv111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n03711 "vga_controller/_n03711")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFEEE") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n0216_inv21_renamed_36 "vga_controller/_n0216_inv21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "33FC33FC33FC37EC") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n0216_inv22_renamed_37 "vga_controller/_n0216_inv22")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_push_range_c5_v_count_9__AND_21_o1_renamed_38 "vga_controller/push_range_c5_v_count[9]_AND_21_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000001FFFFFE0000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_push_range_c5_v_count_9__AND_21_o2_renamed_39 "vga_controller/push_range_c5_v_count[9]_AND_21_o2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000000000000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_push_range_c5_v_count_9__AND_21_o3_renamed_40 "vga_controller/push_range_c5_v_count[9]_AND_21_o3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000FFFFFF80") (owner "Xilinx"))
            )
            (instance (rename vga_controller_push_range_c5_v_count_9__AND_21_o4_renamed_41 "vga_controller/push_range_c5_v_count[9]_AND_21_o4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100000000000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n020311_renamed_42 "vga_controller/_n020311")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000400040004002") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n020312_renamed_43 "vga_controller/_n020312")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___56___vga_controller/_n020312") (owner "Xilinx"))
              (property INIT (string "00008000") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n020313_renamed_44 "vga_controller/_n020313")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE00008000000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n020318 "vga_controller/_n020318")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF0100") (owner "Xilinx"))
            )
            (instance (rename vga_controller_center_GND_3_o_AND_11_o1_renamed_45 "vga_controller/center_GND_3_o_AND_11_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___56___vga_controller/_n020312") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename vga_controller_center_GND_3_o_AND_11_o2_renamed_46 "vga_controller/center_GND_3_o_AND_11_o2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4C") (owner "Xilinx"))
            )
            (instance (rename vga_controller_center_GND_3_o_AND_11_o3_renamed_47 "vga_controller/center_GND_3_o_AND_11_o3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00FF0000FFFFFE00") (owner "Xilinx"))
            )
            (instance (rename vga_controller_center_GND_3_o_AND_11_o4 "vga_controller/center_GND_3_o_AND_11_o4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000000000C8C0") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n018811_renamed_48 "vga_controller/_n018811")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n018812_renamed_49 "vga_controller/_n018812")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n018813_renamed_50 "vga_controller/_n018813")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n018814_renamed_51 "vga_controller/_n018814")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n018815_renamed_52 "vga_controller/_n018815")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n018816_renamed_53 "vga_controller/_n018816")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_9__GND_3_o_LessThan_87_o11_SW0 "vga_controller/v_count[9]_GND_3_o_LessThan_87_o11_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_9__GND_3_o_LessThan_87_o11_renamed_54 "vga_controller/v_count[9]_GND_3_o_LessThan_87_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFFFFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1_SW0 "vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv_inv1_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___57___vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv111") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1 "vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001FFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_55 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename btn_up_IBUF_renamed_56 "btn_up_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_vga_r_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_vga_r_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_vga_r_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_vga_g_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_vga_g_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_vga_g_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_vga_b_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance o_vga_b_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_vga_hsync_OBUF_renamed_57 "o_vga_hsync_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename o_vga_vsync_OBUF_renamed_58 "o_vga_vsync_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_green_2 "vga_controller/o_green_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_green_0 "vga_controller/o_green_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_red_0 "vga_controller/o_red_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_game_end_renamed_59 "vga_controller/game_end")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_blue_0 "vga_controller/o_blue_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_30__rt_renamed_60 "clock_controller/Mcount_cnt_mov_cy<30>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_29__rt_renamed_61 "clock_controller/Mcount_cnt_mov_cy<29>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_28__rt_renamed_62 "clock_controller/Mcount_cnt_mov_cy<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_27__rt_renamed_63 "clock_controller/Mcount_cnt_mov_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_26__rt_renamed_64 "clock_controller/Mcount_cnt_mov_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_25__rt_renamed_65 "clock_controller/Mcount_cnt_mov_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_24__rt_renamed_66 "clock_controller/Mcount_cnt_mov_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_23__rt_renamed_67 "clock_controller/Mcount_cnt_mov_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_22__rt_renamed_68 "clock_controller/Mcount_cnt_mov_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_21__rt_renamed_69 "clock_controller/Mcount_cnt_mov_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_20__rt_renamed_70 "clock_controller/Mcount_cnt_mov_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_19__rt_renamed_71 "clock_controller/Mcount_cnt_mov_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_18__rt_renamed_72 "clock_controller/Mcount_cnt_mov_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_17__rt_renamed_73 "clock_controller/Mcount_cnt_mov_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_16__rt_renamed_74 "clock_controller/Mcount_cnt_mov_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_15__rt_renamed_75 "clock_controller/Mcount_cnt_mov_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_14__rt_renamed_76 "clock_controller/Mcount_cnt_mov_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_13__rt_renamed_77 "clock_controller/Mcount_cnt_mov_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_12__rt_renamed_78 "clock_controller/Mcount_cnt_mov_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_11__rt_renamed_79 "clock_controller/Mcount_cnt_mov_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_10__rt_renamed_80 "clock_controller/Mcount_cnt_mov_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_9__rt_renamed_81 "clock_controller/Mcount_cnt_mov_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_8__rt_renamed_82 "clock_controller/Mcount_cnt_mov_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_7__rt_renamed_83 "clock_controller/Mcount_cnt_mov_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_6__rt_renamed_84 "clock_controller/Mcount_cnt_mov_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_5__rt_renamed_85 "clock_controller/Mcount_cnt_mov_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_4__rt_renamed_86 "clock_controller/Mcount_cnt_mov_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_3__rt_renamed_87 "clock_controller/Mcount_cnt_mov_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_2__rt_renamed_88 "clock_controller/Mcount_cnt_mov_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_cy_1__rt_renamed_89 "clock_controller/Mcount_cnt_mov_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_30__rt_renamed_90 "clock_controller/Mcount_cnt_25mhz_cy<30>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_29__rt_renamed_91 "clock_controller/Mcount_cnt_25mhz_cy<29>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_28__rt_renamed_92 "clock_controller/Mcount_cnt_25mhz_cy<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_27__rt_renamed_93 "clock_controller/Mcount_cnt_25mhz_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_26__rt_renamed_94 "clock_controller/Mcount_cnt_25mhz_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_25__rt_renamed_95 "clock_controller/Mcount_cnt_25mhz_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_24__rt_renamed_96 "clock_controller/Mcount_cnt_25mhz_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_23__rt_renamed_97 "clock_controller/Mcount_cnt_25mhz_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_22__rt_renamed_98 "clock_controller/Mcount_cnt_25mhz_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_21__rt_renamed_99 "clock_controller/Mcount_cnt_25mhz_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_20__rt_renamed_100 "clock_controller/Mcount_cnt_25mhz_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_19__rt_renamed_101 "clock_controller/Mcount_cnt_25mhz_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_18__rt_renamed_102 "clock_controller/Mcount_cnt_25mhz_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_17__rt_renamed_103 "clock_controller/Mcount_cnt_25mhz_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_16__rt_renamed_104 "clock_controller/Mcount_cnt_25mhz_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_15__rt_renamed_105 "clock_controller/Mcount_cnt_25mhz_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_14__rt_renamed_106 "clock_controller/Mcount_cnt_25mhz_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_13__rt_renamed_107 "clock_controller/Mcount_cnt_25mhz_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_12__rt_renamed_108 "clock_controller/Mcount_cnt_25mhz_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_11__rt_renamed_109 "clock_controller/Mcount_cnt_25mhz_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_10__rt_renamed_110 "clock_controller/Mcount_cnt_25mhz_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_9__rt_renamed_111 "clock_controller/Mcount_cnt_25mhz_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_8__rt_renamed_112 "clock_controller/Mcount_cnt_25mhz_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_7__rt_renamed_113 "clock_controller/Mcount_cnt_25mhz_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_6__rt_renamed_114 "clock_controller/Mcount_cnt_25mhz_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_5__rt_renamed_115 "clock_controller/Mcount_cnt_25mhz_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_4__rt_renamed_116 "clock_controller/Mcount_cnt_25mhz_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_3__rt_renamed_117 "clock_controller/Mcount_cnt_25mhz_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_2__rt_renamed_118 "clock_controller/Mcount_cnt_25mhz_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_cy_1__rt_renamed_119 "clock_controller/Mcount_cnt_25mhz_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_30__rt_renamed_120 "vga_controller/Mcount_c5_cy<30>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_29__rt_renamed_121 "vga_controller/Mcount_c5_cy<29>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_28__rt_renamed_122 "vga_controller/Mcount_c5_cy<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_27__rt_renamed_123 "vga_controller/Mcount_c5_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_26__rt_renamed_124 "vga_controller/Mcount_c5_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_25__rt_renamed_125 "vga_controller/Mcount_c5_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_24__rt_renamed_126 "vga_controller/Mcount_c5_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_23__rt_renamed_127 "vga_controller/Mcount_c5_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_22__rt_renamed_128 "vga_controller/Mcount_c5_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_21__rt_renamed_129 "vga_controller/Mcount_c5_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_20__rt_renamed_130 "vga_controller/Mcount_c5_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_19__rt_renamed_131 "vga_controller/Mcount_c5_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_18__rt_renamed_132 "vga_controller/Mcount_c5_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_17__rt_renamed_133 "vga_controller/Mcount_c5_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_16__rt_renamed_134 "vga_controller/Mcount_c5_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_15__rt_renamed_135 "vga_controller/Mcount_c5_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_14__rt_renamed_136 "vga_controller/Mcount_c5_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_13__rt_renamed_137 "vga_controller/Mcount_c5_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_12__rt_renamed_138 "vga_controller/Mcount_c5_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_11__rt_renamed_139 "vga_controller/Mcount_c5_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_10__rt_renamed_140 "vga_controller/Mcount_c5_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_9__rt_renamed_141 "vga_controller/Mcount_c5_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_8__rt_renamed_142 "vga_controller/Mcount_c5_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_7__rt_renamed_143 "vga_controller/Mcount_c5_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_6__rt_renamed_144 "vga_controller/Mcount_c5_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_5__rt_renamed_145 "vga_controller/Mcount_c5_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_4__rt_renamed_146 "vga_controller/Mcount_c5_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_3__rt_renamed_147 "vga_controller/Mcount_c5_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_2__rt_renamed_148 "vga_controller/Mcount_c5_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_cy_1__rt_renamed_149 "vga_controller/Mcount_c5_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_30__rt_renamed_150 "vga_controller/Mcount_real_score_cy<30>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_29__rt_renamed_151 "vga_controller/Mcount_real_score_cy<29>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_28__rt_renamed_152 "vga_controller/Mcount_real_score_cy<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_27__rt_renamed_153 "vga_controller/Mcount_real_score_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_26__rt_renamed_154 "vga_controller/Mcount_real_score_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_25__rt_renamed_155 "vga_controller/Mcount_real_score_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_24__rt_renamed_156 "vga_controller/Mcount_real_score_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_23__rt_renamed_157 "vga_controller/Mcount_real_score_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_22__rt_renamed_158 "vga_controller/Mcount_real_score_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_21__rt_renamed_159 "vga_controller/Mcount_real_score_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_20__rt_renamed_160 "vga_controller/Mcount_real_score_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_19__rt_renamed_161 "vga_controller/Mcount_real_score_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_18__rt_renamed_162 "vga_controller/Mcount_real_score_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_17__rt_renamed_163 "vga_controller/Mcount_real_score_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_16__rt_renamed_164 "vga_controller/Mcount_real_score_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_15__rt_renamed_165 "vga_controller/Mcount_real_score_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_14__rt_renamed_166 "vga_controller/Mcount_real_score_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_13__rt_renamed_167 "vga_controller/Mcount_real_score_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_12__rt_renamed_168 "vga_controller/Mcount_real_score_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_11__rt_renamed_169 "vga_controller/Mcount_real_score_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_10__rt_renamed_170 "vga_controller/Mcount_real_score_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_9__rt_renamed_171 "vga_controller/Mcount_real_score_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_8__rt_renamed_172 "vga_controller/Mcount_real_score_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_7__rt_renamed_173 "vga_controller/Mcount_real_score_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_6__rt_renamed_174 "vga_controller/Mcount_real_score_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_5__rt_renamed_175 "vga_controller/Mcount_real_score_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_4__rt_renamed_176 "vga_controller/Mcount_real_score_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_3__rt_renamed_177 "vga_controller/Mcount_real_score_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_2__rt_renamed_178 "vga_controller/Mcount_real_score_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_cy_1__rt_renamed_179 "vga_controller/Mcount_real_score_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_30__rt_renamed_180 "vga_controller/Mcount_perfect_score_cy<30>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_29__rt_renamed_181 "vga_controller/Mcount_perfect_score_cy<29>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_28__rt_renamed_182 "vga_controller/Mcount_perfect_score_cy<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_27__rt_renamed_183 "vga_controller/Mcount_perfect_score_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_26__rt_renamed_184 "vga_controller/Mcount_perfect_score_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_25__rt_renamed_185 "vga_controller/Mcount_perfect_score_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_24__rt_renamed_186 "vga_controller/Mcount_perfect_score_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_23__rt_renamed_187 "vga_controller/Mcount_perfect_score_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_22__rt_renamed_188 "vga_controller/Mcount_perfect_score_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_21__rt_renamed_189 "vga_controller/Mcount_perfect_score_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_20__rt_renamed_190 "vga_controller/Mcount_perfect_score_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_19__rt_renamed_191 "vga_controller/Mcount_perfect_score_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_18__rt_renamed_192 "vga_controller/Mcount_perfect_score_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_17__rt_renamed_193 "vga_controller/Mcount_perfect_score_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_16__rt_renamed_194 "vga_controller/Mcount_perfect_score_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_15__rt_renamed_195 "vga_controller/Mcount_perfect_score_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_14__rt_renamed_196 "vga_controller/Mcount_perfect_score_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_13__rt_renamed_197 "vga_controller/Mcount_perfect_score_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_12__rt_renamed_198 "vga_controller/Mcount_perfect_score_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_11__rt_renamed_199 "vga_controller/Mcount_perfect_score_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_10__rt_renamed_200 "vga_controller/Mcount_perfect_score_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_9__rt_renamed_201 "vga_controller/Mcount_perfect_score_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_8__rt_renamed_202 "vga_controller/Mcount_perfect_score_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_7__rt_renamed_203 "vga_controller/Mcount_perfect_score_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_6__rt_renamed_204 "vga_controller/Mcount_perfect_score_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_5__rt_renamed_205 "vga_controller/Mcount_perfect_score_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_4__rt_renamed_206 "vga_controller/Mcount_perfect_score_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_3__rt_renamed_207 "vga_controller/Mcount_perfect_score_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_2__rt_renamed_208 "vga_controller/Mcount_perfect_score_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_cy_1__rt_renamed_209 "vga_controller/Mcount_perfect_score_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_cy_2__rt_renamed_210 "vga_controller/Mcount_mem_idx_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_cy_1__rt_renamed_211 "vga_controller/Mcount_mem_idx_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__rt_renamed_212 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<30>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__rt_renamed_213 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<29>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__rt_renamed_214 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__rt_renamed_215 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__rt_renamed_216 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__rt_renamed_217 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__rt_renamed_218 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__rt_renamed_219 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__rt_renamed_220 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__rt_renamed_221 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__rt_renamed_222 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__rt_renamed_223 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__rt_renamed_224 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__rt_renamed_225 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__rt_renamed_226 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__rt_renamed_227 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__rt_renamed_228 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__rt_renamed_229 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__rt_renamed_230 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__rt_renamed_231 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__rt_renamed_232 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__rt_renamed_233 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__rt_renamed_234 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__rt_renamed_235 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__rt_renamed_236 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__rt_renamed_237 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__rt_renamed_238 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__rt_renamed_239 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__rt_renamed_240 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__rt_renamed_241 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__rt_renamed_242 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<30>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__rt_renamed_243 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<29>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__rt_renamed_244 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__rt_renamed_245 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__rt_renamed_246 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__rt_renamed_247 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__rt_renamed_248 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__rt_renamed_249 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__rt_renamed_250 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__rt_renamed_251 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__rt_renamed_252 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__rt_renamed_253 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__rt_renamed_254 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__rt_renamed_255 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__rt_renamed_256 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__rt_renamed_257 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__rt_renamed_258 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__rt_renamed_259 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__rt_renamed_260 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__rt_renamed_261 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__rt_renamed_262 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__rt_renamed_263 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__rt_renamed_264 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__rt_renamed_265 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__rt_renamed_266 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__rt_renamed_267 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__rt_renamed_268 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__rt_renamed_269 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_xor_31__rt_renamed_270 "clock_controller/Mcount_cnt_mov_xor<31>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_xor_31__rt_renamed_271 "clock_controller/Mcount_cnt_25mhz_xor<31>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_xor_31__rt_renamed_272 "vga_controller/Mcount_c5_xor<31>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_xor_31__rt_renamed_273 "vga_controller/Mcount_real_score_xor<31>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_xor_31__rt_renamed_274 "vga_controller/Mcount_perfect_score_xor<31>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_xor_3__rt_renamed_275 "vga_controller/Mcount_mem_idx_xor<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_31__rt_renamed_276 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<31>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_31__rt_renamed_277 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<31>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n02032_SW0 "vga_controller/_n02032_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___59___vga_controller/_n0216_inv1_SW0") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename vga_controller_game_end_glue_set_lut_renamed_278 "vga_controller/game_end_glue_set_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename vga_controller_game_end_glue_set_cy "vga_controller/game_end_glue_set_cy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_game_end_glue_set_cy1 "vga_controller/game_end_glue_set_cy1")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_on_screen_game_end_AND_5_o_inv1 "vga_controller/on_screen_game_end_AND_5_o_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEFEFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename vga_controller_center_GND_3_o_AND_11_o4_SW0 "vga_controller/center_GND_3_o_AND_11_o4_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E5E5E5FFE5E5FFFF") (owner "Xilinx"))
            )
            (instance (rename vga_controller_center_GND_3_o_AND_11_o4_SW1 "vga_controller/center_GND_3_o_AND_11_o4_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F9F9F900F9F90000") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n020317_SW0 "vga_controller/_n020317_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFC3CFFFE3FFF") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n020317_SW1 "vga_controller/_n020317_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFBCCFFFF33FF") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n020317_renamed_279 "vga_controller/_n020317")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000080004000C0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_0__ "vga_controller/Mcount_v_count_lut<0>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002AAAA") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_1__ "vga_controller/Mcount_v_count_lut<1>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0000_cy_6__ "clock_controller/Mcompar_n0000_cy<6>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "54") (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcompar_n0018_cy_5__ "clock_controller/Mcompar_n0018_cy<5>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5555555555555554") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_3__ "vga_controller/Mcount_v_count_lut<3>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_4__ "vga_controller/Mcount_v_count_lut<4>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_2__ "vga_controller/Mcount_v_count_lut<2>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002AAAA") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_5__ "vga_controller/Mcount_v_count_lut<5>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002AAAA") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_6__ "vga_controller/Mcount_v_count_lut<6>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002AAAA") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_7__ "vga_controller/Mcount_v_count_lut<7>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002AAAA") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_8__ "vga_controller/Mcount_v_count_lut<8>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002AAAA") (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_v_count_lut_9__ "vga_controller/Mcount_v_count_lut<9>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n018817_rstpot_renamed_280 "vga_controller/_n018817_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___58___vga_controller/_n018817") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename vga_controller_correct_dpot_renamed_281 "vga_controller/correct_dpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_type_0_dpot_renamed_282 "vga_controller/c5_type_0_dpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "03340334FFFF0000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_type_1_dpot_renamed_283 "vga_controller/c5_type_1_dpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000CAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_type_2_dpot_renamed_284 "vga_controller/c5_type_2_dpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "34023402FFFF0000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_mem_idx_0_dpot_renamed_285 "vga_controller/mem_idx_0_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_mem_idx_1_dpot_renamed_286 "vga_controller/mem_idx_1_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_mem_idx_2_dpot_renamed_287 "vga_controller/mem_idx_2_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_mem_idx_3_dpot_renamed_288 "vga_controller/mem_idx_3_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_0_dpot_renamed_289 "vga_controller/perfect_score_0_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_1_dpot_renamed_290 "vga_controller/perfect_score_1_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_2_dpot_renamed_291 "vga_controller/perfect_score_2_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_3_dpot_renamed_292 "vga_controller/perfect_score_3_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_4_dpot_renamed_293 "vga_controller/perfect_score_4_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_5_dpot_renamed_294 "vga_controller/perfect_score_5_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_6_dpot_renamed_295 "vga_controller/perfect_score_6_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_7_dpot_renamed_296 "vga_controller/perfect_score_7_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_8_dpot_renamed_297 "vga_controller/perfect_score_8_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_9_dpot_renamed_298 "vga_controller/perfect_score_9_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_10_dpot_renamed_299 "vga_controller/perfect_score_10_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_11_dpot_renamed_300 "vga_controller/perfect_score_11_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_12_dpot_renamed_301 "vga_controller/perfect_score_12_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_13_dpot_renamed_302 "vga_controller/perfect_score_13_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_14_dpot_renamed_303 "vga_controller/perfect_score_14_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_15_dpot_renamed_304 "vga_controller/perfect_score_15_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_16_dpot_renamed_305 "vga_controller/perfect_score_16_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_17_dpot_renamed_306 "vga_controller/perfect_score_17_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_18_dpot_renamed_307 "vga_controller/perfect_score_18_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_19_dpot_renamed_308 "vga_controller/perfect_score_19_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_20_dpot_renamed_309 "vga_controller/perfect_score_20_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_21_dpot_renamed_310 "vga_controller/perfect_score_21_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_22_dpot_renamed_311 "vga_controller/perfect_score_22_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_23_dpot_renamed_312 "vga_controller/perfect_score_23_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_24_dpot_renamed_313 "vga_controller/perfect_score_24_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_25_dpot_renamed_314 "vga_controller/perfect_score_25_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_26_dpot_renamed_315 "vga_controller/perfect_score_26_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_27_dpot_renamed_316 "vga_controller/perfect_score_27_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_28_dpot_renamed_317 "vga_controller/perfect_score_28_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_29_dpot_renamed_318 "vga_controller/perfect_score_29_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_30_dpot_renamed_319 "vga_controller/perfect_score_30_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_perfect_score_31_dpot_renamed_320 "vga_controller/perfect_score_31_dpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_0 "vga_controller/c5_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_31 "vga_controller/c5_31")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_30 "vga_controller/c5_30")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_29 "vga_controller/c5_29")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_28 "vga_controller/c5_28")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_27 "vga_controller/c5_27")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_25 "vga_controller/c5_25")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_24 "vga_controller/c5_24")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_26 "vga_controller/c5_26")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_23 "vga_controller/c5_23")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_22 "vga_controller/c5_22")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_21 "vga_controller/c5_21")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_20 "vga_controller/c5_20")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_19 "vga_controller/c5_19")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_18 "vga_controller/c5_18")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_16 "vga_controller/c5_16")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_15 "vga_controller/c5_15")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_17 "vga_controller/c5_17")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_14 "vga_controller/c5_14")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_13 "vga_controller/c5_13")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_12 "vga_controller/c5_12")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_11 "vga_controller/c5_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_10 "vga_controller/c5_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_9 "vga_controller/c5_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_7 "vga_controller/c5_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_6 "vga_controller/c5_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_8 "vga_controller/c5_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_5 "vga_controller/c5_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_4 "vga_controller/c5_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_3 "vga_controller/c5_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_2 "vga_controller/c5_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_1 "vga_controller/c5_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n0216_inv1_rstpot_renamed_321 "vga_controller/_n0216_inv1_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010100000000000") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_31_rstpot_renamed_322 "vga_controller/c5_31_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___55___vga_controller/c5_31_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_30_rstpot_renamed_323 "vga_controller/c5_30_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___42___vga_controller/c5_30_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_29_rstpot_renamed_324 "vga_controller/c5_29_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___55___vga_controller/c5_31_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_28_rstpot_renamed_325 "vga_controller/c5_28_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___50___vga_controller/c5_28_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_27_rstpot_renamed_326 "vga_controller/c5_27_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___50___vga_controller/c5_28_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_25_rstpot_renamed_327 "vga_controller/c5_25_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___49___vga_controller/c5_25_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_24_rstpot_renamed_328 "vga_controller/c5_24_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___49___vga_controller/c5_25_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_26_rstpot_renamed_329 "vga_controller/c5_26_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___48___vga_controller/c5_26_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_23_rstpot_renamed_330 "vga_controller/c5_23_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___48___vga_controller/c5_26_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_22_rstpot_renamed_331 "vga_controller/c5_22_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___47___vga_controller/c5_22_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_21_rstpot_renamed_332 "vga_controller/c5_21_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___47___vga_controller/c5_22_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_20_rstpot_renamed_333 "vga_controller/c5_20_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___41___vga_controller/c5_20_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_19_rstpot_renamed_334 "vga_controller/c5_19_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___54___vga_controller/c5_19_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_18_rstpot_renamed_335 "vga_controller/c5_18_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___46___vga_controller/c5_18_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_16_rstpot_renamed_336 "vga_controller/c5_16_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___46___vga_controller/c5_18_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_15_rstpot_renamed_337 "vga_controller/c5_15_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___45___vga_controller/c5_15_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_17_rstpot_renamed_338 "vga_controller/c5_17_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___45___vga_controller/c5_15_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_14_rstpot_renamed_339 "vga_controller/c5_14_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___44___vga_controller/c5_14_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_13_rstpot_renamed_340 "vga_controller/c5_13_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___44___vga_controller/c5_14_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_12_rstpot_renamed_341 "vga_controller/c5_12_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___43___vga_controller/c5_12_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_11_rstpot_renamed_342 "vga_controller/c5_11_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___43___vga_controller/c5_12_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_10_rstpot_renamed_343 "vga_controller/c5_10_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___40___vga_controller/c5_10_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_9_rstpot_renamed_344 "vga_controller/c5_9_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___54___vga_controller/c5_19_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_7_rstpot_renamed_345 "vga_controller/c5_7_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___53___vga_controller/c5_7_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_8_rstpot_renamed_346 "vga_controller/c5_8_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___53___vga_controller/c5_7_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_5_rstpot_renamed_347 "vga_controller/c5_5_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___52___vga_controller/c5_5_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_4_rstpot_renamed_348 "vga_controller/c5_4_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___52___vga_controller/c5_5_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_3_rstpot_renamed_349 "vga_controller/c5_3_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___42___vga_controller/c5_30_rstpot") (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_0_rstpot_renamed_350 "vga_controller/c5_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___51___vga_controller/c5_0_rstpot") (owner "Xilinx"))
              (property INIT (string "FF54") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_6_rstpot_renamed_351 "vga_controller/c5_6_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___51___vga_controller/c5_0_rstpot") (owner "Xilinx"))
              (property INIT (string "FF54") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_2_rstpot_renamed_352 "vga_controller/c5_2_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___41___vga_controller/c5_20_rstpot") (owner "Xilinx"))
              (property INIT (string "FF54") (owner "Xilinx"))
            )
            (instance (rename vga_controller_c5_1_rstpot_renamed_353 "vga_controller/c5_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___40___vga_controller/c5_10_rstpot") (owner "Xilinx"))
              (property INIT (string "FF54") (owner "Xilinx"))
            )
            (instance (rename clock_controller_clk_mov_BUFG_renamed_354 "clock_controller/clk_mov_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_355 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_correct_BUFG_renamed_356 "vga_controller/correct_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_clk_25mhz_BUFG_renamed_357 "clock_controller/clk_25mhz_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_mov_lut_0__INV_0 "clock_controller/Mcount_cnt_mov_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_Mcount_cnt_25mhz_lut_0__INV_0 "clock_controller/Mcount_cnt_25mhz_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_9__INV_0 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_9__INV_0 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_c5_lut_0__INV_0 "vga_controller/Mcount_c5_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_real_score_lut_0__INV_0 "vga_controller/Mcount_real_score_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_perfect_score_lut_0__INV_0 "vga_controller/Mcount_perfect_score_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Mcount_mem_idx_lut_0__INV_0 "vga_controller/Mcount_mem_idx_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_lut_0__INV_0 "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_lut_5__INV_0 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_lut<5>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_lut_3__INV_0 "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_lut<3>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_31__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<31>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_30__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<30>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_29__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<29>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_28__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<28>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_27__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<27>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_26__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<26>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_25__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<25>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_24__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<24>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_23__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<23>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_22__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<22>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_21__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<21>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_20__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<20>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_19__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<19>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_18__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<18>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_17__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<17>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_16__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<16>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_15__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<15>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_14__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<14>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_13__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<13>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_12__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<12>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_11__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<11>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_10__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<10>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_9__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_8__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<8>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_7__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<7>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_6__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<6>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_4__INV_0 "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<4>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_clk_mov_INV_3_o1_INV_0 "clock_controller/clk_mov_INV_3_o1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_controller_clk_25mhz_INV_1_o1_INV_0 "clock_controller/clk_25mhz_INV_1_o1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_game_end_glue_set_lut1_INV_0 "vga_controller/game_end_glue_set_lut1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_green_0_glue_set_renamed_358 "vga_controller/o_green_0_glue_set")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_green_0_glue_set_F "vga_controller/o_green_0_glue_set_F")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF7") (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_green_0_glue_set_G "vga_controller/o_green_0_glue_set_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFBF55555515") (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_red_0_glue_set_renamed_359 "vga_controller/o_red_0_glue_set")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_red_0_glue_set_F "vga_controller/o_red_0_glue_set_F")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFD") (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_red_0_glue_set_G "vga_controller/o_red_0_glue_set_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFB55555551") (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_green_2_glue_set_renamed_360 "vga_controller/o_green_2_glue_set")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_green_2_glue_set_F "vga_controller/o_green_2_glue_set_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF02020200020202") (owner "Xilinx"))
            )
            (instance (rename vga_controller_o_green_2_glue_set_G "vga_controller/o_green_2_glue_set_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8F8F8FFF07070777") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n01971 "vga_controller/_n01971")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_controller__n01971_F "vga_controller/_n01971_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF08080800080808") (owner "Xilinx"))
            )
            (instance (rename vga_controller__n01971_G "vga_controller/_n01971_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8F8FFF8F07077707") (owner "Xilinx"))
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef clock_controller_clk_mov_renamed_12))
                (portRef C (instanceRef clock_controller_clk_25mhz_renamed_11))
                (portRef C (instanceRef clock_controller_cnt_25mhz_0))
                (portRef C (instanceRef clock_controller_cnt_25mhz_1))
                (portRef C (instanceRef clock_controller_cnt_25mhz_2))
                (portRef C (instanceRef clock_controller_cnt_25mhz_3))
                (portRef C (instanceRef clock_controller_cnt_25mhz_4))
                (portRef C (instanceRef clock_controller_cnt_25mhz_5))
                (portRef C (instanceRef clock_controller_cnt_25mhz_6))
                (portRef C (instanceRef clock_controller_cnt_25mhz_7))
                (portRef C (instanceRef clock_controller_cnt_25mhz_8))
                (portRef C (instanceRef clock_controller_cnt_25mhz_9))
                (portRef C (instanceRef clock_controller_cnt_25mhz_10))
                (portRef C (instanceRef clock_controller_cnt_25mhz_11))
                (portRef C (instanceRef clock_controller_cnt_25mhz_12))
                (portRef C (instanceRef clock_controller_cnt_25mhz_13))
                (portRef C (instanceRef clock_controller_cnt_25mhz_14))
                (portRef C (instanceRef clock_controller_cnt_25mhz_15))
                (portRef C (instanceRef clock_controller_cnt_25mhz_16))
                (portRef C (instanceRef clock_controller_cnt_25mhz_17))
                (portRef C (instanceRef clock_controller_cnt_25mhz_18))
                (portRef C (instanceRef clock_controller_cnt_25mhz_19))
                (portRef C (instanceRef clock_controller_cnt_25mhz_20))
                (portRef C (instanceRef clock_controller_cnt_25mhz_21))
                (portRef C (instanceRef clock_controller_cnt_25mhz_22))
                (portRef C (instanceRef clock_controller_cnt_25mhz_23))
                (portRef C (instanceRef clock_controller_cnt_25mhz_24))
                (portRef C (instanceRef clock_controller_cnt_25mhz_25))
                (portRef C (instanceRef clock_controller_cnt_25mhz_26))
                (portRef C (instanceRef clock_controller_cnt_25mhz_27))
                (portRef C (instanceRef clock_controller_cnt_25mhz_28))
                (portRef C (instanceRef clock_controller_cnt_25mhz_29))
                (portRef C (instanceRef clock_controller_cnt_25mhz_30))
                (portRef C (instanceRef clock_controller_cnt_25mhz_31))
                (portRef C (instanceRef clock_controller_cnt_mov_0))
                (portRef C (instanceRef clock_controller_cnt_mov_1))
                (portRef C (instanceRef clock_controller_cnt_mov_2))
                (portRef C (instanceRef clock_controller_cnt_mov_3))
                (portRef C (instanceRef clock_controller_cnt_mov_4))
                (portRef C (instanceRef clock_controller_cnt_mov_5))
                (portRef C (instanceRef clock_controller_cnt_mov_6))
                (portRef C (instanceRef clock_controller_cnt_mov_7))
                (portRef C (instanceRef clock_controller_cnt_mov_8))
                (portRef C (instanceRef clock_controller_cnt_mov_9))
                (portRef C (instanceRef clock_controller_cnt_mov_10))
                (portRef C (instanceRef clock_controller_cnt_mov_11))
                (portRef C (instanceRef clock_controller_cnt_mov_12))
                (portRef C (instanceRef clock_controller_cnt_mov_13))
                (portRef C (instanceRef clock_controller_cnt_mov_14))
                (portRef C (instanceRef clock_controller_cnt_mov_15))
                (portRef C (instanceRef clock_controller_cnt_mov_16))
                (portRef C (instanceRef clock_controller_cnt_mov_17))
                (portRef C (instanceRef clock_controller_cnt_mov_18))
                (portRef C (instanceRef clock_controller_cnt_mov_19))
                (portRef C (instanceRef clock_controller_cnt_mov_20))
                (portRef C (instanceRef clock_controller_cnt_mov_21))
                (portRef C (instanceRef clock_controller_cnt_mov_22))
                (portRef C (instanceRef clock_controller_cnt_mov_23))
                (portRef C (instanceRef clock_controller_cnt_mov_24))
                (portRef C (instanceRef clock_controller_cnt_mov_25))
                (portRef C (instanceRef clock_controller_cnt_mov_26))
                (portRef C (instanceRef clock_controller_cnt_mov_27))
                (portRef C (instanceRef clock_controller_cnt_mov_28))
                (portRef C (instanceRef clock_controller_cnt_mov_29))
                (portRef C (instanceRef clock_controller_cnt_mov_30))
                (portRef C (instanceRef clock_controller_cnt_mov_31))
                (portRef O (instanceRef clk_BUFGP_renamed_355))
              )
            )
            (net rst_IBUF
              (joined
                (portRef CLR (instanceRef vga_controller_h_count_0))
                (portRef CLR (instanceRef vga_controller_h_count_1))
                (portRef CLR (instanceRef vga_controller_h_count_2))
                (portRef CLR (instanceRef vga_controller_h_count_3))
                (portRef CLR (instanceRef vga_controller_h_count_4))
                (portRef CLR (instanceRef vga_controller_h_count_5))
                (portRef CLR (instanceRef vga_controller_h_count_6))
                (portRef CLR (instanceRef vga_controller_h_count_7))
                (portRef CLR (instanceRef vga_controller_h_count_8))
                (portRef CLR (instanceRef vga_controller_h_count_9))
                (portRef CLR (instanceRef vga_controller_v_count_0))
                (portRef CLR (instanceRef vga_controller_v_count_1))
                (portRef CLR (instanceRef vga_controller_v_count_2))
                (portRef CLR (instanceRef vga_controller_v_count_3))
                (portRef CLR (instanceRef vga_controller_v_count_4))
                (portRef CLR (instanceRef vga_controller_v_count_5))
                (portRef CLR (instanceRef vga_controller_v_count_6))
                (portRef CLR (instanceRef vga_controller_v_count_7))
                (portRef CLR (instanceRef vga_controller_v_count_8))
                (portRef CLR (instanceRef vga_controller_v_count_9))
                (portRef O (instanceRef rst_IBUF_renamed_55))
              )
            )
            (net btn_up_IBUF
              (joined
                (portRef O (instanceRef btn_up_IBUF_renamed_56))
                (portRef I5 (instanceRef vga_controller_o_green_0_glue_set_G))
                (portRef I5 (instanceRef vga_controller_o_red_0_glue_set_G))
                (portRef I5 (instanceRef vga_controller_o_green_2_glue_set_F))
                (portRef I5 (instanceRef vga_controller_o_green_2_glue_set_G))
                (portRef I5 (instanceRef vga_controller__n01971_F))
                (portRef I5 (instanceRef vga_controller__n01971_G))
                (portRef I0 (instanceRef vga_controller_correct_dpot_renamed_281))
              )
            )
            (net (rename clock_controller_clk_25mhz_BUFG "clock_controller/clk_25mhz_BUFG")
              (joined
                (portRef C (instanceRef vga_controller_correct_renamed_35))
                (portRef C (instanceRef vga_controller_h_count_0))
                (portRef C (instanceRef vga_controller_h_count_1))
                (portRef C (instanceRef vga_controller_h_count_2))
                (portRef C (instanceRef vga_controller_h_count_3))
                (portRef C (instanceRef vga_controller_h_count_4))
                (portRef C (instanceRef vga_controller_h_count_5))
                (portRef C (instanceRef vga_controller_h_count_6))
                (portRef C (instanceRef vga_controller_h_count_7))
                (portRef C (instanceRef vga_controller_h_count_8))
                (portRef C (instanceRef vga_controller_h_count_9))
                (portRef C (instanceRef vga_controller_v_count_0))
                (portRef C (instanceRef vga_controller_v_count_1))
                (portRef C (instanceRef vga_controller_v_count_2))
                (portRef C (instanceRef vga_controller_v_count_3))
                (portRef C (instanceRef vga_controller_v_count_4))
                (portRef C (instanceRef vga_controller_v_count_5))
                (portRef C (instanceRef vga_controller_v_count_6))
                (portRef C (instanceRef vga_controller_v_count_7))
                (portRef C (instanceRef vga_controller_v_count_8))
                (portRef C (instanceRef vga_controller_v_count_9))
                (portRef C (instanceRef vga_controller_o_green_2))
                (portRef C (instanceRef vga_controller_o_green_0))
                (portRef C (instanceRef vga_controller_o_red_0))
                (portRef C (instanceRef vga_controller_o_blue_0))
                (portRef O (instanceRef clock_controller_clk_25mhz_BUFG_renamed_357))
              )
            )
            (net (rename clock_controller_clk_mov_BUFG "clock_controller/clk_mov_BUFG")
              (joined
                (portRef C (instanceRef vga_controller_c5_type_0))
                (portRef C (instanceRef vga_controller_c5_type_1))
                (portRef C (instanceRef vga_controller_c5_type_2))
                (portRef C (instanceRef vga_controller_mem_idx_0))
                (portRef C (instanceRef vga_controller_mem_idx_1))
                (portRef C (instanceRef vga_controller_mem_idx_2))
                (portRef C (instanceRef vga_controller_mem_idx_3))
                (portRef C (instanceRef vga_controller_perfect_score_0))
                (portRef C (instanceRef vga_controller_perfect_score_1))
                (portRef C (instanceRef vga_controller_perfect_score_2))
                (portRef C (instanceRef vga_controller_perfect_score_3))
                (portRef C (instanceRef vga_controller_perfect_score_4))
                (portRef C (instanceRef vga_controller_perfect_score_5))
                (portRef C (instanceRef vga_controller_perfect_score_6))
                (portRef C (instanceRef vga_controller_perfect_score_7))
                (portRef C (instanceRef vga_controller_perfect_score_8))
                (portRef C (instanceRef vga_controller_perfect_score_9))
                (portRef C (instanceRef vga_controller_perfect_score_10))
                (portRef C (instanceRef vga_controller_perfect_score_11))
                (portRef C (instanceRef vga_controller_perfect_score_12))
                (portRef C (instanceRef vga_controller_perfect_score_13))
                (portRef C (instanceRef vga_controller_perfect_score_14))
                (portRef C (instanceRef vga_controller_perfect_score_15))
                (portRef C (instanceRef vga_controller_perfect_score_16))
                (portRef C (instanceRef vga_controller_perfect_score_17))
                (portRef C (instanceRef vga_controller_perfect_score_18))
                (portRef C (instanceRef vga_controller_perfect_score_19))
                (portRef C (instanceRef vga_controller_perfect_score_20))
                (portRef C (instanceRef vga_controller_perfect_score_21))
                (portRef C (instanceRef vga_controller_perfect_score_22))
                (portRef C (instanceRef vga_controller_perfect_score_23))
                (portRef C (instanceRef vga_controller_perfect_score_24))
                (portRef C (instanceRef vga_controller_perfect_score_25))
                (portRef C (instanceRef vga_controller_perfect_score_26))
                (portRef C (instanceRef vga_controller_perfect_score_27))
                (portRef C (instanceRef vga_controller_perfect_score_28))
                (portRef C (instanceRef vga_controller_perfect_score_29))
                (portRef C (instanceRef vga_controller_perfect_score_30))
                (portRef C (instanceRef vga_controller_perfect_score_31))
                (portRef C (instanceRef vga_controller_game_end_renamed_59))
                (portRef C (instanceRef vga_controller_c5_0))
                (portRef C (instanceRef vga_controller_c5_31))
                (portRef C (instanceRef vga_controller_c5_30))
                (portRef C (instanceRef vga_controller_c5_29))
                (portRef C (instanceRef vga_controller_c5_28))
                (portRef C (instanceRef vga_controller_c5_27))
                (portRef C (instanceRef vga_controller_c5_25))
                (portRef C (instanceRef vga_controller_c5_24))
                (portRef C (instanceRef vga_controller_c5_26))
                (portRef C (instanceRef vga_controller_c5_23))
                (portRef C (instanceRef vga_controller_c5_22))
                (portRef C (instanceRef vga_controller_c5_21))
                (portRef C (instanceRef vga_controller_c5_20))
                (portRef C (instanceRef vga_controller_c5_19))
                (portRef C (instanceRef vga_controller_c5_18))
                (portRef C (instanceRef vga_controller_c5_16))
                (portRef C (instanceRef vga_controller_c5_15))
                (portRef C (instanceRef vga_controller_c5_17))
                (portRef C (instanceRef vga_controller_c5_14))
                (portRef C (instanceRef vga_controller_c5_13))
                (portRef C (instanceRef vga_controller_c5_12))
                (portRef C (instanceRef vga_controller_c5_11))
                (portRef C (instanceRef vga_controller_c5_10))
                (portRef C (instanceRef vga_controller_c5_9))
                (portRef C (instanceRef vga_controller_c5_7))
                (portRef C (instanceRef vga_controller_c5_6))
                (portRef C (instanceRef vga_controller_c5_8))
                (portRef C (instanceRef vga_controller_c5_5))
                (portRef C (instanceRef vga_controller_c5_4))
                (portRef C (instanceRef vga_controller_c5_3))
                (portRef C (instanceRef vga_controller_c5_2))
                (portRef C (instanceRef vga_controller_c5_1))
                (portRef O (instanceRef clock_controller_clk_mov_BUFG_renamed_354))
              )
            )
            (net (rename vga_controller_o_red_0_ "vga_controller/o_red<0>")
              (joined
                (portRef I (instanceRef o_vga_r_2_OBUF))
                (portRef I (instanceRef o_vga_r_1_OBUF))
                (portRef I (instanceRef o_vga_r_0_OBUF))
                (portRef Q (instanceRef vga_controller_o_red_0))
              )
            )
            (net (rename vga_controller_o_green_2__ "vga_controller/o_green<2>")
              (joined
                (portRef I (instanceRef o_vga_g_2_OBUF))
                (portRef Q (instanceRef vga_controller_o_green_2))
              )
            )
            (net (rename vga_controller_o_green_0__ "vga_controller/o_green<0>")
              (joined
                (portRef I (instanceRef o_vga_g_1_OBUF))
                (portRef I (instanceRef o_vga_g_0_OBUF))
                (portRef Q (instanceRef vga_controller_o_green_0))
              )
            )
            (net (rename vga_controller_o_blue_0_ "vga_controller/o_blue<0>")
              (joined
                (portRef I (instanceRef o_vga_b_1_OBUF))
                (portRef I (instanceRef o_vga_b_0_OBUF))
                (portRef Q (instanceRef vga_controller_o_blue_0))
              )
            )
            (net o_vga_hsync_OBUF
              (joined
                (portRef O (instanceRef vga_controller__n03711))
                (portRef I (instanceRef o_vga_hsync_OBUF_renamed_57))
              )
            )
            (net o_vga_vsync_OBUF
              (joined
                (portRef O (instanceRef vga_controller__n03741))
                (portRef I (instanceRef o_vga_vsync_OBUF_renamed_58))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_0__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_0__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_1__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_2__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_3__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_4__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_5__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_6__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_7__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_8__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_9__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_10__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_11__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_12__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_13__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_14__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_15__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_16__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_17__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_18__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_19__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_20__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_21__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_22__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_23__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_24__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_25__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_26__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_27__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_28__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_29__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_30__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_0__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_0__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_1__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_2__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_3__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_4__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_5__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_6__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_7__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_8__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_9__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_10__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_11__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_12__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_13__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_14__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_15__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_16__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_17__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_18__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_19__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_20__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_21__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_22__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_23__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_24__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_25__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_26__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_27__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_28__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_29__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_30__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_0__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_1__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_2__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_3__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_4__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_5__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_6__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_7__))
                (portRef DI (instanceRef vga_controller_Mcount_h_count_cy_8__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_0__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_1__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_2__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_3__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_4__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_5__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_6__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_7__))
                (portRef DI (instanceRef vga_controller_Mcount_v_count_cy_8__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_3__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_3__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_0__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_0__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__))
                (portRef DI (instanceRef vga_controller_Mcompar_push_range_c5_cy_2__))
                (portRef DI (instanceRef vga_controller_Mcompar_push_range_c5_cy_3__))
                (portRef DI (instanceRef vga_controller_Mcompar_push_range_c5_cy_4__))
                (portRef DI (instanceRef vga_controller_Mcompar_push_range_c5_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_mem_idx_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_mem_idx_xor_0__))
                (portRef DI (instanceRef vga_controller_Mcount_mem_idx_cy_1__))
                (portRef DI (instanceRef vga_controller_Mcount_mem_idx_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_0__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_1__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_2__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_3__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_4__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_5__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_6__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_7__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_8__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_9__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_10__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_11__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_12__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_13__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_14__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_15__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_16__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_17__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_18__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_19__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_20__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_21__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_22__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_23__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_24__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_25__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_26__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_27__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_28__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_29__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_30__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_0__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_1__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_2__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_3__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_4__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_5__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_6__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_7__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_8__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_9__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_10__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_11__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_12__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_13__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_14__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_15__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_16__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_17__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_18__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_19__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_20__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_21__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_22__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_23__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_24__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_25__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_26__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_27__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_28__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_29__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_30__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_0__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_1__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_2__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_3__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_4__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_5__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_6__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_7__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_8__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_9__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_10__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_11__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_12__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_13__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_14__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_15__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_16__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_17__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_18__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_19__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_20__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_21__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_22__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_23__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_24__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_25__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_26__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_27__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_28__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_29__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_30__))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_5__))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_6__))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_7__))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_8__))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_9__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_0__))
                (portRef DI (instanceRef vga_controller_game_end_glue_set_cy))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_9__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_8__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_7__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_6__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_5__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_4__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_3__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcount_h_count_lut_0__))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CI (instanceRef clock_controller_Mcompar_n0000_cy_0__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0018_cy_0__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_0__))
                (portRef DI (instanceRef clock_controller_Mcount_cnt_mov_cy_0__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_3__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_4__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_6__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_7__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_8__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_9__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_10__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_11__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_12__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_13__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_14__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_15__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_16__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_17__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_18__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_19__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_20__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_21__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_22__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_23__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_24__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_25__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_26__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_27__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_28__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_29__))
                (portRef DI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_30__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_3__))
                (portRef DI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_5__))
                (portRef DI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_push_range_c5_cy_0__))
                (portRef DI (instanceRef vga_controller_Mcount_mem_idx_cy_0__))
                (portRef DI (instanceRef vga_controller_Mcount_perfect_score_cy_0__))
                (portRef DI (instanceRef vga_controller_Mcount_real_score_cy_0__))
                (portRef DI (instanceRef vga_controller_Mcount_c5_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_0__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_0__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_1__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_2__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_3__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_4__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_5__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_6__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_7__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_8__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_9__))
                (portRef DI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_10__))
                (portRef DI (instanceRef vga_controller_game_end_glue_set_cy1))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_30_ "clock_controller/Mcount_cnt_mov_cy<30>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_30__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_31__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_29_ "clock_controller/Mcount_cnt_mov_cy<29>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_29__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_30__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_30__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_28_ "clock_controller/Mcount_cnt_mov_cy<28>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_28__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_29__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_29__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_27_ "clock_controller/Mcount_cnt_mov_cy<27>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_27__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_28__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_28__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_26_ "clock_controller/Mcount_cnt_mov_cy<26>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_26__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_27__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_27__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_25_ "clock_controller/Mcount_cnt_mov_cy<25>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_25__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_26__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_26__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_24_ "clock_controller/Mcount_cnt_mov_cy<24>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_24__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_25__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_25__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_23_ "clock_controller/Mcount_cnt_mov_cy<23>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_23__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_24__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_24__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_22_ "clock_controller/Mcount_cnt_mov_cy<22>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_22__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_23__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_23__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_21_ "clock_controller/Mcount_cnt_mov_cy<21>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_21__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_22__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_22__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_20_ "clock_controller/Mcount_cnt_mov_cy<20>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_20__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_21__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_21__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_19_ "clock_controller/Mcount_cnt_mov_cy<19>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_19__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_20__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_20__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_18_ "clock_controller/Mcount_cnt_mov_cy<18>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_18__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_19__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_19__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_17_ "clock_controller/Mcount_cnt_mov_cy<17>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_17__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_18__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_18__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_16_ "clock_controller/Mcount_cnt_mov_cy<16>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_16__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_17__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_17__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_15_ "clock_controller/Mcount_cnt_mov_cy<15>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_15__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_16__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_16__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_14_ "clock_controller/Mcount_cnt_mov_cy<14>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_14__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_15__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_15__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_13_ "clock_controller/Mcount_cnt_mov_cy<13>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_13__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_14__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_14__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_12_ "clock_controller/Mcount_cnt_mov_cy<12>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_12__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_13__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_13__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_11_ "clock_controller/Mcount_cnt_mov_cy<11>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_11__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_12__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_12__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_10_ "clock_controller/Mcount_cnt_mov_cy<10>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_10__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_11__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_11__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_9_ "clock_controller/Mcount_cnt_mov_cy<9>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_9__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_10__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_10__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_8_ "clock_controller/Mcount_cnt_mov_cy<8>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_8__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_9__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_9__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_7_ "clock_controller/Mcount_cnt_mov_cy<7>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_7__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_8__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_8__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_6_ "clock_controller/Mcount_cnt_mov_cy<6>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_6__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_7__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_7__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_5_ "clock_controller/Mcount_cnt_mov_cy<5>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_5__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_6__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_6__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_4_ "clock_controller/Mcount_cnt_mov_cy<4>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_4__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_5__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_5__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_3_ "clock_controller/Mcount_cnt_mov_cy<3>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_3__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_4__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_4__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_2_ "clock_controller/Mcount_cnt_mov_cy<2>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_2__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_3__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_3__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_1_ "clock_controller/Mcount_cnt_mov_cy<1>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_1__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_2__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_2__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_0_ "clock_controller/Mcount_cnt_mov_cy<0>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_0__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_cy_1__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_mov_xor_1__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_lut_0_ "clock_controller/Mcount_cnt_mov_lut<0>")
              (joined
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_0__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_0__))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_lut_0__INV_0))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_30_ "clock_controller/Mcount_cnt_25mhz_cy<30>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_30__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_31__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_29_ "clock_controller/Mcount_cnt_25mhz_cy<29>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_29__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_30__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_30__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_28_ "clock_controller/Mcount_cnt_25mhz_cy<28>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_28__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_29__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_29__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_27_ "clock_controller/Mcount_cnt_25mhz_cy<27>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_27__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_28__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_28__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_26_ "clock_controller/Mcount_cnt_25mhz_cy<26>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_26__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_27__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_27__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_25_ "clock_controller/Mcount_cnt_25mhz_cy<25>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_25__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_26__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_26__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_24_ "clock_controller/Mcount_cnt_25mhz_cy<24>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_24__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_25__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_25__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_23_ "clock_controller/Mcount_cnt_25mhz_cy<23>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_23__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_24__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_24__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_22_ "clock_controller/Mcount_cnt_25mhz_cy<22>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_22__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_23__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_23__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_21_ "clock_controller/Mcount_cnt_25mhz_cy<21>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_21__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_22__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_22__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_20_ "clock_controller/Mcount_cnt_25mhz_cy<20>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_20__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_21__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_21__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_19_ "clock_controller/Mcount_cnt_25mhz_cy<19>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_19__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_20__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_20__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_18_ "clock_controller/Mcount_cnt_25mhz_cy<18>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_18__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_19__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_19__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_17_ "clock_controller/Mcount_cnt_25mhz_cy<17>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_17__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_18__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_18__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_16_ "clock_controller/Mcount_cnt_25mhz_cy<16>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_16__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_17__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_17__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_15_ "clock_controller/Mcount_cnt_25mhz_cy<15>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_15__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_16__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_16__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_14_ "clock_controller/Mcount_cnt_25mhz_cy<14>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_14__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_15__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_15__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_13_ "clock_controller/Mcount_cnt_25mhz_cy<13>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_13__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_14__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_14__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_12_ "clock_controller/Mcount_cnt_25mhz_cy<12>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_12__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_13__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_13__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_11_ "clock_controller/Mcount_cnt_25mhz_cy<11>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_11__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_12__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_12__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_10_ "clock_controller/Mcount_cnt_25mhz_cy<10>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_10__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_11__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_11__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_9_ "clock_controller/Mcount_cnt_25mhz_cy<9>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_9__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_10__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_10__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_8_ "clock_controller/Mcount_cnt_25mhz_cy<8>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_8__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_9__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_9__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_7_ "clock_controller/Mcount_cnt_25mhz_cy<7>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_7__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_8__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_8__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_6_ "clock_controller/Mcount_cnt_25mhz_cy<6>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_6__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_7__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_7__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_5_ "clock_controller/Mcount_cnt_25mhz_cy<5>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_5__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_6__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_6__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_4_ "clock_controller/Mcount_cnt_25mhz_cy<4>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_4__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_5__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_5__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_3_ "clock_controller/Mcount_cnt_25mhz_cy<3>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_3__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_4__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_4__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_2_ "clock_controller/Mcount_cnt_25mhz_cy<2>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_2__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_3__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_3__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_1_ "clock_controller/Mcount_cnt_25mhz_cy<1>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_1__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_2__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_2__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_0_ "clock_controller/Mcount_cnt_25mhz_cy<0>")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_0__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_cy_1__))
                (portRef CI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_1__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_lut_0_ "clock_controller/Mcount_cnt_25mhz_lut<0>")
              (joined
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_0__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_0__))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_lut_0__INV_0))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_cy_5_ "clock_controller/Mcompar_n0018_cy<5>")
              (joined
                (portRef CE (instanceRef clock_controller_clk_mov_renamed_12))
                (portRef R (instanceRef clock_controller_cnt_mov_0))
                (portRef R (instanceRef clock_controller_cnt_mov_1))
                (portRef R (instanceRef clock_controller_cnt_mov_2))
                (portRef R (instanceRef clock_controller_cnt_mov_3))
                (portRef R (instanceRef clock_controller_cnt_mov_4))
                (portRef R (instanceRef clock_controller_cnt_mov_5))
                (portRef R (instanceRef clock_controller_cnt_mov_6))
                (portRef R (instanceRef clock_controller_cnt_mov_7))
                (portRef R (instanceRef clock_controller_cnt_mov_8))
                (portRef R (instanceRef clock_controller_cnt_mov_9))
                (portRef R (instanceRef clock_controller_cnt_mov_10))
                (portRef R (instanceRef clock_controller_cnt_mov_11))
                (portRef R (instanceRef clock_controller_cnt_mov_12))
                (portRef R (instanceRef clock_controller_cnt_mov_13))
                (portRef R (instanceRef clock_controller_cnt_mov_14))
                (portRef R (instanceRef clock_controller_cnt_mov_15))
                (portRef R (instanceRef clock_controller_cnt_mov_16))
                (portRef R (instanceRef clock_controller_cnt_mov_17))
                (portRef R (instanceRef clock_controller_cnt_mov_18))
                (portRef R (instanceRef clock_controller_cnt_mov_19))
                (portRef R (instanceRef clock_controller_cnt_mov_20))
                (portRef R (instanceRef clock_controller_cnt_mov_21))
                (portRef R (instanceRef clock_controller_cnt_mov_22))
                (portRef R (instanceRef clock_controller_cnt_mov_23))
                (portRef R (instanceRef clock_controller_cnt_mov_24))
                (portRef R (instanceRef clock_controller_cnt_mov_25))
                (portRef R (instanceRef clock_controller_cnt_mov_26))
                (portRef R (instanceRef clock_controller_cnt_mov_27))
                (portRef R (instanceRef clock_controller_cnt_mov_28))
                (portRef R (instanceRef clock_controller_cnt_mov_29))
                (portRef R (instanceRef clock_controller_cnt_mov_30))
                (portRef R (instanceRef clock_controller_cnt_mov_31))
                (portRef O (instanceRef clock_controller_Mcompar_n0018_cy_5__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_cy_4_ "clock_controller/Mcompar_n0018_cy<4>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_cy_4__))
                (portRef I5 (instanceRef clock_controller_Mcompar_n0018_cy_5__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lut_4_ "clock_controller/Mcompar_n0018_lut<4>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lut_4__))
                (portRef S (instanceRef clock_controller_Mcompar_n0018_cy_4__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lutdi4 "clock_controller/Mcompar_n0018_lutdi4")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lutdi4_renamed_0))
                (portRef DI (instanceRef clock_controller_Mcompar_n0018_cy_4__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_cy_3_ "clock_controller/Mcompar_n0018_cy<3>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_cy_3__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0018_cy_4__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lut_3_ "clock_controller/Mcompar_n0018_lut<3>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lut_3__))
                (portRef S (instanceRef clock_controller_Mcompar_n0018_cy_3__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lutdi3 "clock_controller/Mcompar_n0018_lutdi3")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lutdi3_renamed_1))
                (portRef DI (instanceRef clock_controller_Mcompar_n0018_cy_3__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_cy_2_ "clock_controller/Mcompar_n0018_cy<2>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_cy_2__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0018_cy_3__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lut_2_ "clock_controller/Mcompar_n0018_lut<2>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lut_2__))
                (portRef S (instanceRef clock_controller_Mcompar_n0018_cy_2__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lutdi2 "clock_controller/Mcompar_n0018_lutdi2")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lutdi2_renamed_2))
                (portRef DI (instanceRef clock_controller_Mcompar_n0018_cy_2__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_cy_1_ "clock_controller/Mcompar_n0018_cy<1>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_cy_1__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0018_cy_2__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lut_1_ "clock_controller/Mcompar_n0018_lut<1>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lut_1__))
                (portRef S (instanceRef clock_controller_Mcompar_n0018_cy_1__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lutdi1 "clock_controller/Mcompar_n0018_lutdi1")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lutdi1_renamed_3))
                (portRef DI (instanceRef clock_controller_Mcompar_n0018_cy_1__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_cy_0_ "clock_controller/Mcompar_n0018_cy<0>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_cy_0__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0018_cy_1__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lut_0_ "clock_controller/Mcompar_n0018_lut<0>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lut_0__))
                (portRef S (instanceRef clock_controller_Mcompar_n0018_cy_0__))
              )
            )
            (net (rename clock_controller_Mcompar_n0018_lutdi "clock_controller/Mcompar_n0018_lutdi")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0018_lutdi_renamed_4))
                (portRef DI (instanceRef clock_controller_Mcompar_n0018_cy_0__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_cy_6_ "clock_controller/Mcompar_n0000_cy<6>")
              (joined
                (portRef CE (instanceRef clock_controller_clk_25mhz_renamed_11))
                (portRef R (instanceRef clock_controller_cnt_25mhz_0))
                (portRef R (instanceRef clock_controller_cnt_25mhz_1))
                (portRef R (instanceRef clock_controller_cnt_25mhz_2))
                (portRef R (instanceRef clock_controller_cnt_25mhz_3))
                (portRef R (instanceRef clock_controller_cnt_25mhz_4))
                (portRef R (instanceRef clock_controller_cnt_25mhz_5))
                (portRef R (instanceRef clock_controller_cnt_25mhz_6))
                (portRef R (instanceRef clock_controller_cnt_25mhz_7))
                (portRef R (instanceRef clock_controller_cnt_25mhz_8))
                (portRef R (instanceRef clock_controller_cnt_25mhz_9))
                (portRef R (instanceRef clock_controller_cnt_25mhz_10))
                (portRef R (instanceRef clock_controller_cnt_25mhz_11))
                (portRef R (instanceRef clock_controller_cnt_25mhz_12))
                (portRef R (instanceRef clock_controller_cnt_25mhz_13))
                (portRef R (instanceRef clock_controller_cnt_25mhz_14))
                (portRef R (instanceRef clock_controller_cnt_25mhz_15))
                (portRef R (instanceRef clock_controller_cnt_25mhz_16))
                (portRef R (instanceRef clock_controller_cnt_25mhz_17))
                (portRef R (instanceRef clock_controller_cnt_25mhz_18))
                (portRef R (instanceRef clock_controller_cnt_25mhz_19))
                (portRef R (instanceRef clock_controller_cnt_25mhz_20))
                (portRef R (instanceRef clock_controller_cnt_25mhz_21))
                (portRef R (instanceRef clock_controller_cnt_25mhz_22))
                (portRef R (instanceRef clock_controller_cnt_25mhz_23))
                (portRef R (instanceRef clock_controller_cnt_25mhz_24))
                (portRef R (instanceRef clock_controller_cnt_25mhz_25))
                (portRef R (instanceRef clock_controller_cnt_25mhz_26))
                (portRef R (instanceRef clock_controller_cnt_25mhz_27))
                (portRef R (instanceRef clock_controller_cnt_25mhz_28))
                (portRef R (instanceRef clock_controller_cnt_25mhz_29))
                (portRef R (instanceRef clock_controller_cnt_25mhz_30))
                (portRef R (instanceRef clock_controller_cnt_25mhz_31))
                (portRef O (instanceRef clock_controller_Mcompar_n0000_cy_6__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_cy_5_ "clock_controller/Mcompar_n0000_cy<5>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_cy_5__))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_cy_6__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lut_5_ "clock_controller/Mcompar_n0000_lut<5>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lut_5__))
                (portRef S (instanceRef clock_controller_Mcompar_n0000_cy_5__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lutdi5 "clock_controller/Mcompar_n0000_lutdi5")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lutdi5_renamed_5))
                (portRef DI (instanceRef clock_controller_Mcompar_n0000_cy_5__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_cy_4_ "clock_controller/Mcompar_n0000_cy<4>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_cy_4__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0000_cy_5__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lut_4_ "clock_controller/Mcompar_n0000_lut<4>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lut_4__))
                (portRef S (instanceRef clock_controller_Mcompar_n0000_cy_4__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lutdi4 "clock_controller/Mcompar_n0000_lutdi4")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lutdi4_renamed_6))
                (portRef DI (instanceRef clock_controller_Mcompar_n0000_cy_4__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_cy_3_ "clock_controller/Mcompar_n0000_cy<3>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_cy_3__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0000_cy_4__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lut_3_ "clock_controller/Mcompar_n0000_lut<3>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lut_3__))
                (portRef S (instanceRef clock_controller_Mcompar_n0000_cy_3__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lutdi3 "clock_controller/Mcompar_n0000_lutdi3")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lutdi3_renamed_7))
                (portRef DI (instanceRef clock_controller_Mcompar_n0000_cy_3__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_cy_2_ "clock_controller/Mcompar_n0000_cy<2>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_cy_2__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0000_cy_3__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lut_2_ "clock_controller/Mcompar_n0000_lut<2>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lut_2__))
                (portRef S (instanceRef clock_controller_Mcompar_n0000_cy_2__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lutdi2 "clock_controller/Mcompar_n0000_lutdi2")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lutdi2_renamed_8))
                (portRef DI (instanceRef clock_controller_Mcompar_n0000_cy_2__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_cy_1_ "clock_controller/Mcompar_n0000_cy<1>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_cy_1__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0000_cy_2__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lut_1_ "clock_controller/Mcompar_n0000_lut<1>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lut_1__))
                (portRef S (instanceRef clock_controller_Mcompar_n0000_cy_1__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lutdi1 "clock_controller/Mcompar_n0000_lutdi1")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lutdi1_renamed_9))
                (portRef DI (instanceRef clock_controller_Mcompar_n0000_cy_1__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_cy_0_ "clock_controller/Mcompar_n0000_cy<0>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_cy_0__))
                (portRef CI (instanceRef clock_controller_Mcompar_n0000_cy_1__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lut_0_ "clock_controller/Mcompar_n0000_lut<0>")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lut_0__))
                (portRef S (instanceRef clock_controller_Mcompar_n0000_cy_0__))
              )
            )
            (net (rename clock_controller_Mcompar_n0000_lutdi "clock_controller/Mcompar_n0000_lutdi")
              (joined
                (portRef O (instanceRef clock_controller_Mcompar_n0000_lutdi_renamed_10))
                (portRef DI (instanceRef clock_controller_Mcompar_n0000_cy_0__))
              )
            )
            (net (rename clock_controller_Result_31_1 "clock_controller/Result<31>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_31))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_31__))
              )
            )
            (net (rename clock_controller_Result_30_1 "clock_controller/Result<30>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_30))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_30__))
              )
            )
            (net (rename clock_controller_Result_29_1 "clock_controller/Result<29>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_29))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_29__))
              )
            )
            (net (rename clock_controller_Result_28_1 "clock_controller/Result<28>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_28))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_28__))
              )
            )
            (net (rename clock_controller_Result_27_1 "clock_controller/Result<27>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_27))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_27__))
              )
            )
            (net (rename clock_controller_Result_26_1 "clock_controller/Result<26>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_26))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_26__))
              )
            )
            (net (rename clock_controller_Result_25_1 "clock_controller/Result<25>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_25))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_25__))
              )
            )
            (net (rename clock_controller_Result_24_1 "clock_controller/Result<24>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_24))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_24__))
              )
            )
            (net (rename clock_controller_Result_23_1 "clock_controller/Result<23>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_23))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_23__))
              )
            )
            (net (rename clock_controller_Result_22_1 "clock_controller/Result<22>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_22))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_22__))
              )
            )
            (net (rename clock_controller_Result_21_1 "clock_controller/Result<21>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_21))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_21__))
              )
            )
            (net (rename clock_controller_Result_20_1 "clock_controller/Result<20>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_20))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_20__))
              )
            )
            (net (rename clock_controller_Result_19_1 "clock_controller/Result<19>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_19))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_19__))
              )
            )
            (net (rename clock_controller_Result_18_1 "clock_controller/Result<18>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_18))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_18__))
              )
            )
            (net (rename clock_controller_Result_17_1 "clock_controller/Result<17>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_17))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_17__))
              )
            )
            (net (rename clock_controller_Result_16_1 "clock_controller/Result<16>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_16))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_16__))
              )
            )
            (net (rename clock_controller_Result_15_1 "clock_controller/Result<15>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_15))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_15__))
              )
            )
            (net (rename clock_controller_Result_14_1 "clock_controller/Result<14>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_14))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_14__))
              )
            )
            (net (rename clock_controller_Result_13_1 "clock_controller/Result<13>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_13))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_13__))
              )
            )
            (net (rename clock_controller_Result_12_1 "clock_controller/Result<12>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_12))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_12__))
              )
            )
            (net (rename clock_controller_Result_11_1 "clock_controller/Result<11>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_11))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_11__))
              )
            )
            (net (rename clock_controller_Result_10_1 "clock_controller/Result<10>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_10))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_10__))
              )
            )
            (net (rename clock_controller_Result_9_1 "clock_controller/Result<9>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_9))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_9__))
              )
            )
            (net (rename clock_controller_Result_8_1 "clock_controller/Result<8>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_8))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_8__))
              )
            )
            (net (rename clock_controller_Result_7_1 "clock_controller/Result<7>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_7))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_7__))
              )
            )
            (net (rename clock_controller_Result_6_1 "clock_controller/Result<6>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_6))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_6__))
              )
            )
            (net (rename clock_controller_Result_5_1 "clock_controller/Result<5>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_5))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_5__))
              )
            )
            (net (rename clock_controller_Result_4_1 "clock_controller/Result<4>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_4))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_4__))
              )
            )
            (net (rename clock_controller_Result_3_1 "clock_controller/Result<3>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_3))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_3__))
              )
            )
            (net (rename clock_controller_Result_2_1 "clock_controller/Result<2>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_2))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_2__))
              )
            )
            (net (rename clock_controller_Result_1_1 "clock_controller/Result<1>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_1))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_1__))
              )
            )
            (net (rename clock_controller_Result_0_1 "clock_controller/Result<0>1")
              (joined
                (portRef D (instanceRef clock_controller_cnt_mov_0))
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_0__))
              )
            )
            (net (rename clock_controller_Result_31_ "clock_controller/Result<31>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_31))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_31__))
              )
            )
            (net (rename clock_controller_Result_30_ "clock_controller/Result<30>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_30))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_30__))
              )
            )
            (net (rename clock_controller_Result_29_ "clock_controller/Result<29>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_29))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_29__))
              )
            )
            (net (rename clock_controller_Result_28_ "clock_controller/Result<28>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_28))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_28__))
              )
            )
            (net (rename clock_controller_Result_27_ "clock_controller/Result<27>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_27))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_27__))
              )
            )
            (net (rename clock_controller_Result_26_ "clock_controller/Result<26>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_26))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_26__))
              )
            )
            (net (rename clock_controller_Result_25_ "clock_controller/Result<25>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_25))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_25__))
              )
            )
            (net (rename clock_controller_Result_24_ "clock_controller/Result<24>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_24))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_24__))
              )
            )
            (net (rename clock_controller_Result_23_ "clock_controller/Result<23>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_23))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_23__))
              )
            )
            (net (rename clock_controller_Result_22_ "clock_controller/Result<22>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_22))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_22__))
              )
            )
            (net (rename clock_controller_Result_21_ "clock_controller/Result<21>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_21))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_21__))
              )
            )
            (net (rename clock_controller_Result_20_ "clock_controller/Result<20>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_20))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_20__))
              )
            )
            (net (rename clock_controller_Result_19_ "clock_controller/Result<19>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_19))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_19__))
              )
            )
            (net (rename clock_controller_Result_18_ "clock_controller/Result<18>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_18))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_18__))
              )
            )
            (net (rename clock_controller_Result_17_ "clock_controller/Result<17>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_17))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_17__))
              )
            )
            (net (rename clock_controller_Result_16_ "clock_controller/Result<16>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_16))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_16__))
              )
            )
            (net (rename clock_controller_Result_15_ "clock_controller/Result<15>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_15))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_15__))
              )
            )
            (net (rename clock_controller_Result_14_ "clock_controller/Result<14>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_14))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_14__))
              )
            )
            (net (rename clock_controller_Result_13_ "clock_controller/Result<13>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_13))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_13__))
              )
            )
            (net (rename clock_controller_Result_12_ "clock_controller/Result<12>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_12))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_12__))
              )
            )
            (net (rename clock_controller_Result_11_ "clock_controller/Result<11>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_11))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_11__))
              )
            )
            (net (rename clock_controller_Result_10_ "clock_controller/Result<10>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_10))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_10__))
              )
            )
            (net (rename clock_controller_Result_9_ "clock_controller/Result<9>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_9))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_9__))
              )
            )
            (net (rename clock_controller_Result_8_ "clock_controller/Result<8>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_8))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_8__))
              )
            )
            (net (rename clock_controller_Result_7_ "clock_controller/Result<7>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_7))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_7__))
              )
            )
            (net (rename clock_controller_Result_6_ "clock_controller/Result<6>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_6))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_6__))
              )
            )
            (net (rename clock_controller_Result_5_ "clock_controller/Result<5>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_5))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_5__))
              )
            )
            (net (rename clock_controller_Result_4_ "clock_controller/Result<4>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_4))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_4__))
              )
            )
            (net (rename clock_controller_Result_3_ "clock_controller/Result<3>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_3))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_3__))
              )
            )
            (net (rename clock_controller_Result_2_ "clock_controller/Result<2>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_2))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_2__))
              )
            )
            (net (rename clock_controller_Result_1_ "clock_controller/Result<1>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_1))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_1__))
              )
            )
            (net (rename clock_controller_Result_0_ "clock_controller/Result<0>")
              (joined
                (portRef D (instanceRef clock_controller_cnt_25mhz_0))
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_0__))
              )
            )
            (net (rename clock_controller_clk_mov_INV_3_o "clock_controller/clk_mov_INV_3_o")
              (joined
                (portRef D (instanceRef clock_controller_clk_mov_renamed_12))
                (portRef O (instanceRef clock_controller_clk_mov_INV_3_o1_INV_0))
              )
            )
            (net (rename clock_controller_clk_25mhz_INV_1_o "clock_controller/clk_25mhz_INV_1_o")
              (joined
                (portRef D (instanceRef clock_controller_clk_25mhz_renamed_11))
                (portRef O (instanceRef clock_controller_clk_25mhz_INV_1_o1_INV_0))
              )
            )
            (net (rename clock_controller_cnt_25mhz_0_ "clock_controller/cnt_25mhz<0>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_0))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lut_0__))
                (portRef I (instanceRef clock_controller_Mcount_cnt_25mhz_lut_0__INV_0))
              )
            )
            (net (rename clock_controller_cnt_25mhz_1_ "clock_controller/cnt_25mhz<1>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_1))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lutdi_renamed_10))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_1__rt_renamed_119))
              )
            )
            (net (rename clock_controller_cnt_25mhz_2_ "clock_controller/cnt_25mhz<2>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_2))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lutdi_renamed_10))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_2__rt_renamed_118))
              )
            )
            (net (rename clock_controller_cnt_25mhz_3_ "clock_controller/cnt_25mhz<3>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_3))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lutdi_renamed_10))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_3__rt_renamed_117))
              )
            )
            (net (rename clock_controller_cnt_25mhz_4_ "clock_controller/cnt_25mhz<4>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_4))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lutdi_renamed_10))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_4__rt_renamed_116))
              )
            )
            (net (rename clock_controller_cnt_25mhz_5_ "clock_controller/cnt_25mhz<5>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_5))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lutdi1_renamed_9))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_5__rt_renamed_115))
              )
            )
            (net (rename clock_controller_cnt_25mhz_6_ "clock_controller/cnt_25mhz<6>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_6))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lutdi1_renamed_9))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_6__rt_renamed_114))
              )
            )
            (net (rename clock_controller_cnt_25mhz_7_ "clock_controller/cnt_25mhz<7>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_7))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lutdi1_renamed_9))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_7__rt_renamed_113))
              )
            )
            (net (rename clock_controller_cnt_25mhz_8_ "clock_controller/cnt_25mhz<8>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_8))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lutdi1_renamed_9))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_8__rt_renamed_112))
              )
            )
            (net (rename clock_controller_cnt_25mhz_9_ "clock_controller/cnt_25mhz<9>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_9))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lutdi1_renamed_9))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_9__rt_renamed_111))
              )
            )
            (net (rename clock_controller_cnt_25mhz_10_ "clock_controller/cnt_25mhz<10>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_10))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lutdi2_renamed_8))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_10__rt_renamed_110))
              )
            )
            (net (rename clock_controller_cnt_25mhz_11_ "clock_controller/cnt_25mhz<11>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_11))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lutdi2_renamed_8))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_11__rt_renamed_109))
              )
            )
            (net (rename clock_controller_cnt_25mhz_12_ "clock_controller/cnt_25mhz<12>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_12))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lutdi2_renamed_8))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_12__rt_renamed_108))
              )
            )
            (net (rename clock_controller_cnt_25mhz_13_ "clock_controller/cnt_25mhz<13>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_13))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lutdi2_renamed_8))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_13__rt_renamed_107))
              )
            )
            (net (rename clock_controller_cnt_25mhz_14_ "clock_controller/cnt_25mhz<14>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_14))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lutdi2_renamed_8))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_14__rt_renamed_106))
              )
            )
            (net (rename clock_controller_cnt_25mhz_15_ "clock_controller/cnt_25mhz<15>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_15))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lutdi3_renamed_7))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_15__rt_renamed_105))
              )
            )
            (net (rename clock_controller_cnt_25mhz_16_ "clock_controller/cnt_25mhz<16>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_16))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lutdi3_renamed_7))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_16__rt_renamed_104))
              )
            )
            (net (rename clock_controller_cnt_25mhz_17_ "clock_controller/cnt_25mhz<17>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_17))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lutdi3_renamed_7))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_17__rt_renamed_103))
              )
            )
            (net (rename clock_controller_cnt_25mhz_18_ "clock_controller/cnt_25mhz<18>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_18))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lutdi3_renamed_7))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_18__rt_renamed_102))
              )
            )
            (net (rename clock_controller_cnt_25mhz_19_ "clock_controller/cnt_25mhz<19>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_19))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lutdi3_renamed_7))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_19__rt_renamed_101))
              )
            )
            (net (rename clock_controller_cnt_25mhz_20_ "clock_controller/cnt_25mhz<20>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_20))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lutdi4_renamed_6))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_20__rt_renamed_100))
              )
            )
            (net (rename clock_controller_cnt_25mhz_21_ "clock_controller/cnt_25mhz<21>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_21))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lutdi4_renamed_6))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_21__rt_renamed_99))
              )
            )
            (net (rename clock_controller_cnt_25mhz_22_ "clock_controller/cnt_25mhz<22>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_22))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lutdi4_renamed_6))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_22__rt_renamed_98))
              )
            )
            (net (rename clock_controller_cnt_25mhz_23_ "clock_controller/cnt_25mhz<23>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_23))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lutdi4_renamed_6))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_23__rt_renamed_97))
              )
            )
            (net (rename clock_controller_cnt_25mhz_24_ "clock_controller/cnt_25mhz<24>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_24))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lutdi4_renamed_6))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_24__rt_renamed_96))
              )
            )
            (net (rename clock_controller_cnt_25mhz_25_ "clock_controller/cnt_25mhz<25>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_25))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lutdi5_renamed_5))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lut_5__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_25__rt_renamed_95))
              )
            )
            (net (rename clock_controller_cnt_25mhz_26_ "clock_controller/cnt_25mhz<26>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_26))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lutdi5_renamed_5))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lut_5__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_26__rt_renamed_94))
              )
            )
            (net (rename clock_controller_cnt_25mhz_27_ "clock_controller/cnt_25mhz<27>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_27))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lutdi5_renamed_5))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0000_lut_5__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_27__rt_renamed_93))
              )
            )
            (net (rename clock_controller_cnt_25mhz_28_ "clock_controller/cnt_25mhz<28>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_28))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_lutdi5_renamed_5))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0000_lut_5__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_28__rt_renamed_92))
              )
            )
            (net (rename clock_controller_cnt_25mhz_29_ "clock_controller/cnt_25mhz<29>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_29))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_lutdi5_renamed_5))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0000_lut_5__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_29__rt_renamed_91))
              )
            )
            (net (rename clock_controller_cnt_25mhz_30_ "clock_controller/cnt_25mhz<30>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_30))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_cy_30__rt_renamed_90))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0000_cy_6__))
              )
            )
            (net (rename clock_controller_cnt_25mhz_31_ "clock_controller/cnt_25mhz<31>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_25mhz_31))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_25mhz_xor_31__rt_renamed_271))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0000_cy_6__))
              )
            )
            (net (rename clock_controller_cnt_mov_0_ "clock_controller/cnt_mov<0>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_0))
                (portRef I (instanceRef clock_controller_Mcount_cnt_mov_lut_0__INV_0))
              )
            )
            (net (rename clock_controller_cnt_mov_1_ "clock_controller/cnt_mov<1>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_1))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_1__rt_renamed_89))
              )
            )
            (net (rename clock_controller_cnt_mov_2_ "clock_controller/cnt_mov<2>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_2))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_2__rt_renamed_88))
              )
            )
            (net (rename clock_controller_cnt_mov_3_ "clock_controller/cnt_mov<3>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_3))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lutdi_renamed_4))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_3__rt_renamed_87))
              )
            )
            (net (rename clock_controller_cnt_mov_4_ "clock_controller/cnt_mov<4>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_4))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lutdi_renamed_4))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_4__rt_renamed_86))
              )
            )
            (net (rename clock_controller_cnt_mov_5_ "clock_controller/cnt_mov<5>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_5))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lutdi_renamed_4))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_5__rt_renamed_85))
              )
            )
            (net (rename clock_controller_cnt_mov_6_ "clock_controller/cnt_mov<6>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_6))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lutdi_renamed_4))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lut_0__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_6__rt_renamed_84))
              )
            )
            (net (rename clock_controller_cnt_mov_7_ "clock_controller/cnt_mov<7>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_7))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_7__rt_renamed_83))
              )
            )
            (net (rename clock_controller_cnt_mov_8_ "clock_controller/cnt_mov<8>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_8))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lutdi1_renamed_3))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_8__rt_renamed_82))
              )
            )
            (net (rename clock_controller_cnt_mov_9_ "clock_controller/cnt_mov<9>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_9))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lutdi1_renamed_3))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_9__rt_renamed_81))
              )
            )
            (net (rename clock_controller_cnt_mov_10_ "clock_controller/cnt_mov<10>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_10))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lutdi1_renamed_3))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_10__rt_renamed_80))
              )
            )
            (net (rename clock_controller_cnt_mov_11_ "clock_controller/cnt_mov<11>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_11))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lutdi1_renamed_3))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_lut_1__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_11__rt_renamed_79))
              )
            )
            (net (rename clock_controller_cnt_mov_12_ "clock_controller/cnt_mov<12>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_12))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lutdi2_renamed_2))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_12__rt_renamed_78))
              )
            )
            (net (rename clock_controller_cnt_mov_13_ "clock_controller/cnt_mov<13>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_13))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lutdi2_renamed_2))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_13__rt_renamed_77))
              )
            )
            (net (rename clock_controller_cnt_mov_14_ "clock_controller/cnt_mov<14>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_14))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lutdi2_renamed_2))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_14__rt_renamed_76))
              )
            )
            (net (rename clock_controller_cnt_mov_15_ "clock_controller/cnt_mov<15>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_15))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lutdi2_renamed_2))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_15__rt_renamed_75))
              )
            )
            (net (rename clock_controller_cnt_mov_16_ "clock_controller/cnt_mov<16>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_16))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_lutdi2_renamed_2))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_lut_2__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_16__rt_renamed_74))
              )
            )
            (net (rename clock_controller_cnt_mov_17_ "clock_controller/cnt_mov<17>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_17))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lutdi3_renamed_1))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_17__rt_renamed_73))
              )
            )
            (net (rename clock_controller_cnt_mov_18_ "clock_controller/cnt_mov<18>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_18))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lutdi3_renamed_1))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_18__rt_renamed_72))
              )
            )
            (net (rename clock_controller_cnt_mov_19_ "clock_controller/cnt_mov<19>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_19))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lutdi3_renamed_1))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_19__rt_renamed_71))
              )
            )
            (net (rename clock_controller_cnt_mov_20_ "clock_controller/cnt_mov<20>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_20))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_lutdi3_renamed_1))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_20__rt_renamed_70))
              )
            )
            (net (rename clock_controller_cnt_mov_21_ "clock_controller/cnt_mov<21>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_21))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lutdi3_renamed_1))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_lut_3__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_21__rt_renamed_69))
              )
            )
            (net (rename clock_controller_cnt_mov_22_ "clock_controller/cnt_mov<22>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_22))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_lutdi4_renamed_0))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_22__rt_renamed_68))
              )
            )
            (net (rename clock_controller_cnt_mov_23_ "clock_controller/cnt_mov<23>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_23))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lutdi4_renamed_0))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_23__rt_renamed_67))
              )
            )
            (net (rename clock_controller_cnt_mov_24_ "clock_controller/cnt_mov<24>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_24))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lutdi4_renamed_0))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_24__rt_renamed_66))
              )
            )
            (net (rename clock_controller_cnt_mov_25_ "clock_controller/cnt_mov<25>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_25))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_lutdi4_renamed_0))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_25__rt_renamed_65))
              )
            )
            (net (rename clock_controller_cnt_mov_26_ "clock_controller/cnt_mov<26>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_26))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_lutdi4_renamed_0))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_lut_4__))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_26__rt_renamed_64))
              )
            )
            (net (rename clock_controller_cnt_mov_27_ "clock_controller/cnt_mov<27>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_27))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_27__rt_renamed_63))
                (portRef I1 (instanceRef clock_controller_Mcompar_n0018_cy_5__))
              )
            )
            (net (rename clock_controller_cnt_mov_28_ "clock_controller/cnt_mov<28>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_28))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_28__rt_renamed_62))
                (portRef I2 (instanceRef clock_controller_Mcompar_n0018_cy_5__))
              )
            )
            (net (rename clock_controller_cnt_mov_29_ "clock_controller/cnt_mov<29>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_29))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_29__rt_renamed_61))
                (portRef I3 (instanceRef clock_controller_Mcompar_n0018_cy_5__))
              )
            )
            (net (rename clock_controller_cnt_mov_30_ "clock_controller/cnt_mov<30>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_30))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_cy_30__rt_renamed_60))
                (portRef I4 (instanceRef clock_controller_Mcompar_n0018_cy_5__))
              )
            )
            (net (rename clock_controller_cnt_mov_31_ "clock_controller/cnt_mov<31>")
              (joined
                (portRef Q (instanceRef clock_controller_cnt_mov_31))
                (portRef I0 (instanceRef clock_controller_Mcount_cnt_mov_xor_31__rt_renamed_270))
                (portRef I0 (instanceRef clock_controller_Mcompar_n0018_cy_5__))
              )
            )
            (net (rename vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv11 "vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv11")
              (joined
                (portRef O (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv111))
                (portRef I3 (instanceRef vga_controller__n03741))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_0__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_1__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_2__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_5__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_6__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_7__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_8__))
                (portRef I2 (instanceRef vga_controller_Mcount_v_count_lut_9__))
                (portRef I4 (instanceRef vga_controller__n0216_inv1_rstpot_renamed_321))
                (portRef I3 (instanceRef vga_controller_on_screen_game_end_AND_5_o_inv1))
              )
            )
            (net (rename vga_controller_v_count_9__GND_3_o_LessThan_87_o11 "vga_controller/v_count[9]_GND_3_o_LessThan_87_o11")
              (joined
                (portRef O (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_renamed_54))
                (portRef I0 (instanceRef vga_controller_o_green_0_glue_set_G))
                (portRef I0 (instanceRef vga_controller_o_red_0_glue_set_G))
                (portRef I3 (instanceRef vga_controller_o_green_2_glue_set_F))
                (portRef I0 (instanceRef vga_controller_o_green_2_glue_set_G))
                (portRef I4 (instanceRef vga_controller__n01971_F))
                (portRef I0 (instanceRef vga_controller__n01971_G))
                (portRef I5 (instanceRef vga_controller_on_screen_game_end_AND_5_o_inv1))
                (portRef I5 (instanceRef vga_controller__n0216_inv1_rstpot_renamed_321))
              )
            )
            (net (rename vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv11 "vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv_inv11")
              (joined
                (portRef I1 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv12))
                (portRef O (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv111))
                (portRef I5 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv1))
              )
            )
            (net (rename vga_controller__n02031 "vga_controller/_n02031")
              (joined
                (portRef O (instanceRef vga_controller__n020318))
                (portRef S (instanceRef vga_controller_o_green_2_glue_set_renamed_360))
                (portRef S (instanceRef vga_controller__n01971))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_10_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<10>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_10__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_10__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_9_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_9__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_10__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<9>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_9__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_8_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_9__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_8__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_7_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_8__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_7__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_6_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_7__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_5_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_4_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_3_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_2_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_1_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_0_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0_ "vga_controller/Mcompar_real_score[31]_perfect_score[31]_not_equal_24_o_lut<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0__))
                (portRef S (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_0__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_9_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_9__))
                (portRef I3 (instanceRef vga_controller_o_green_0_glue_set_F))
                (portRef I4 (instanceRef vga_controller_o_green_0_glue_set_G))
                (portRef I1 (instanceRef vga_controller_o_red_0_glue_set_F))
                (portRef I2 (instanceRef vga_controller_o_red_0_glue_set_G))
                (portRef I4 (instanceRef vga_controller_center_GND_3_o_AND_11_o4))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_9_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<9>")
              (joined
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_9__))
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_9__INV_0))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_8_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_9__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_8_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_8__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_8__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_7_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_8__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_7_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_7__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_7__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_6_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_7__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_6_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_6__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_5_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_5_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_5__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_4_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_4_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_4__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi4 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi4")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi4_renamed_13))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_3_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_3_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_3__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi3 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi3")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi3_renamed_14))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_2_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_2_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_2__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi2 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi2")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi2_renamed_15))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_1_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_1_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_1__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi1 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi1")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi1_renamed_16))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_0_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_0_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lut<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_0__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_0__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi_renamed_17))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_cy_0__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_9_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_9__))
                (portRef I2 (instanceRef vga_controller_o_green_0_glue_set_F))
                (portRef I3 (instanceRef vga_controller_o_green_0_glue_set_G))
                (portRef I2 (instanceRef vga_controller_o_red_0_glue_set_F))
                (portRef I3 (instanceRef vga_controller_o_red_0_glue_set_G))
                (portRef I5 (instanceRef vga_controller_center_GND_3_o_AND_11_o4))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_9_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<9>")
              (joined
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_9__))
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_9__INV_0))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_8_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_9__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_8_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_8__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_8__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi8 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi8")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi8_renamed_18))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_8__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_7_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_8__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_7_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_7__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_7__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi7 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi7")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi7_renamed_19))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_7__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_6_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_7__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_6_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_6__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi6 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi6")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi6_renamed_20))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_5_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_5_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_5__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi5 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi5")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi5_renamed_21))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_4_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_4_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_4__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi4 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi4")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi4_renamed_22))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_3_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_3_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_3__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi3 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi3")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi3_renamed_23))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_2_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_2_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_2__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi2 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi2")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi2_renamed_24))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_1_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_1_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_1__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi1 "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi1")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi1_renamed_25))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_0_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_0_ "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lut<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_0__))
                (portRef S (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_0__))
              )
            )
            (net (rename vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi "vga_controller/Mcompar_c5[31]_GND_3_o_LessThan_69_o_lutdi")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi_renamed_26))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_0__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_30_ "vga_controller/Mcount_c5_cy<30>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_30__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_31__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_29_ "vga_controller/Mcount_c5_cy<29>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_29__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_30__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_30__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_28_ "vga_controller/Mcount_c5_cy<28>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_28__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_29__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_29__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_27_ "vga_controller/Mcount_c5_cy<27>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_27__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_28__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_28__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_26_ "vga_controller/Mcount_c5_cy<26>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_26__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_27__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_27__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_25_ "vga_controller/Mcount_c5_cy<25>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_25__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_26__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_26__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_24_ "vga_controller/Mcount_c5_cy<24>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_24__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_25__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_25__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_23_ "vga_controller/Mcount_c5_cy<23>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_23__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_24__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_24__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_22_ "vga_controller/Mcount_c5_cy<22>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_22__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_23__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_23__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_21_ "vga_controller/Mcount_c5_cy<21>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_21__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_22__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_22__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_20_ "vga_controller/Mcount_c5_cy<20>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_20__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_21__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_21__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_19_ "vga_controller/Mcount_c5_cy<19>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_19__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_20__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_20__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_18_ "vga_controller/Mcount_c5_cy<18>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_18__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_19__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_19__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_17_ "vga_controller/Mcount_c5_cy<17>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_17__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_18__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_18__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_16_ "vga_controller/Mcount_c5_cy<16>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_16__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_17__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_17__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_15_ "vga_controller/Mcount_c5_cy<15>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_15__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_16__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_16__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_14_ "vga_controller/Mcount_c5_cy<14>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_14__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_15__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_15__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_13_ "vga_controller/Mcount_c5_cy<13>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_13__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_14__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_14__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_12_ "vga_controller/Mcount_c5_cy<12>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_12__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_13__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_13__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_11_ "vga_controller/Mcount_c5_cy<11>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_11__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_12__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_12__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_10_ "vga_controller/Mcount_c5_cy<10>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_10__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_11__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_11__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_9_ "vga_controller/Mcount_c5_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_9__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_10__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_10__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_8_ "vga_controller/Mcount_c5_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_9__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_7_ "vga_controller/Mcount_c5_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_6_ "vga_controller/Mcount_c5_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_5_ "vga_controller/Mcount_c5_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_4_ "vga_controller/Mcount_c5_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_3_ "vga_controller/Mcount_c5_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_2_ "vga_controller/Mcount_c5_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_1_ "vga_controller/Mcount_c5_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_0_ "vga_controller/Mcount_c5_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_c5_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_c5_lut_0_ "vga_controller/Mcount_c5_lut<0>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_0__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_0__))
                (portRef O (instanceRef vga_controller_Mcount_c5_lut_0__INV_0))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_30_ "vga_controller/Mcount_real_score_cy<30>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_30__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_31__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_29_ "vga_controller/Mcount_real_score_cy<29>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_29__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_30__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_30__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_28_ "vga_controller/Mcount_real_score_cy<28>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_28__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_29__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_29__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_27_ "vga_controller/Mcount_real_score_cy<27>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_27__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_28__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_28__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_26_ "vga_controller/Mcount_real_score_cy<26>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_26__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_27__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_27__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_25_ "vga_controller/Mcount_real_score_cy<25>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_25__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_26__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_26__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_24_ "vga_controller/Mcount_real_score_cy<24>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_24__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_25__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_25__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_23_ "vga_controller/Mcount_real_score_cy<23>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_23__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_24__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_24__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_22_ "vga_controller/Mcount_real_score_cy<22>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_22__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_23__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_23__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_21_ "vga_controller/Mcount_real_score_cy<21>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_21__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_22__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_22__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_20_ "vga_controller/Mcount_real_score_cy<20>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_20__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_21__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_21__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_19_ "vga_controller/Mcount_real_score_cy<19>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_19__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_20__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_20__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_18_ "vga_controller/Mcount_real_score_cy<18>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_18__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_19__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_19__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_17_ "vga_controller/Mcount_real_score_cy<17>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_17__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_18__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_18__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_16_ "vga_controller/Mcount_real_score_cy<16>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_16__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_17__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_17__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_15_ "vga_controller/Mcount_real_score_cy<15>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_15__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_16__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_16__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_14_ "vga_controller/Mcount_real_score_cy<14>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_14__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_15__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_15__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_13_ "vga_controller/Mcount_real_score_cy<13>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_13__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_14__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_14__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_12_ "vga_controller/Mcount_real_score_cy<12>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_12__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_13__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_13__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_11_ "vga_controller/Mcount_real_score_cy<11>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_11__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_12__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_12__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_10_ "vga_controller/Mcount_real_score_cy<10>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_10__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_11__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_11__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_9_ "vga_controller/Mcount_real_score_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_9__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_10__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_10__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_8_ "vga_controller/Mcount_real_score_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_9__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_7_ "vga_controller/Mcount_real_score_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_6_ "vga_controller/Mcount_real_score_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_5_ "vga_controller/Mcount_real_score_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_4_ "vga_controller/Mcount_real_score_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_3_ "vga_controller/Mcount_real_score_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_2_ "vga_controller/Mcount_real_score_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_1_ "vga_controller/Mcount_real_score_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_0_ "vga_controller/Mcount_real_score_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_real_score_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_lut_0_ "vga_controller/Mcount_real_score_lut<0>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_0__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_0__))
                (portRef O (instanceRef vga_controller_Mcount_real_score_lut_0__INV_0))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_30_ "vga_controller/Mcount_perfect_score_cy<30>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_30__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_31__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_29_ "vga_controller/Mcount_perfect_score_cy<29>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_29__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_30__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_30__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_28_ "vga_controller/Mcount_perfect_score_cy<28>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_28__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_29__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_29__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_27_ "vga_controller/Mcount_perfect_score_cy<27>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_27__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_28__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_28__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_26_ "vga_controller/Mcount_perfect_score_cy<26>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_26__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_27__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_27__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_25_ "vga_controller/Mcount_perfect_score_cy<25>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_25__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_26__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_26__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_24_ "vga_controller/Mcount_perfect_score_cy<24>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_24__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_25__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_25__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_23_ "vga_controller/Mcount_perfect_score_cy<23>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_23__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_24__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_24__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_22_ "vga_controller/Mcount_perfect_score_cy<22>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_22__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_23__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_23__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_21_ "vga_controller/Mcount_perfect_score_cy<21>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_21__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_22__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_22__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_20_ "vga_controller/Mcount_perfect_score_cy<20>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_20__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_21__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_21__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_19_ "vga_controller/Mcount_perfect_score_cy<19>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_19__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_20__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_20__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_18_ "vga_controller/Mcount_perfect_score_cy<18>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_18__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_19__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_19__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_17_ "vga_controller/Mcount_perfect_score_cy<17>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_17__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_18__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_18__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_16_ "vga_controller/Mcount_perfect_score_cy<16>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_16__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_17__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_17__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_15_ "vga_controller/Mcount_perfect_score_cy<15>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_15__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_16__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_16__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_14_ "vga_controller/Mcount_perfect_score_cy<14>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_14__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_15__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_15__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_13_ "vga_controller/Mcount_perfect_score_cy<13>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_13__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_14__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_14__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_12_ "vga_controller/Mcount_perfect_score_cy<12>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_12__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_13__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_13__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_11_ "vga_controller/Mcount_perfect_score_cy<11>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_11__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_12__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_12__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_10_ "vga_controller/Mcount_perfect_score_cy<10>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_10__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_11__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_11__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_9_ "vga_controller/Mcount_perfect_score_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_9__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_10__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_10__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_8_ "vga_controller/Mcount_perfect_score_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_9__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_7_ "vga_controller/Mcount_perfect_score_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_6_ "vga_controller/Mcount_perfect_score_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_5_ "vga_controller/Mcount_perfect_score_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_4_ "vga_controller/Mcount_perfect_score_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_3_ "vga_controller/Mcount_perfect_score_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_2_ "vga_controller/Mcount_perfect_score_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_1_ "vga_controller/Mcount_perfect_score_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_0_ "vga_controller/Mcount_perfect_score_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_perfect_score_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_lut_0_ "vga_controller/Mcount_perfect_score_lut<0>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_0__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_0__))
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_lut_0__INV_0))
              )
            )
            (net (rename vga_controller_Mcount_mem_idx_cy_2_ "vga_controller/Mcount_mem_idx_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_mem_idx_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_mem_idx_cy_1_ "vga_controller/Mcount_mem_idx_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_mem_idx_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_mem_idx_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_mem_idx_cy_0_ "vga_controller/Mcount_mem_idx_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_mem_idx_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_mem_idx_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_mem_idx_lut_0_ "vga_controller/Mcount_mem_idx_lut<0>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_mem_idx_cy_0__))
                (portRef LI (instanceRef vga_controller_Mcount_mem_idx_xor_0__))
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_lut_0__INV_0))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_cy_6_ "vga_controller/Mcompar_push_range_c5_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_cy_6__))
                (portRef I0 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o2_renamed_39))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lut_6_ "vga_controller/Mcompar_push_range_c5_lut<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lut_6__))
                (portRef S (instanceRef vga_controller_Mcompar_push_range_c5_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_cy_5_ "vga_controller/Mcompar_push_range_c5_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcompar_push_range_c5_cy_6__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lut_5_ "vga_controller/Mcompar_push_range_c5_lut<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lut_5__))
                (portRef S (instanceRef vga_controller_Mcompar_push_range_c5_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_cy_4_ "vga_controller/Mcompar_push_range_c5_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcompar_push_range_c5_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lut_4_ "vga_controller/Mcompar_push_range_c5_lut<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lut_4__))
                (portRef S (instanceRef vga_controller_Mcompar_push_range_c5_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_cy_3_ "vga_controller/Mcompar_push_range_c5_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcompar_push_range_c5_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lut_3_ "vga_controller/Mcompar_push_range_c5_lut<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lut_3__))
                (portRef S (instanceRef vga_controller_Mcompar_push_range_c5_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_cy_2_ "vga_controller/Mcompar_push_range_c5_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcompar_push_range_c5_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lut_2_ "vga_controller/Mcompar_push_range_c5_lut<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lut_2__))
                (portRef S (instanceRef vga_controller_Mcompar_push_range_c5_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_cy_1_ "vga_controller/Mcompar_push_range_c5_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcompar_push_range_c5_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lut_1_ "vga_controller/Mcompar_push_range_c5_lut<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lut_1__))
                (portRef S (instanceRef vga_controller_Mcompar_push_range_c5_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lutdi1 "vga_controller/Mcompar_push_range_c5_lutdi1")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lutdi1_renamed_27))
                (portRef DI (instanceRef vga_controller_Mcompar_push_range_c5_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_cy_0_ "vga_controller/Mcompar_push_range_c5_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_push_range_c5_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lut_0_ "vga_controller/Mcompar_push_range_c5_lut<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lut_0__))
                (portRef S (instanceRef vga_controller_Mcompar_push_range_c5_cy_0__))
              )
            )
            (net (rename vga_controller_Mcompar_push_range_c5_lutdi "vga_controller/Mcompar_push_range_c5_lutdi")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_push_range_c5_lutdi_renamed_28))
                (portRef DI (instanceRef vga_controller_Mcompar_push_range_c5_cy_0__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_5_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_5__))
                (portRef I2 (instanceRef vga_controller_c5_31_rstpot_renamed_322))
                (portRef I2 (instanceRef vga_controller_c5_30_rstpot_renamed_323))
                (portRef I2 (instanceRef vga_controller_c5_29_rstpot_renamed_324))
                (portRef I2 (instanceRef vga_controller_c5_28_rstpot_renamed_325))
                (portRef I2 (instanceRef vga_controller_c5_27_rstpot_renamed_326))
                (portRef I2 (instanceRef vga_controller_c5_25_rstpot_renamed_327))
                (portRef I2 (instanceRef vga_controller_c5_24_rstpot_renamed_328))
                (portRef I2 (instanceRef vga_controller_c5_26_rstpot_renamed_329))
                (portRef I2 (instanceRef vga_controller_c5_23_rstpot_renamed_330))
                (portRef I2 (instanceRef vga_controller_c5_22_rstpot_renamed_331))
                (portRef I2 (instanceRef vga_controller_c5_21_rstpot_renamed_332))
                (portRef I2 (instanceRef vga_controller_c5_20_rstpot_renamed_333))
                (portRef I2 (instanceRef vga_controller_c5_19_rstpot_renamed_334))
                (portRef I2 (instanceRef vga_controller_c5_18_rstpot_renamed_335))
                (portRef I2 (instanceRef vga_controller_c5_16_rstpot_renamed_336))
                (portRef I2 (instanceRef vga_controller_c5_15_rstpot_renamed_337))
                (portRef I2 (instanceRef vga_controller_c5_17_rstpot_renamed_338))
                (portRef I2 (instanceRef vga_controller_c5_14_rstpot_renamed_339))
                (portRef I2 (instanceRef vga_controller_c5_13_rstpot_renamed_340))
                (portRef I2 (instanceRef vga_controller_c5_12_rstpot_renamed_341))
                (portRef I2 (instanceRef vga_controller_c5_11_rstpot_renamed_342))
                (portRef I2 (instanceRef vga_controller_c5_10_rstpot_renamed_343))
                (portRef I2 (instanceRef vga_controller_c5_9_rstpot_renamed_344))
                (portRef I2 (instanceRef vga_controller_c5_7_rstpot_renamed_345))
                (portRef I2 (instanceRef vga_controller_c5_8_rstpot_renamed_346))
                (portRef I2 (instanceRef vga_controller_c5_5_rstpot_renamed_347))
                (portRef I2 (instanceRef vga_controller_c5_4_rstpot_renamed_348))
                (portRef I2 (instanceRef vga_controller_c5_3_rstpot_renamed_349))
                (portRef I2 (instanceRef vga_controller_c5_0_rstpot_renamed_350))
                (portRef I2 (instanceRef vga_controller_c5_6_rstpot_renamed_351))
                (portRef I2 (instanceRef vga_controller_c5_2_rstpot_renamed_352))
                (portRef I2 (instanceRef vga_controller_c5_1_rstpot_renamed_353))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_5_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_5__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi5 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi5")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi5_renamed_29))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_4_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_5__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_4_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_4__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi4 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi4")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi4_renamed_30))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_3_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_4__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_3_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_3__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi3 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi3")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi3_renamed_31))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_2_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_3__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_2_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_2__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi2 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi2")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi2_renamed_32))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_1_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_2__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_1_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_1__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi1 "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi1")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi1_renamed_33))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_0_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_1__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_0_ "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lut<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_0__))
                (portRef S (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_0__))
              )
            )
            (net (rename vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi "vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_29_o_lutdi")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi_renamed_34))
                (portRef DI (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_cy_0__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<30>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_31__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<29>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_30__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<28>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_29__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<27>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_28__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<26>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_27__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<25>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_26__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<24>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_25__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<23>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_24__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<22>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_23__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<21>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_22__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<20>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_21__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<19>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_20__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<18>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_19__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<17>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_18__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<16>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_17__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<15>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_16__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<14>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_15__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<13>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_14__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<12>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_13__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<11>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_12__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<10>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_11__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_10__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_9__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_8__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_7__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_6__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_5__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_4__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_3__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_2__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_0_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_0__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__))
                (portRef CI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_1__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_lut_0_ "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_lut<0>")
              (joined
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_0__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_0__))
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_lut_0__INV_0))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<30>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_31__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<29>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_30__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<28>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_29__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<27>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_28__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<26>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_27__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<25>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_26__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<24>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_25__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<23>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_24__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<22>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_23__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<21>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_22__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<20>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_21__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<19>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_20__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<18>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_19__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<17>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_18__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<16>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_17__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<15>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_16__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<14>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_15__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<13>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_14__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<12>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_13__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<11>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_12__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<10>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_11__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_10__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_9__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_8__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_7__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_5_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_5__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_6__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_lut_5__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_lut<5>")
              (joined
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_5__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_5__))
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_lut_5__INV_0))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_5__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_5__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_3_ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_3__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__))
                (portRef CI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_4__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_lut_3__ "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_lut<3>")
              (joined
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_3__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_3__))
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_lut_3__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_31__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<31>")
              (joined
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_31__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_31__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_30_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<30>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_30__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_31__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_30__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<30>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_30__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_30__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_30__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_29_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<29>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_29__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_30__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_30__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_29__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<29>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_29__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_29__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_29__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_28_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<28>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_28__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_29__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_29__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_28__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<28>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_28__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_28__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_28__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_27_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<27>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_27__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_28__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_28__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_27__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<27>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_27__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_27__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_27__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_26_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<26>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_26__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_27__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_27__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_26__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<26>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_26__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_26__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_26__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_25_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<25>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_25__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_26__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_26__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_25__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<25>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_25__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_25__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_25__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_24_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<24>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_24__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_25__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_25__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_24__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<24>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_24__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_24__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_24__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_23_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<23>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_23__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_24__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_24__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_23__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<23>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_23__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_23__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_23__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_22_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<22>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_22__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_23__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_23__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_22__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<22>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_22__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_22__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_22__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_21_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<21>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_21__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_22__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_22__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_21__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<21>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_21__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_21__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_21__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_20_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<20>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_20__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_21__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_21__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_20__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<20>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_20__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_20__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_20__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_19_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<19>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_19__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_20__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_20__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_19__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<19>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_19__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_19__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_19__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_18_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<18>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_18__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_19__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_19__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_18__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<18>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_18__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_18__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_18__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_17_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<17>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_17__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_18__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_18__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_17__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<17>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_17__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_17__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_17__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_16_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<16>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_16__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_17__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_17__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_16__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<16>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_16__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_16__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_16__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_15_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<15>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_15__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_16__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_16__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_15__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<15>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_15__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_15__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_15__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_14_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<14>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_14__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_15__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_15__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_14__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<14>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_14__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_14__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_14__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_13_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<13>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_13__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_14__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_14__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_13__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<13>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_13__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_13__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_13__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_12_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<12>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_12__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_13__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_13__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_12__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<12>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_12__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_12__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_12__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_11_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<11>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_11__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_12__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_12__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_11__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<11>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_11__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_11__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_11__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_10_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<10>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_10__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_11__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_11__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_10__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<10>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_10__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_10__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_10__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_9_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<9>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_9__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_10__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_10__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_9__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<9>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_9__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_9__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_9__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_8_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_8__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_9__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_9__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_8__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<8>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_8__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_8__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_8__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_7_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_7__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_8__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_8__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_7__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<7>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_7__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_7__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_7__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_6_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_6__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_7__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_7__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_6__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<6>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_6__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_6__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_6__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_6__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_6__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_4_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_4__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_5__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_4__ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut<4>")
              (joined
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_4__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_4__))
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_4__INV_0))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3_ "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_4__))
                (portRef CI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_9_ "vga_controller/Mcount_v_count_lut<9>")
              (joined
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_9__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_9__))
              )
            )
            (net (rename vga_controller_Mcount_v_count9 "vga_controller/Mcount_v_count9")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_9__))
                (portRef D (instanceRef vga_controller_v_count_9))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_8_ "vga_controller/Mcount_v_count_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_8_ "vga_controller/Mcount_v_count_lut<8>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_8__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_8__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_8__))
              )
            )
            (net (rename vga_controller_Mcount_v_count8 "vga_controller/Mcount_v_count8")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_8__))
                (portRef D (instanceRef vga_controller_v_count_8))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_7_ "vga_controller/Mcount_v_count_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_7_ "vga_controller/Mcount_v_count_lut<7>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_7__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_7__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_7__))
              )
            )
            (net (rename vga_controller_Mcount_v_count7 "vga_controller/Mcount_v_count7")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_7__))
                (portRef D (instanceRef vga_controller_v_count_7))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_6_ "vga_controller/Mcount_v_count_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_6_ "vga_controller/Mcount_v_count_lut<6>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_6__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_6__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_6__))
              )
            )
            (net (rename vga_controller_Mcount_v_count6 "vga_controller/Mcount_v_count6")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_6__))
                (portRef D (instanceRef vga_controller_v_count_6))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_5_ "vga_controller/Mcount_v_count_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_5_ "vga_controller/Mcount_v_count_lut<5>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_5__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_5__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_5__))
              )
            )
            (net (rename vga_controller_Mcount_v_count5 "vga_controller/Mcount_v_count5")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_5__))
                (portRef D (instanceRef vga_controller_v_count_5))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_4_ "vga_controller/Mcount_v_count_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_4_ "vga_controller/Mcount_v_count_lut<4>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_4__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_4__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_4__))
              )
            )
            (net (rename vga_controller_Mcount_v_count4 "vga_controller/Mcount_v_count4")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_4__))
                (portRef D (instanceRef vga_controller_v_count_4))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_3_ "vga_controller/Mcount_v_count_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_3_ "vga_controller/Mcount_v_count_lut<3>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_3__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_3__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_3__))
              )
            )
            (net (rename vga_controller_Mcount_v_count3 "vga_controller/Mcount_v_count3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_3__))
                (portRef D (instanceRef vga_controller_v_count_3))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_2_ "vga_controller/Mcount_v_count_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_2_ "vga_controller/Mcount_v_count_lut<2>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_2__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_2__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_2__))
              )
            )
            (net (rename vga_controller_Mcount_v_count2 "vga_controller/Mcount_v_count2")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_2__))
                (portRef D (instanceRef vga_controller_v_count_2))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_1_ "vga_controller/Mcount_v_count_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_1_ "vga_controller/Mcount_v_count_lut<1>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_1__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_1__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_1__))
              )
            )
            (net (rename vga_controller_Mcount_v_count1 "vga_controller/Mcount_v_count1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_1__))
                (portRef D (instanceRef vga_controller_v_count_1))
              )
            )
            (net (rename vga_controller_Mcount_v_count_cy_0_ "vga_controller/Mcount_v_count_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_v_count_lut_0_ "vga_controller/Mcount_v_count_lut<0>")
              (joined
                (portRef S (instanceRef vga_controller_Mcount_v_count_cy_0__))
                (portRef LI (instanceRef vga_controller_Mcount_v_count_xor_0__))
                (portRef O (instanceRef vga_controller_Mcount_v_count_lut_0__))
              )
            )
            (net (rename vga_controller_Mcount_v_count "vga_controller/Mcount_v_count")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_v_count_xor_0__))
                (portRef D (instanceRef vga_controller_v_count_0))
              )
            )
            (net (rename vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv "vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv_inv")
              (joined
                (portRef CI (instanceRef vga_controller_Mcount_v_count_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_v_count_xor_0__))
                (portRef O (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1))
              )
            )
            (net (rename vga_controller_Result_31_3 "vga_controller/Result<31>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_31__))
                (portRef I0 (instanceRef vga_controller_c5_31_rstpot_renamed_322))
              )
            )
            (net (rename vga_controller_Result_30_3 "vga_controller/Result<30>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_30__))
                (portRef I0 (instanceRef vga_controller_c5_30_rstpot_renamed_323))
              )
            )
            (net (rename vga_controller_Result_29_3 "vga_controller/Result<29>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_29__))
                (portRef I0 (instanceRef vga_controller_c5_29_rstpot_renamed_324))
              )
            )
            (net (rename vga_controller_Result_28_3 "vga_controller/Result<28>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_28__))
                (portRef I0 (instanceRef vga_controller_c5_28_rstpot_renamed_325))
              )
            )
            (net (rename vga_controller_Result_27_3 "vga_controller/Result<27>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_27__))
                (portRef I0 (instanceRef vga_controller_c5_27_rstpot_renamed_326))
              )
            )
            (net (rename vga_controller_Result_26_3 "vga_controller/Result<26>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_26__))
                (portRef I0 (instanceRef vga_controller_c5_26_rstpot_renamed_329))
              )
            )
            (net (rename vga_controller_Result_25_3 "vga_controller/Result<25>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_25__))
                (portRef I0 (instanceRef vga_controller_c5_25_rstpot_renamed_327))
              )
            )
            (net (rename vga_controller_Result_24_3 "vga_controller/Result<24>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_24__))
                (portRef I0 (instanceRef vga_controller_c5_24_rstpot_renamed_328))
              )
            )
            (net (rename vga_controller_Result_23_3 "vga_controller/Result<23>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_23__))
                (portRef I0 (instanceRef vga_controller_c5_23_rstpot_renamed_330))
              )
            )
            (net (rename vga_controller_Result_22_3 "vga_controller/Result<22>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_22__))
                (portRef I0 (instanceRef vga_controller_c5_22_rstpot_renamed_331))
              )
            )
            (net (rename vga_controller_Result_21_3 "vga_controller/Result<21>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_21__))
                (portRef I0 (instanceRef vga_controller_c5_21_rstpot_renamed_332))
              )
            )
            (net (rename vga_controller_Result_20_3 "vga_controller/Result<20>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_20__))
                (portRef I0 (instanceRef vga_controller_c5_20_rstpot_renamed_333))
              )
            )
            (net (rename vga_controller_Result_19_3 "vga_controller/Result<19>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_19__))
                (portRef I0 (instanceRef vga_controller_c5_19_rstpot_renamed_334))
              )
            )
            (net (rename vga_controller_Result_18_3 "vga_controller/Result<18>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_18__))
                (portRef I0 (instanceRef vga_controller_c5_18_rstpot_renamed_335))
              )
            )
            (net (rename vga_controller_Result_17_3 "vga_controller/Result<17>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_17__))
                (portRef I0 (instanceRef vga_controller_c5_17_rstpot_renamed_338))
              )
            )
            (net (rename vga_controller_Result_16_3 "vga_controller/Result<16>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_16__))
                (portRef I0 (instanceRef vga_controller_c5_16_rstpot_renamed_336))
              )
            )
            (net (rename vga_controller_Result_15_3 "vga_controller/Result<15>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_15__))
                (portRef I0 (instanceRef vga_controller_c5_15_rstpot_renamed_337))
              )
            )
            (net (rename vga_controller_Result_14_3 "vga_controller/Result<14>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_14__))
                (portRef I0 (instanceRef vga_controller_c5_14_rstpot_renamed_339))
              )
            )
            (net (rename vga_controller_Result_13_3 "vga_controller/Result<13>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_13__))
                (portRef I0 (instanceRef vga_controller_c5_13_rstpot_renamed_340))
              )
            )
            (net (rename vga_controller_Result_12_3 "vga_controller/Result<12>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_12__))
                (portRef I0 (instanceRef vga_controller_c5_12_rstpot_renamed_341))
              )
            )
            (net (rename vga_controller_Result_11_3 "vga_controller/Result<11>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_11__))
                (portRef I0 (instanceRef vga_controller_c5_11_rstpot_renamed_342))
              )
            )
            (net (rename vga_controller_Result_10_3 "vga_controller/Result<10>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_10__))
                (portRef I0 (instanceRef vga_controller_c5_10_rstpot_renamed_343))
              )
            )
            (net (rename vga_controller_Result_9_3 "vga_controller/Result<9>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_9__))
                (portRef I0 (instanceRef vga_controller_c5_9_rstpot_renamed_344))
              )
            )
            (net (rename vga_controller_Result_8_3 "vga_controller/Result<8>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_8__))
                (portRef I0 (instanceRef vga_controller_c5_8_rstpot_renamed_346))
              )
            )
            (net (rename vga_controller_Result_7_3 "vga_controller/Result<7>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_7__))
                (portRef I0 (instanceRef vga_controller_c5_7_rstpot_renamed_345))
              )
            )
            (net (rename vga_controller_Result_6_3 "vga_controller/Result<6>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_6__))
                (portRef I3 (instanceRef vga_controller_c5_6_rstpot_renamed_351))
              )
            )
            (net (rename vga_controller_Result_5_3 "vga_controller/Result<5>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_5__))
                (portRef I0 (instanceRef vga_controller_c5_5_rstpot_renamed_347))
              )
            )
            (net (rename vga_controller_Result_4_3 "vga_controller/Result<4>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_4__))
                (portRef I0 (instanceRef vga_controller_c5_4_rstpot_renamed_348))
              )
            )
            (net (rename vga_controller_Result_3_3 "vga_controller/Result<3>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_3__))
                (portRef I0 (instanceRef vga_controller_c5_3_rstpot_renamed_349))
              )
            )
            (net (rename vga_controller_Result_2_3 "vga_controller/Result<2>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_2__))
                (portRef I3 (instanceRef vga_controller_c5_2_rstpot_renamed_352))
              )
            )
            (net (rename vga_controller_Result_1_3 "vga_controller/Result<1>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_1__))
                (portRef I3 (instanceRef vga_controller_c5_1_rstpot_renamed_353))
              )
            )
            (net (rename vga_controller_Result_0_3 "vga_controller/Result<0>3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_0__))
                (portRef I3 (instanceRef vga_controller_c5_0_rstpot_renamed_350))
              )
            )
            (net (rename vga_controller_Result_31_2 "vga_controller/Result<31>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_31))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_31__))
              )
            )
            (net (rename vga_controller_Result_30_2 "vga_controller/Result<30>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_30))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_30__))
              )
            )
            (net (rename vga_controller_Result_29_2 "vga_controller/Result<29>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_29))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_29__))
              )
            )
            (net (rename vga_controller_Result_28_2 "vga_controller/Result<28>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_28))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_28__))
              )
            )
            (net (rename vga_controller_Result_27_2 "vga_controller/Result<27>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_27))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_27__))
              )
            )
            (net (rename vga_controller_Result_26_2 "vga_controller/Result<26>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_26))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_26__))
              )
            )
            (net (rename vga_controller_Result_25_2 "vga_controller/Result<25>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_25))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_25__))
              )
            )
            (net (rename vga_controller_Result_24_2 "vga_controller/Result<24>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_24))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_24__))
              )
            )
            (net (rename vga_controller_Result_23_2 "vga_controller/Result<23>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_23))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_23__))
              )
            )
            (net (rename vga_controller_Result_22_2 "vga_controller/Result<22>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_22))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_22__))
              )
            )
            (net (rename vga_controller_Result_21_2 "vga_controller/Result<21>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_21))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_21__))
              )
            )
            (net (rename vga_controller_Result_20_2 "vga_controller/Result<20>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_20))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_20__))
              )
            )
            (net (rename vga_controller_Result_19_2 "vga_controller/Result<19>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_19))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_19__))
              )
            )
            (net (rename vga_controller_Result_18_2 "vga_controller/Result<18>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_18))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_18__))
              )
            )
            (net (rename vga_controller_Result_17_2 "vga_controller/Result<17>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_17))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_17__))
              )
            )
            (net (rename vga_controller_Result_16_2 "vga_controller/Result<16>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_16))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_16__))
              )
            )
            (net (rename vga_controller_Result_15_2 "vga_controller/Result<15>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_15))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_15__))
              )
            )
            (net (rename vga_controller_Result_14_2 "vga_controller/Result<14>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_14))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_14__))
              )
            )
            (net (rename vga_controller_Result_13_2 "vga_controller/Result<13>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_13))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_13__))
              )
            )
            (net (rename vga_controller_Result_12_2 "vga_controller/Result<12>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_12))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_12__))
              )
            )
            (net (rename vga_controller_Result_11_2 "vga_controller/Result<11>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_11))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_11__))
              )
            )
            (net (rename vga_controller_Result_10_2 "vga_controller/Result<10>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_10))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_10__))
              )
            )
            (net (rename vga_controller_Result_9_2 "vga_controller/Result<9>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_9))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_9__))
              )
            )
            (net (rename vga_controller_Result_8_2 "vga_controller/Result<8>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_8))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_8__))
              )
            )
            (net (rename vga_controller_Result_7_2 "vga_controller/Result<7>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_7))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_7__))
              )
            )
            (net (rename vga_controller_Result_6_2 "vga_controller/Result<6>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_6))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_6__))
              )
            )
            (net (rename vga_controller_Result_5_2 "vga_controller/Result<5>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_5))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_5__))
              )
            )
            (net (rename vga_controller_Result_4_2 "vga_controller/Result<4>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_4))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_4__))
              )
            )
            (net (rename vga_controller_Result_3_2 "vga_controller/Result<3>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_3))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_3__))
              )
            )
            (net (rename vga_controller_Result_2_2 "vga_controller/Result<2>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_2))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_2__))
              )
            )
            (net (rename vga_controller_Result_1_2 "vga_controller/Result<1>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_1))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_1__))
              )
            )
            (net (rename vga_controller_Result_0_2 "vga_controller/Result<0>2")
              (joined
                (portRef D (instanceRef vga_controller_real_score_0))
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_0__))
              )
            )
            (net (rename vga_controller_Result_31_1 "vga_controller/Result<31>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_31__))
                (portRef I3 (instanceRef vga_controller_perfect_score_31_dpot_renamed_320))
              )
            )
            (net (rename vga_controller_Result_30_1 "vga_controller/Result<30>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_30__))
                (portRef I3 (instanceRef vga_controller_perfect_score_30_dpot_renamed_319))
              )
            )
            (net (rename vga_controller_Result_29_1 "vga_controller/Result<29>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_29__))
                (portRef I3 (instanceRef vga_controller_perfect_score_29_dpot_renamed_318))
              )
            )
            (net (rename vga_controller_Result_28_1 "vga_controller/Result<28>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_28__))
                (portRef I3 (instanceRef vga_controller_perfect_score_28_dpot_renamed_317))
              )
            )
            (net (rename vga_controller_Result_27_1 "vga_controller/Result<27>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_27__))
                (portRef I3 (instanceRef vga_controller_perfect_score_27_dpot_renamed_316))
              )
            )
            (net (rename vga_controller_Result_26_1 "vga_controller/Result<26>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_26__))
                (portRef I3 (instanceRef vga_controller_perfect_score_26_dpot_renamed_315))
              )
            )
            (net (rename vga_controller_Result_25_1 "vga_controller/Result<25>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_25__))
                (portRef I3 (instanceRef vga_controller_perfect_score_25_dpot_renamed_314))
              )
            )
            (net (rename vga_controller_Result_24_1 "vga_controller/Result<24>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_24__))
                (portRef I3 (instanceRef vga_controller_perfect_score_24_dpot_renamed_313))
              )
            )
            (net (rename vga_controller_Result_23_1 "vga_controller/Result<23>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_23__))
                (portRef I3 (instanceRef vga_controller_perfect_score_23_dpot_renamed_312))
              )
            )
            (net (rename vga_controller_Result_22_1 "vga_controller/Result<22>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_22__))
                (portRef I3 (instanceRef vga_controller_perfect_score_22_dpot_renamed_311))
              )
            )
            (net (rename vga_controller_Result_21_1 "vga_controller/Result<21>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_21__))
                (portRef I3 (instanceRef vga_controller_perfect_score_21_dpot_renamed_310))
              )
            )
            (net (rename vga_controller_Result_20_1 "vga_controller/Result<20>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_20__))
                (portRef I3 (instanceRef vga_controller_perfect_score_20_dpot_renamed_309))
              )
            )
            (net (rename vga_controller_Result_19_1 "vga_controller/Result<19>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_19__))
                (portRef I3 (instanceRef vga_controller_perfect_score_19_dpot_renamed_308))
              )
            )
            (net (rename vga_controller_Result_18_1 "vga_controller/Result<18>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_18__))
                (portRef I3 (instanceRef vga_controller_perfect_score_18_dpot_renamed_307))
              )
            )
            (net (rename vga_controller_Result_17_1 "vga_controller/Result<17>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_17__))
                (portRef I3 (instanceRef vga_controller_perfect_score_17_dpot_renamed_306))
              )
            )
            (net (rename vga_controller_Result_16_1 "vga_controller/Result<16>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_16__))
                (portRef I3 (instanceRef vga_controller_perfect_score_16_dpot_renamed_305))
              )
            )
            (net (rename vga_controller_Result_15_1 "vga_controller/Result<15>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_15__))
                (portRef I3 (instanceRef vga_controller_perfect_score_15_dpot_renamed_304))
              )
            )
            (net (rename vga_controller_Result_14_1 "vga_controller/Result<14>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_14__))
                (portRef I3 (instanceRef vga_controller_perfect_score_14_dpot_renamed_303))
              )
            )
            (net (rename vga_controller_Result_13_1 "vga_controller/Result<13>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_13__))
                (portRef I3 (instanceRef vga_controller_perfect_score_13_dpot_renamed_302))
              )
            )
            (net (rename vga_controller_Result_12_1 "vga_controller/Result<12>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_12__))
                (portRef I3 (instanceRef vga_controller_perfect_score_12_dpot_renamed_301))
              )
            )
            (net (rename vga_controller_Result_11_1 "vga_controller/Result<11>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_11__))
                (portRef I3 (instanceRef vga_controller_perfect_score_11_dpot_renamed_300))
              )
            )
            (net (rename vga_controller_Result_10_1 "vga_controller/Result<10>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_10__))
                (portRef I3 (instanceRef vga_controller_perfect_score_10_dpot_renamed_299))
              )
            )
            (net (rename vga_controller_Result_9_1 "vga_controller/Result<9>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_9__))
                (portRef I3 (instanceRef vga_controller_perfect_score_9_dpot_renamed_298))
              )
            )
            (net (rename vga_controller_Result_8_1 "vga_controller/Result<8>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_8__))
                (portRef I3 (instanceRef vga_controller_perfect_score_8_dpot_renamed_297))
              )
            )
            (net (rename vga_controller_Result_7_1 "vga_controller/Result<7>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_7__))
                (portRef I3 (instanceRef vga_controller_perfect_score_7_dpot_renamed_296))
              )
            )
            (net (rename vga_controller_Result_6_1 "vga_controller/Result<6>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_6__))
                (portRef I3 (instanceRef vga_controller_perfect_score_6_dpot_renamed_295))
              )
            )
            (net (rename vga_controller_Result_5_1 "vga_controller/Result<5>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_5__))
                (portRef I3 (instanceRef vga_controller_perfect_score_5_dpot_renamed_294))
              )
            )
            (net (rename vga_controller_Result_4_1 "vga_controller/Result<4>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_4__))
                (portRef I3 (instanceRef vga_controller_perfect_score_4_dpot_renamed_293))
              )
            )
            (net (rename vga_controller_Result_3_1 "vga_controller/Result<3>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_3__))
                (portRef I3 (instanceRef vga_controller_perfect_score_3_dpot_renamed_292))
              )
            )
            (net (rename vga_controller_Result_2_1 "vga_controller/Result<2>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_2__))
                (portRef I3 (instanceRef vga_controller_perfect_score_2_dpot_renamed_291))
              )
            )
            (net (rename vga_controller_Result_1_1 "vga_controller/Result<1>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_1__))
                (portRef I3 (instanceRef vga_controller_perfect_score_1_dpot_renamed_290))
              )
            )
            (net (rename vga_controller_Result_0_1 "vga_controller/Result<0>1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_0__))
                (portRef I3 (instanceRef vga_controller_perfect_score_0_dpot_renamed_289))
              )
            )
            (net (rename vga_controller_Result_3_ "vga_controller/Result<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_xor_3__))
                (portRef I3 (instanceRef vga_controller_mem_idx_3_dpot_renamed_288))
              )
            )
            (net (rename vga_controller_Result_2_ "vga_controller/Result<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_xor_2__))
                (portRef I3 (instanceRef vga_controller_mem_idx_2_dpot_renamed_287))
              )
            )
            (net (rename vga_controller_Result_1_ "vga_controller/Result<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_xor_1__))
                (portRef I3 (instanceRef vga_controller_mem_idx_1_dpot_renamed_286))
              )
            )
            (net (rename vga_controller_Result_0_ "vga_controller/Result<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_xor_0__))
                (portRef I3 (instanceRef vga_controller_mem_idx_0_dpot_renamed_285))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_9_ "vga_controller/Mcount_h_count_lut<9>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_9__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_h_count9 "vga_controller/Mcount_h_count9")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_9__))
                (portRef D (instanceRef vga_controller_h_count_9))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_8_ "vga_controller/Mcount_h_count_cy<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_8_ "vga_controller/Mcount_h_count_lut<8>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_8__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_8__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_h_count8 "vga_controller/Mcount_h_count8")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_8__))
                (portRef D (instanceRef vga_controller_h_count_8))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_7_ "vga_controller/Mcount_h_count_cy<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_8__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_7_ "vga_controller/Mcount_h_count_lut<7>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_7__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_7__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_h_count7 "vga_controller/Mcount_h_count7")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_7__))
                (portRef D (instanceRef vga_controller_h_count_7))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_6_ "vga_controller/Mcount_h_count_cy<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_7__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_6_ "vga_controller/Mcount_h_count_lut<6>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_6__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_6__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_h_count6 "vga_controller/Mcount_h_count6")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_6__))
                (portRef D (instanceRef vga_controller_h_count_6))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_5_ "vga_controller/Mcount_h_count_cy<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_6__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_5_ "vga_controller/Mcount_h_count_lut<5>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_5__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_5__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_h_count5 "vga_controller/Mcount_h_count5")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_5__))
                (portRef D (instanceRef vga_controller_h_count_5))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_4_ "vga_controller/Mcount_h_count_cy<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_5__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_4_ "vga_controller/Mcount_h_count_lut<4>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_4__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_4__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_h_count4 "vga_controller/Mcount_h_count4")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_4__))
                (portRef D (instanceRef vga_controller_h_count_4))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_3_ "vga_controller/Mcount_h_count_cy<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_4__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_3_ "vga_controller/Mcount_h_count_lut<3>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_3__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_3__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_h_count3 "vga_controller/Mcount_h_count3")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_3__))
                (portRef D (instanceRef vga_controller_h_count_3))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_2_ "vga_controller/Mcount_h_count_cy<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_3__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_2_ "vga_controller/Mcount_h_count_lut<2>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_2__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_2__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_h_count2 "vga_controller/Mcount_h_count2")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_2__))
                (portRef D (instanceRef vga_controller_h_count_2))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_1_ "vga_controller/Mcount_h_count_cy<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_2__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_1_ "vga_controller/Mcount_h_count_lut<1>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_1__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_1__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_h_count1 "vga_controller/Mcount_h_count1")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_1__))
                (portRef D (instanceRef vga_controller_h_count_1))
              )
            )
            (net (rename vga_controller_Mcount_h_count_cy_0_ "vga_controller/Mcount_h_count_cy<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_1__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_h_count_lut_0_ "vga_controller/Mcount_h_count_lut<0>")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_lut_0__))
                (portRef S (instanceRef vga_controller_Mcount_h_count_cy_0__))
                (portRef LI (instanceRef vga_controller_Mcount_h_count_xor_0__))
              )
            )
            (net (rename vga_controller_Mcount_h_count "vga_controller/Mcount_h_count")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_h_count_xor_0__))
                (portRef D (instanceRef vga_controller_h_count_0))
              )
            )
            (net (rename vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv "vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv_inv")
              (joined
                (portRef CI (instanceRef vga_controller_Mcount_h_count_cy_0__))
                (portRef CI (instanceRef vga_controller_Mcount_h_count_xor_0__))
                (portRef O (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv12))
              )
            )
            (net (rename vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv "vga_controller/h_count[9]_PWR_3_o_LessThan_1_o_inv")
              (joined
                (portRef CE (instanceRef vga_controller_v_count_0))
                (portRef CE (instanceRef vga_controller_v_count_1))
                (portRef CE (instanceRef vga_controller_v_count_2))
                (portRef CE (instanceRef vga_controller_v_count_3))
                (portRef CE (instanceRef vga_controller_v_count_4))
                (portRef CE (instanceRef vga_controller_v_count_5))
                (portRef CE (instanceRef vga_controller_v_count_6))
                (portRef CE (instanceRef vga_controller_v_count_7))
                (portRef CE (instanceRef vga_controller_v_count_8))
                (portRef CE (instanceRef vga_controller_v_count_9))
                (portRef O (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv1))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_9__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_8__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_7__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_6__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_5__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_4__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_3__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_2__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_1__))
                (portRef I2 (instanceRef vga_controller_Mcount_h_count_lut_0__))
              )
            )
            (net (rename vga_controller_on_screen_game_end_AND_5_o_inv "vga_controller/on_screen_game_end_AND_5_o_inv")
              (joined
                (portRef R (instanceRef vga_controller_o_green_2))
                (portRef R (instanceRef vga_controller_o_green_0))
                (portRef R (instanceRef vga_controller_o_red_0))
                (portRef R (instanceRef vga_controller_o_blue_0))
                (portRef O (instanceRef vga_controller_on_screen_game_end_AND_5_o_inv1))
              )
            )
            (net (rename vga_controller_real_score_31__perfect_score_31__not_equal_24_o "vga_controller/real_score[31]_perfect_score[31]_not_equal_24_o")
              (joined
                (portRef O (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_cy_10__))
                (portRef CI (instanceRef vga_controller_game_end_glue_set_cy))
              )
            )
            (net (rename vga_controller_center_GND_3_o_AND_11_o "vga_controller/center_GND_3_o_AND_11_o")
              (joined
                (portRef O (instanceRef vga_controller_center_GND_3_o_AND_11_o4))
                (portRef I0 (instanceRef vga_controller_o_green_2_glue_set_F))
                (portRef I2 (instanceRef vga_controller_o_green_2_glue_set_G))
                (portRef I0 (instanceRef vga_controller__n01971_F))
                (portRef I2 (instanceRef vga_controller__n01971_G))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_0_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<0>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_0__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_1_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<1>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_1__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_2_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<2>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_2__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_3_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<3>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_3__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_4_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<4>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_4__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_5_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<5>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_5__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_6_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<6>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_6__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_7_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<7>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_7__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_8_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<8>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_8__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_9_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<9>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_9__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_10_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<10>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_10__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_11_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<11>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_11__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_12_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<12>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_12__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_13_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<13>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_13__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_14_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<14>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_14__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_15_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<15>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_15__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_16_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<16>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_16__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_17_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<17>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_17__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_18_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<18>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_18__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_19_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<19>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_19__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_20_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<20>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_20__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_21_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<21>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_21__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_22_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<22>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_22__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_23_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<23>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_23__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_24_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<24>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_24__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_25_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<25>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_25__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_26_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<26>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_26__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_27_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<27>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_27__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_28_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<28>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_28__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_29_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<29>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_29__))
                (portRef I5 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_30_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<30>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_30__))
                (portRef I1 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_10__))
              )
            )
            (net (rename vga_controller_perfect_score_31__GND_3_o_add_23_OUT_31_ "vga_controller/perfect_score[31]_GND_3_o_add_23_OUT<31>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_31__))
                (portRef I3 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_10__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_3_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<3>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_3__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi1_renamed_16))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_1__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_4_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<4>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_4__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi2_renamed_15))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_2__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_5_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<5>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_5__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi2_renamed_15))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_2__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_6_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<6>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_6__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi3_renamed_14))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_3__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_7_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<7>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_7__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi3_renamed_14))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_3__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_8_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<8>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_8__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi4_renamed_13))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_4__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_9_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<9>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_9__))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi4_renamed_13))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_4__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_10_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<10>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_10__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi4_renamed_13))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_4__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_11_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<11>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_11__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_12_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<12>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_12__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_13_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<13>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_13__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_14_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<14>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_14__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_15_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<15>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_15__))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_16_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<16>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_16__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_17_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<17>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_17__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_18_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<18>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_18__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_19_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<19>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_19__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_20_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<20>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_20__))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_21_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<21>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_21__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_22_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<22>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_22__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_23_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<23>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_23__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_24_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<24>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_24__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_25_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<25>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_25__))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_26_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<26>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_26__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_27_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<27>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_27__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_28_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<28>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_28__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_29_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<29>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_29__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_30_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<30>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_30__))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_add_69_OUT_31_ "vga_controller/c5[31]_GND_3_o_add_69_OUT<31>")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_31__))
                (portRef I (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_9__INV_0))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_3_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<3>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_3__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi1_renamed_25))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_1__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_4_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<4>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_4__))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi2_renamed_24))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_2__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_5_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<5>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_5__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi2_renamed_24))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_2__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_6_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<6>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_6__))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi3_renamed_23))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_3__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_7_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<7>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_7__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi3_renamed_23))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_3__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_8_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<8>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_8__))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi4_renamed_22))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_4__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_9_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<9>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_9__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi4_renamed_22))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_4__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_10_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<10>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_10__))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi4_renamed_22))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_4__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_11_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<11>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_11__))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi5_renamed_21))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_12_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<12>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_12__))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi5_renamed_21))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_13_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<13>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_13__))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi5_renamed_21))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_14_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<14>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_14__))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi5_renamed_21))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_15_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<15>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_15__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi5_renamed_21))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_5__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_16_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<16>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_16__))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi6_renamed_20))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_17_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<17>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_17__))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi6_renamed_20))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_18_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<18>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_18__))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi6_renamed_20))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_19_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<19>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_19__))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi6_renamed_20))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_20_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<20>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_20__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi6_renamed_20))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_6__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_21_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<21>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_21__))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi7_renamed_19))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_22_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<22>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_22__))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi7_renamed_19))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_23_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<23>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_23__))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi7_renamed_19))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_24_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<24>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_24__))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi7_renamed_19))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_25_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<25>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_25__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi7_renamed_19))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_7__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_26_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<26>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_26__))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi8_renamed_18))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_27_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<27>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_27__))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi8_renamed_18))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_28_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<28>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_28__))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi8_renamed_18))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_29_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<29>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_29__))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi8_renamed_18))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_30_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<30>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_30__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi8_renamed_18))
                (portRef I4 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_8__))
              )
            )
            (net (rename vga_controller_c5_31__GND_3_o_sub_68_OUT_31_ "vga_controller/c5[31]_GND_3_o_sub_68_OUT<31>")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_31__))
                (portRef DI (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_cy_9__))
                (portRef I (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_9__INV_0))
              )
            )
            (net (rename vga_controller_real_score_0_ "vga_controller/real_score<0>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_0))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0__))
                (portRef I (instanceRef vga_controller_Mcount_real_score_lut_0__INV_0))
              )
            )
            (net (rename vga_controller_real_score_1_ "vga_controller/real_score<1>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_1))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_1__rt_renamed_179))
              )
            )
            (net (rename vga_controller_real_score_2_ "vga_controller/real_score<2>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_2))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_0__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_2__rt_renamed_178))
              )
            )
            (net (rename vga_controller_real_score_3_ "vga_controller/real_score<3>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_3))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_3__rt_renamed_177))
              )
            )
            (net (rename vga_controller_real_score_4_ "vga_controller/real_score<4>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_4))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_4__rt_renamed_176))
              )
            )
            (net (rename vga_controller_real_score_5_ "vga_controller/real_score<5>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_5))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_5__rt_renamed_175))
              )
            )
            (net (rename vga_controller_real_score_6_ "vga_controller/real_score<6>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_6))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_6__rt_renamed_174))
              )
            )
            (net (rename vga_controller_real_score_7_ "vga_controller/real_score<7>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_7))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_7__rt_renamed_173))
              )
            )
            (net (rename vga_controller_real_score_8_ "vga_controller/real_score<8>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_8))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_8__rt_renamed_172))
              )
            )
            (net (rename vga_controller_real_score_9_ "vga_controller/real_score<9>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_9))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_9__rt_renamed_171))
              )
            )
            (net (rename vga_controller_real_score_10_ "vga_controller/real_score<10>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_10))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_10__rt_renamed_170))
              )
            )
            (net (rename vga_controller_real_score_11_ "vga_controller/real_score<11>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_11))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_3__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_11__rt_renamed_169))
              )
            )
            (net (rename vga_controller_real_score_12_ "vga_controller/real_score<12>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_12))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_12__rt_renamed_168))
              )
            )
            (net (rename vga_controller_real_score_13_ "vga_controller/real_score<13>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_13))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_13__rt_renamed_167))
              )
            )
            (net (rename vga_controller_real_score_14_ "vga_controller/real_score<14>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_14))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_4__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_14__rt_renamed_166))
              )
            )
            (net (rename vga_controller_real_score_15_ "vga_controller/real_score<15>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_15))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_15__rt_renamed_165))
              )
            )
            (net (rename vga_controller_real_score_16_ "vga_controller/real_score<16>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_16))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_16__rt_renamed_164))
              )
            )
            (net (rename vga_controller_real_score_17_ "vga_controller/real_score<17>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_17))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_5__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_17__rt_renamed_163))
              )
            )
            (net (rename vga_controller_real_score_18_ "vga_controller/real_score<18>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_18))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_18__rt_renamed_162))
              )
            )
            (net (rename vga_controller_real_score_19_ "vga_controller/real_score<19>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_19))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_19__rt_renamed_161))
              )
            )
            (net (rename vga_controller_real_score_20_ "vga_controller/real_score<20>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_20))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_6__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_20__rt_renamed_160))
              )
            )
            (net (rename vga_controller_real_score_21_ "vga_controller/real_score<21>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_21))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_21__rt_renamed_159))
              )
            )
            (net (rename vga_controller_real_score_22_ "vga_controller/real_score<22>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_22))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_22__rt_renamed_158))
              )
            )
            (net (rename vga_controller_real_score_23_ "vga_controller/real_score<23>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_23))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_7__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_23__rt_renamed_157))
              )
            )
            (net (rename vga_controller_real_score_24_ "vga_controller/real_score<24>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_24))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_24__rt_renamed_156))
              )
            )
            (net (rename vga_controller_real_score_25_ "vga_controller/real_score<25>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_25))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_25__rt_renamed_155))
              )
            )
            (net (rename vga_controller_real_score_26_ "vga_controller/real_score<26>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_26))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_8__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_26__rt_renamed_154))
              )
            )
            (net (rename vga_controller_real_score_27_ "vga_controller/real_score<27>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_27))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_27__rt_renamed_153))
              )
            )
            (net (rename vga_controller_real_score_28_ "vga_controller/real_score<28>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_28))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_28__rt_renamed_152))
              )
            )
            (net (rename vga_controller_real_score_29_ "vga_controller/real_score<29>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_29))
                (portRef I4 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_9__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_29__rt_renamed_151))
              )
            )
            (net (rename vga_controller_real_score_30_ "vga_controller/real_score<30>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_30))
                (portRef I0 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_10__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_cy_30__rt_renamed_150))
              )
            )
            (net (rename vga_controller_real_score_31_ "vga_controller/real_score<31>")
              (joined
                (portRef Q (instanceRef vga_controller_real_score_31))
                (portRef I2 (instanceRef vga_controller_Mcompar_real_score_31__perfect_score_31__not_equal_24_o_lut_10__))
                (portRef I0 (instanceRef vga_controller_Mcount_real_score_xor_31__rt_renamed_273))
              )
            )
            (net (rename vga_controller_perfect_score_0_ "vga_controller/perfect_score<0>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_0))
                (portRef I0 (instanceRef vga_controller_perfect_score_0_dpot_renamed_289))
                (portRef I (instanceRef vga_controller_Mcount_perfect_score_lut_0__INV_0))
                (portRef I (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_lut_0__INV_0))
              )
            )
            (net (rename vga_controller_perfect_score_1_ "vga_controller/perfect_score<1>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_1))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_1__rt_renamed_209))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__rt_renamed_241))
                (portRef I0 (instanceRef vga_controller_perfect_score_1_dpot_renamed_290))
              )
            )
            (net (rename vga_controller_perfect_score_2_ "vga_controller/perfect_score<2>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_2))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_2__rt_renamed_208))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__rt_renamed_240))
                (portRef I0 (instanceRef vga_controller_perfect_score_2_dpot_renamed_291))
              )
            )
            (net (rename vga_controller_perfect_score_3_ "vga_controller/perfect_score<3>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_3))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_3__rt_renamed_207))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__rt_renamed_239))
                (portRef I0 (instanceRef vga_controller_perfect_score_3_dpot_renamed_292))
              )
            )
            (net (rename vga_controller_perfect_score_4_ "vga_controller/perfect_score<4>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_4))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_4__rt_renamed_206))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__rt_renamed_238))
                (portRef I0 (instanceRef vga_controller_perfect_score_4_dpot_renamed_293))
              )
            )
            (net (rename vga_controller_perfect_score_5_ "vga_controller/perfect_score<5>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_5))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_5__rt_renamed_205))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__rt_renamed_237))
                (portRef I0 (instanceRef vga_controller_perfect_score_5_dpot_renamed_294))
              )
            )
            (net (rename vga_controller_perfect_score_6_ "vga_controller/perfect_score<6>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_6))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_6__rt_renamed_204))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__rt_renamed_236))
                (portRef I0 (instanceRef vga_controller_perfect_score_6_dpot_renamed_295))
              )
            )
            (net (rename vga_controller_perfect_score_7_ "vga_controller/perfect_score<7>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_7))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_7__rt_renamed_203))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__rt_renamed_235))
                (portRef I0 (instanceRef vga_controller_perfect_score_7_dpot_renamed_296))
              )
            )
            (net (rename vga_controller_perfect_score_8_ "vga_controller/perfect_score<8>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_8))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_8__rt_renamed_202))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__rt_renamed_234))
                (portRef I0 (instanceRef vga_controller_perfect_score_8_dpot_renamed_297))
              )
            )
            (net (rename vga_controller_perfect_score_9_ "vga_controller/perfect_score<9>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_9))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_9__rt_renamed_201))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__rt_renamed_233))
                (portRef I0 (instanceRef vga_controller_perfect_score_9_dpot_renamed_298))
              )
            )
            (net (rename vga_controller_perfect_score_10_ "vga_controller/perfect_score<10>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_10))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_10__rt_renamed_200))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__rt_renamed_232))
                (portRef I0 (instanceRef vga_controller_perfect_score_10_dpot_renamed_299))
              )
            )
            (net (rename vga_controller_perfect_score_11_ "vga_controller/perfect_score<11>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_11))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_11__rt_renamed_199))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__rt_renamed_231))
                (portRef I0 (instanceRef vga_controller_perfect_score_11_dpot_renamed_300))
              )
            )
            (net (rename vga_controller_perfect_score_12_ "vga_controller/perfect_score<12>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_12))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_12__rt_renamed_198))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__rt_renamed_230))
                (portRef I0 (instanceRef vga_controller_perfect_score_12_dpot_renamed_301))
              )
            )
            (net (rename vga_controller_perfect_score_13_ "vga_controller/perfect_score<13>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_13))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_13__rt_renamed_197))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__rt_renamed_229))
                (portRef I0 (instanceRef vga_controller_perfect_score_13_dpot_renamed_302))
              )
            )
            (net (rename vga_controller_perfect_score_14_ "vga_controller/perfect_score<14>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_14))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_14__rt_renamed_196))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__rt_renamed_228))
                (portRef I0 (instanceRef vga_controller_perfect_score_14_dpot_renamed_303))
              )
            )
            (net (rename vga_controller_perfect_score_15_ "vga_controller/perfect_score<15>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_15))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_15__rt_renamed_195))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__rt_renamed_227))
                (portRef I0 (instanceRef vga_controller_perfect_score_15_dpot_renamed_304))
              )
            )
            (net (rename vga_controller_perfect_score_16_ "vga_controller/perfect_score<16>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_16))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_16__rt_renamed_194))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__rt_renamed_226))
                (portRef I0 (instanceRef vga_controller_perfect_score_16_dpot_renamed_305))
              )
            )
            (net (rename vga_controller_perfect_score_17_ "vga_controller/perfect_score<17>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_17))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_17__rt_renamed_193))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__rt_renamed_225))
                (portRef I0 (instanceRef vga_controller_perfect_score_17_dpot_renamed_306))
              )
            )
            (net (rename vga_controller_perfect_score_18_ "vga_controller/perfect_score<18>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_18))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_18__rt_renamed_192))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__rt_renamed_224))
                (portRef I0 (instanceRef vga_controller_perfect_score_18_dpot_renamed_307))
              )
            )
            (net (rename vga_controller_perfect_score_19_ "vga_controller/perfect_score<19>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_19))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_19__rt_renamed_191))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__rt_renamed_223))
                (portRef I0 (instanceRef vga_controller_perfect_score_19_dpot_renamed_308))
              )
            )
            (net (rename vga_controller_perfect_score_20_ "vga_controller/perfect_score<20>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_20))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_20__rt_renamed_190))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__rt_renamed_222))
                (portRef I0 (instanceRef vga_controller_perfect_score_20_dpot_renamed_309))
              )
            )
            (net (rename vga_controller_perfect_score_21_ "vga_controller/perfect_score<21>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_21))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_21__rt_renamed_189))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__rt_renamed_221))
                (portRef I0 (instanceRef vga_controller_perfect_score_21_dpot_renamed_310))
              )
            )
            (net (rename vga_controller_perfect_score_22_ "vga_controller/perfect_score<22>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_22))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_22__rt_renamed_188))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__rt_renamed_220))
                (portRef I0 (instanceRef vga_controller_perfect_score_22_dpot_renamed_311))
              )
            )
            (net (rename vga_controller_perfect_score_23_ "vga_controller/perfect_score<23>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_23))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_23__rt_renamed_187))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__rt_renamed_219))
                (portRef I0 (instanceRef vga_controller_perfect_score_23_dpot_renamed_312))
              )
            )
            (net (rename vga_controller_perfect_score_24_ "vga_controller/perfect_score<24>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_24))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_24__rt_renamed_186))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__rt_renamed_218))
                (portRef I0 (instanceRef vga_controller_perfect_score_24_dpot_renamed_313))
              )
            )
            (net (rename vga_controller_perfect_score_25_ "vga_controller/perfect_score<25>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_25))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_25__rt_renamed_185))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__rt_renamed_217))
                (portRef I0 (instanceRef vga_controller_perfect_score_25_dpot_renamed_314))
              )
            )
            (net (rename vga_controller_perfect_score_26_ "vga_controller/perfect_score<26>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_26))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_26__rt_renamed_184))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__rt_renamed_216))
                (portRef I0 (instanceRef vga_controller_perfect_score_26_dpot_renamed_315))
              )
            )
            (net (rename vga_controller_perfect_score_27_ "vga_controller/perfect_score<27>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_27))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_27__rt_renamed_183))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__rt_renamed_215))
                (portRef I0 (instanceRef vga_controller_perfect_score_27_dpot_renamed_316))
              )
            )
            (net (rename vga_controller_perfect_score_28_ "vga_controller/perfect_score<28>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_28))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_28__rt_renamed_182))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__rt_renamed_214))
                (portRef I0 (instanceRef vga_controller_perfect_score_28_dpot_renamed_317))
              )
            )
            (net (rename vga_controller_perfect_score_29_ "vga_controller/perfect_score<29>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_29))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_29__rt_renamed_181))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__rt_renamed_213))
                (portRef I0 (instanceRef vga_controller_perfect_score_29_dpot_renamed_318))
              )
            )
            (net (rename vga_controller_perfect_score_30_ "vga_controller/perfect_score<30>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_30))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_cy_30__rt_renamed_180))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__rt_renamed_212))
                (portRef I0 (instanceRef vga_controller_perfect_score_30_dpot_renamed_319))
              )
            )
            (net (rename vga_controller_perfect_score_31_ "vga_controller/perfect_score<31>")
              (joined
                (portRef Q (instanceRef vga_controller_perfect_score_31))
                (portRef I0 (instanceRef vga_controller_Mcount_perfect_score_xor_31__rt_renamed_274))
                (portRef I0 (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_31__rt_renamed_276))
                (portRef I0 (instanceRef vga_controller_perfect_score_31_dpot_renamed_320))
              )
            )
            (net (rename vga_controller_mem_idx_0_ "vga_controller/mem_idx<0>")
              (joined
                (portRef Q (instanceRef vga_controller_mem_idx_0))
                (portRef I0 (instanceRef vga_controller_mem_idx_0_dpot_renamed_285))
                (portRef I (instanceRef vga_controller_Mcount_mem_idx_lut_0__INV_0))
                (portRef I3 (instanceRef vga_controller_c5_type_0_dpot_renamed_282))
                (portRef I1 (instanceRef vga_controller_c5_type_1_dpot_renamed_283))
                (portRef I3 (instanceRef vga_controller_c5_type_2_dpot_renamed_284))
              )
            )
            (net (rename vga_controller_mem_idx_1_ "vga_controller/mem_idx<1>")
              (joined
                (portRef Q (instanceRef vga_controller_mem_idx_1))
                (portRef I0 (instanceRef vga_controller_Mcount_mem_idx_cy_1__rt_renamed_211))
                (portRef I0 (instanceRef vga_controller_mem_idx_1_dpot_renamed_286))
                (portRef I0 (instanceRef vga_controller_c5_type_0_dpot_renamed_282))
                (portRef I4 (instanceRef vga_controller_c5_type_1_dpot_renamed_283))
                (portRef I0 (instanceRef vga_controller_c5_type_2_dpot_renamed_284))
              )
            )
            (net (rename vga_controller_mem_idx_2_ "vga_controller/mem_idx<2>")
              (joined
                (portRef Q (instanceRef vga_controller_mem_idx_2))
                (portRef I0 (instanceRef vga_controller_Mcount_mem_idx_cy_2__rt_renamed_210))
                (portRef I2 (instanceRef vga_controller_c5_type_0_dpot_renamed_282))
                (portRef I2 (instanceRef vga_controller_c5_type_2_dpot_renamed_284))
                (portRef I0 (instanceRef vga_controller_mem_idx_2_dpot_renamed_287))
                (portRef I3 (instanceRef vga_controller_c5_type_1_dpot_renamed_283))
              )
            )
            (net (rename vga_controller_mem_idx_3_ "vga_controller/mem_idx<3>")
              (joined
                (portRef Q (instanceRef vga_controller_mem_idx_3))
                (portRef I0 (instanceRef vga_controller_Mcount_mem_idx_xor_3__rt_renamed_275))
                (portRef I0 (instanceRef vga_controller_mem_idx_3_dpot_renamed_288))
                (portRef I1 (instanceRef vga_controller_c5_type_0_dpot_renamed_282))
                (portRef I2 (instanceRef vga_controller_c5_type_1_dpot_renamed_283))
                (portRef I1 (instanceRef vga_controller_c5_type_2_dpot_renamed_284))
              )
            )
            (net (rename vga_controller_c5_type_0_ "vga_controller/c5_type<0>")
              (joined
                (portRef Q (instanceRef vga_controller_c5_type_0))
                (portRef I1 (instanceRef vga_controller__n02032_SW0))
                (portRef I1 (instanceRef vga_controller__n01971_F))
                (portRef I3 (instanceRef vga_controller__n01971_G))
                (portRef I1 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW0))
                (portRef I0 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW1))
                (portRef I4 (instanceRef vga_controller_c5_type_0_dpot_renamed_282))
              )
            )
            (net (rename vga_controller_c5_type_1_ "vga_controller/c5_type<1>")
              (joined
                (portRef Q (instanceRef vga_controller_c5_type_1))
                (portRef I0 (instanceRef vga_controller__n02032_SW0))
                (portRef I0 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW0))
                (portRef I1 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW1))
                (portRef I0 (instanceRef vga_controller_c5_type_1_dpot_renamed_283))
              )
            )
            (net (rename vga_controller_c5_type_2_ "vga_controller/c5_type<2>")
              (joined
                (portRef Q (instanceRef vga_controller_c5_type_2))
                (portRef I2 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW1))
                (portRef I1 (instanceRef vga_controller_o_green_2_glue_set_F))
                (portRef I3 (instanceRef vga_controller_o_green_2_glue_set_G))
                (portRef I2 (instanceRef vga_controller__n01971_F))
                (portRef I4 (instanceRef vga_controller__n01971_G))
                (portRef I2 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW0))
                (portRef I4 (instanceRef vga_controller_c5_type_2_dpot_renamed_284))
              )
            )
            (net (rename vga_controller_c5_31_ "vga_controller/c5<31>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lut_6__))
                (portRef DI (instanceRef vga_controller_Mcompar_push_range_c5_cy_6__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_xor_31__rt_renamed_272))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_31__rt_renamed_277))
                (portRef Q (instanceRef vga_controller_c5_31))
                (portRef I3 (instanceRef vga_controller_c5_31_rstpot_renamed_322))
                (portRef I3 (instanceRef vga_controller_c5_30_rstpot_renamed_323))
                (portRef I3 (instanceRef vga_controller_c5_29_rstpot_renamed_324))
                (portRef I3 (instanceRef vga_controller_c5_28_rstpot_renamed_325))
                (portRef I3 (instanceRef vga_controller_c5_27_rstpot_renamed_326))
                (portRef I3 (instanceRef vga_controller_c5_25_rstpot_renamed_327))
                (portRef I3 (instanceRef vga_controller_c5_24_rstpot_renamed_328))
                (portRef I3 (instanceRef vga_controller_c5_26_rstpot_renamed_329))
                (portRef I3 (instanceRef vga_controller_c5_23_rstpot_renamed_330))
                (portRef I3 (instanceRef vga_controller_c5_22_rstpot_renamed_331))
                (portRef I3 (instanceRef vga_controller_c5_21_rstpot_renamed_332))
                (portRef I3 (instanceRef vga_controller_c5_20_rstpot_renamed_333))
                (portRef I3 (instanceRef vga_controller_c5_19_rstpot_renamed_334))
                (portRef I3 (instanceRef vga_controller_c5_18_rstpot_renamed_335))
                (portRef I3 (instanceRef vga_controller_c5_16_rstpot_renamed_336))
                (portRef I3 (instanceRef vga_controller_c5_15_rstpot_renamed_337))
                (portRef I3 (instanceRef vga_controller_c5_17_rstpot_renamed_338))
                (portRef I3 (instanceRef vga_controller_c5_14_rstpot_renamed_339))
                (portRef I3 (instanceRef vga_controller_c5_13_rstpot_renamed_340))
                (portRef I3 (instanceRef vga_controller_c5_12_rstpot_renamed_341))
                (portRef I3 (instanceRef vga_controller_c5_11_rstpot_renamed_342))
                (portRef I3 (instanceRef vga_controller_c5_10_rstpot_renamed_343))
                (portRef I3 (instanceRef vga_controller_c5_9_rstpot_renamed_344))
                (portRef I3 (instanceRef vga_controller_c5_7_rstpot_renamed_345))
                (portRef I3 (instanceRef vga_controller_c5_8_rstpot_renamed_346))
                (portRef I3 (instanceRef vga_controller_c5_5_rstpot_renamed_347))
                (portRef I3 (instanceRef vga_controller_c5_4_rstpot_renamed_348))
                (portRef I3 (instanceRef vga_controller_c5_3_rstpot_renamed_349))
                (portRef I0 (instanceRef vga_controller_c5_0_rstpot_renamed_350))
                (portRef I0 (instanceRef vga_controller_c5_6_rstpot_renamed_351))
                (portRef I0 (instanceRef vga_controller_c5_2_rstpot_renamed_352))
                (portRef I0 (instanceRef vga_controller_c5_1_rstpot_renamed_353))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_31__INV_0))
                (portRef I0 (instanceRef vga_controller__n018811_renamed_48))
              )
            )
            (net (rename vga_controller_c5_0_ "vga_controller/c5<0>")
              (joined
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_0__))
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lut_0__))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi_renamed_26))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_0__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi_renamed_17))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_0__))
                (portRef Q (instanceRef vga_controller_c5_0))
                (portRef I (instanceRef vga_controller_Mcount_c5_lut_0__INV_0))
                (portRef I0 (instanceRef vga_controller__n018815_renamed_52))
              )
            )
            (net (rename vga_controller_c5_1_ "vga_controller/c5<1>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_0__))
                (portRef I3 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi_renamed_28))
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lut_0__))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi_renamed_26))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_0__))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi_renamed_17))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_0__))
                (portRef I1 (instanceRef vga_controller__n018812_renamed_49))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_1__rt_renamed_149))
                (portRef Q (instanceRef vga_controller_c5_1))
              )
            )
            (net (rename vga_controller_c5_2_ "vga_controller/c5<2>")
              (joined
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_0__))
                (portRef I2 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi_renamed_28))
                (portRef I2 (instanceRef vga_controller_Mcompar_push_range_c5_lut_0__))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi1_renamed_25))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_1__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi1_renamed_16))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_2__rt_renamed_148))
                (portRef Q (instanceRef vga_controller_c5_2))
                (portRef I1 (instanceRef vga_controller__n018815_renamed_52))
              )
            )
            (net (rename vga_controller_c5_3_ "vga_controller/c5<3>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi_renamed_34))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_0__))
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi_renamed_28))
                (portRef I3 (instanceRef vga_controller_Mcompar_push_range_c5_lut_0__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_3__rt_renamed_147))
                (portRef I0 (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__rt_renamed_269))
                (portRef Q (instanceRef vga_controller_c5_3))
                (portRef I (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_lut_3__INV_0))
                (portRef I5 (instanceRef vga_controller__n018816_renamed_53))
              )
            )
            (net (rename vga_controller_c5_4_ "vga_controller/c5<4>")
              (joined
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi_renamed_34))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_0__))
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi_renamed_28))
                (portRef I4 (instanceRef vga_controller_Mcompar_push_range_c5_lut_0__))
                (portRef I0 (instanceRef vga_controller__n018812_renamed_49))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_4__rt_renamed_146))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__rt_renamed_267))
                (portRef Q (instanceRef vga_controller_c5_4))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_4__INV_0))
              )
            )
            (net (rename vga_controller_c5_5_ "vga_controller/c5<5>")
              (joined
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi1_renamed_33))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_1__))
                (portRef I2 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi1_renamed_27))
                (portRef I4 (instanceRef vga_controller_Mcompar_push_range_c5_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_5__rt_renamed_145))
                (portRef I0 (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__rt_renamed_268))
                (portRef Q (instanceRef vga_controller_c5_5))
                (portRef I (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_lut_5__INV_0))
                (portRef I4 (instanceRef vga_controller__n018816_renamed_53))
              )
            )
            (net (rename vga_controller_c5_6_ "vga_controller/c5<6>")
              (joined
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi1_renamed_33))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_1__))
                (portRef I3 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi1_renamed_27))
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lut_1__))
                (portRef I4 (instanceRef vga_controller__n018812_renamed_49))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_6__rt_renamed_144))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__rt_renamed_266))
                (portRef Q (instanceRef vga_controller_c5_6))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_6__INV_0))
              )
            )
            (net (rename vga_controller_c5_7_ "vga_controller/c5<7>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi1_renamed_33))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_1__))
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi1_renamed_27))
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lut_1__))
                (portRef I2 (instanceRef vga_controller__n018812_renamed_49))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_7__rt_renamed_143))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__rt_renamed_265))
                (portRef Q (instanceRef vga_controller_c5_7))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_7__INV_0))
              )
            )
            (net (rename vga_controller_c5_8_ "vga_controller/c5<8>")
              (joined
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi1_renamed_33))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_1__))
                (portRef I4 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi1_renamed_27))
                (portRef I3 (instanceRef vga_controller_Mcompar_push_range_c5_lut_1__))
                (portRef I3 (instanceRef vga_controller__n018812_renamed_49))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_8__rt_renamed_142))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__rt_renamed_264))
                (portRef Q (instanceRef vga_controller_c5_8))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_8__INV_0))
              )
            )
            (net (rename vga_controller_c5_9_ "vga_controller/c5<9>")
              (joined
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi1_renamed_33))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lutdi1_renamed_27))
                (portRef I2 (instanceRef vga_controller_Mcompar_push_range_c5_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_9__rt_renamed_141))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__rt_renamed_263))
                (portRef I0 (instanceRef vga_controller_game_end_glue_set_lut_renamed_278))
                (portRef I0 (instanceRef vga_controller__n018817_rstpot_renamed_280))
                (portRef I2 (instanceRef vga_controller_mem_idx_0_dpot_renamed_285))
                (portRef I2 (instanceRef vga_controller_mem_idx_1_dpot_renamed_286))
                (portRef I2 (instanceRef vga_controller_mem_idx_2_dpot_renamed_287))
                (portRef I2 (instanceRef vga_controller_mem_idx_3_dpot_renamed_288))
                (portRef I2 (instanceRef vga_controller_perfect_score_0_dpot_renamed_289))
                (portRef I2 (instanceRef vga_controller_perfect_score_1_dpot_renamed_290))
                (portRef I2 (instanceRef vga_controller_perfect_score_2_dpot_renamed_291))
                (portRef I2 (instanceRef vga_controller_perfect_score_3_dpot_renamed_292))
                (portRef I2 (instanceRef vga_controller_perfect_score_4_dpot_renamed_293))
                (portRef I2 (instanceRef vga_controller_perfect_score_5_dpot_renamed_294))
                (portRef I2 (instanceRef vga_controller_perfect_score_6_dpot_renamed_295))
                (portRef I2 (instanceRef vga_controller_perfect_score_7_dpot_renamed_296))
                (portRef I2 (instanceRef vga_controller_perfect_score_8_dpot_renamed_297))
                (portRef I2 (instanceRef vga_controller_perfect_score_9_dpot_renamed_298))
                (portRef I2 (instanceRef vga_controller_perfect_score_10_dpot_renamed_299))
                (portRef I2 (instanceRef vga_controller_perfect_score_11_dpot_renamed_300))
                (portRef I2 (instanceRef vga_controller_perfect_score_12_dpot_renamed_301))
                (portRef I2 (instanceRef vga_controller_perfect_score_13_dpot_renamed_302))
                (portRef I2 (instanceRef vga_controller_perfect_score_14_dpot_renamed_303))
                (portRef I2 (instanceRef vga_controller_perfect_score_15_dpot_renamed_304))
                (portRef I2 (instanceRef vga_controller_perfect_score_16_dpot_renamed_305))
                (portRef I2 (instanceRef vga_controller_perfect_score_17_dpot_renamed_306))
                (portRef I2 (instanceRef vga_controller_perfect_score_18_dpot_renamed_307))
                (portRef I2 (instanceRef vga_controller_perfect_score_19_dpot_renamed_308))
                (portRef I2 (instanceRef vga_controller_perfect_score_20_dpot_renamed_309))
                (portRef I2 (instanceRef vga_controller_perfect_score_21_dpot_renamed_310))
                (portRef I2 (instanceRef vga_controller_perfect_score_22_dpot_renamed_311))
                (portRef I2 (instanceRef vga_controller_perfect_score_23_dpot_renamed_312))
                (portRef I2 (instanceRef vga_controller_perfect_score_24_dpot_renamed_313))
                (portRef I2 (instanceRef vga_controller_perfect_score_25_dpot_renamed_314))
                (portRef I2 (instanceRef vga_controller_perfect_score_26_dpot_renamed_315))
                (portRef I2 (instanceRef vga_controller_perfect_score_27_dpot_renamed_316))
                (portRef I2 (instanceRef vga_controller_perfect_score_28_dpot_renamed_317))
                (portRef I2 (instanceRef vga_controller_perfect_score_29_dpot_renamed_318))
                (portRef I2 (instanceRef vga_controller_perfect_score_30_dpot_renamed_319))
                (portRef I2 (instanceRef vga_controller_perfect_score_31_dpot_renamed_320))
                (portRef Q (instanceRef vga_controller_c5_9))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_9__INV_0))
              )
            )
            (net (rename vga_controller_c5_10_ "vga_controller/c5<10>")
              (joined
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi2_renamed_32))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_10__rt_renamed_140))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__rt_renamed_262))
                (portRef Q (instanceRef vga_controller_c5_10))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_10__INV_0))
                (portRef I5 (instanceRef vga_controller__n018811_renamed_48))
              )
            )
            (net (rename vga_controller_c5_11_ "vga_controller/c5<11>")
              (joined
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi2_renamed_32))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_2__))
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_11__rt_renamed_139))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__rt_renamed_261))
                (portRef Q (instanceRef vga_controller_c5_11))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_11__INV_0))
                (portRef I4 (instanceRef vga_controller__n018811_renamed_48))
              )
            )
            (net (rename vga_controller_c5_12_ "vga_controller/c5<12>")
              (joined
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi2_renamed_32))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_2__))
                (portRef I2 (instanceRef vga_controller_Mcompar_push_range_c5_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_12__rt_renamed_138))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__rt_renamed_260))
                (portRef Q (instanceRef vga_controller_c5_12))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_12__INV_0))
                (portRef I2 (instanceRef vga_controller__n018811_renamed_48))
              )
            )
            (net (rename vga_controller_c5_13_ "vga_controller/c5<13>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi2_renamed_32))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_2__))
                (portRef I3 (instanceRef vga_controller_Mcompar_push_range_c5_lut_2__))
                (portRef I3 (instanceRef vga_controller__n018811_renamed_48))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_13__rt_renamed_137))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__rt_renamed_259))
                (portRef Q (instanceRef vga_controller_c5_13))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_13__INV_0))
              )
            )
            (net (rename vga_controller_c5_14_ "vga_controller/c5<14>")
              (joined
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi2_renamed_32))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_2__))
                (portRef I4 (instanceRef vga_controller_Mcompar_push_range_c5_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_14__rt_renamed_136))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__rt_renamed_258))
                (portRef Q (instanceRef vga_controller_c5_14))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_14__INV_0))
                (portRef I1 (instanceRef vga_controller__n018811_renamed_48))
              )
            )
            (net (rename vga_controller_c5_15_ "vga_controller/c5<15>")
              (joined
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi3_renamed_31))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_3__))
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lut_3__))
                (portRef I0 (instanceRef vga_controller__n018813_renamed_50))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_15__rt_renamed_135))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__rt_renamed_257))
                (portRef Q (instanceRef vga_controller_c5_15))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_15__INV_0))
              )
            )
            (net (rename vga_controller_c5_16_ "vga_controller/c5<16>")
              (joined
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi3_renamed_31))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_3__))
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lut_3__))
                (portRef I1 (instanceRef vga_controller__n018813_renamed_50))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_16__rt_renamed_134))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__rt_renamed_256))
                (portRef Q (instanceRef vga_controller_c5_16))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_16__INV_0))
              )
            )
            (net (rename vga_controller_c5_17_ "vga_controller/c5<17>")
              (joined
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi3_renamed_31))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_3__))
                (portRef I2 (instanceRef vga_controller_Mcompar_push_range_c5_lut_3__))
                (portRef I2 (instanceRef vga_controller__n018813_renamed_50))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_17__rt_renamed_133))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__rt_renamed_255))
                (portRef Q (instanceRef vga_controller_c5_17))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_17__INV_0))
              )
            )
            (net (rename vga_controller_c5_18_ "vga_controller/c5<18>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi3_renamed_31))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_3__))
                (portRef I3 (instanceRef vga_controller_Mcompar_push_range_c5_lut_3__))
                (portRef I4 (instanceRef vga_controller__n018813_renamed_50))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_18__rt_renamed_132))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__rt_renamed_254))
                (portRef Q (instanceRef vga_controller_c5_18))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_18__INV_0))
              )
            )
            (net (rename vga_controller_c5_19_ "vga_controller/c5<19>")
              (joined
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi3_renamed_31))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_3__))
                (portRef I4 (instanceRef vga_controller_Mcompar_push_range_c5_lut_3__))
                (portRef I3 (instanceRef vga_controller__n018813_renamed_50))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_19__rt_renamed_131))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__rt_renamed_253))
                (portRef Q (instanceRef vga_controller_c5_19))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_19__INV_0))
              )
            )
            (net (rename vga_controller_c5_20_ "vga_controller/c5<20>")
              (joined
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi4_renamed_30))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_4__))
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lut_4__))
                (portRef I5 (instanceRef vga_controller__n018813_renamed_50))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_20__rt_renamed_130))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__rt_renamed_252))
                (portRef Q (instanceRef vga_controller_c5_20))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_20__INV_0))
              )
            )
            (net (rename vga_controller_c5_21_ "vga_controller/c5<21>")
              (joined
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi4_renamed_30))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_4__))
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lut_4__))
                (portRef I1 (instanceRef vga_controller__n018814_renamed_51))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_21__rt_renamed_129))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__rt_renamed_251))
                (portRef Q (instanceRef vga_controller_c5_21))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_21__INV_0))
              )
            )
            (net (rename vga_controller_c5_22_ "vga_controller/c5<22>")
              (joined
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi4_renamed_30))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_4__))
                (portRef I2 (instanceRef vga_controller_Mcompar_push_range_c5_lut_4__))
                (portRef I0 (instanceRef vga_controller__n018814_renamed_51))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_22__rt_renamed_128))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__rt_renamed_250))
                (portRef Q (instanceRef vga_controller_c5_22))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_22__INV_0))
              )
            )
            (net (rename vga_controller_c5_23_ "vga_controller/c5<23>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi4_renamed_30))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_4__))
                (portRef I3 (instanceRef vga_controller_Mcompar_push_range_c5_lut_4__))
                (portRef I3 (instanceRef vga_controller__n018814_renamed_51))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_23__rt_renamed_127))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__rt_renamed_249))
                (portRef Q (instanceRef vga_controller_c5_23))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_23__INV_0))
              )
            )
            (net (rename vga_controller_c5_24_ "vga_controller/c5<24>")
              (joined
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi4_renamed_30))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_4__))
                (portRef I4 (instanceRef vga_controller_Mcompar_push_range_c5_lut_4__))
                (portRef I2 (instanceRef vga_controller__n018814_renamed_51))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_24__rt_renamed_126))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__rt_renamed_248))
                (portRef Q (instanceRef vga_controller_c5_24))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_24__INV_0))
              )
            )
            (net (rename vga_controller_c5_25_ "vga_controller/c5<25>")
              (joined
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi5_renamed_29))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_5__))
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lut_5__))
                (portRef I4 (instanceRef vga_controller__n018814_renamed_51))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_25__rt_renamed_125))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__rt_renamed_247))
                (portRef Q (instanceRef vga_controller_c5_25))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_25__INV_0))
              )
            )
            (net (rename vga_controller_c5_26_ "vga_controller/c5<26>")
              (joined
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi5_renamed_29))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_5__))
                (portRef I1 (instanceRef vga_controller_Mcompar_push_range_c5_lut_5__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_26__rt_renamed_124))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__rt_renamed_246))
                (portRef Q (instanceRef vga_controller_c5_26))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_26__INV_0))
                (portRef I2 (instanceRef vga_controller__n018816_renamed_53))
              )
            )
            (net (rename vga_controller_c5_27_ "vga_controller/c5<27>")
              (joined
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi5_renamed_29))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_5__))
                (portRef I2 (instanceRef vga_controller_Mcompar_push_range_c5_lut_5__))
                (portRef I5 (instanceRef vga_controller__n018814_renamed_51))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_27__rt_renamed_123))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__rt_renamed_245))
                (portRef Q (instanceRef vga_controller_c5_27))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_27__INV_0))
              )
            )
            (net (rename vga_controller_c5_28_ "vga_controller/c5<28>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi5_renamed_29))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_5__))
                (portRef I3 (instanceRef vga_controller_Mcompar_push_range_c5_lut_5__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_28__rt_renamed_122))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__rt_renamed_244))
                (portRef Q (instanceRef vga_controller_c5_28))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_28__INV_0))
                (portRef I3 (instanceRef vga_controller__n018816_renamed_53))
              )
            )
            (net (rename vga_controller_c5_29_ "vga_controller/c5<29>")
              (joined
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lutdi5_renamed_29))
                (portRef I4 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_29_o_lut_5__))
                (portRef I4 (instanceRef vga_controller_Mcompar_push_range_c5_lut_5__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_29__rt_renamed_121))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__rt_renamed_243))
                (portRef Q (instanceRef vga_controller_c5_29))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_29__INV_0))
                (portRef I1 (instanceRef vga_controller__n018816_renamed_53))
              )
            )
            (net (rename vga_controller_c5_30_ "vga_controller/c5<30>")
              (joined
                (portRef I0 (instanceRef vga_controller_Mcompar_push_range_c5_lut_6__))
                (portRef I0 (instanceRef vga_controller_Mcount_c5_cy_30__rt_renamed_120))
                (portRef I0 (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__rt_renamed_242))
                (portRef Q (instanceRef vga_controller_c5_30))
                (portRef I1 (instanceRef vga_controller_c5_31_rstpot_renamed_322))
                (portRef I1 (instanceRef vga_controller_c5_30_rstpot_renamed_323))
                (portRef I1 (instanceRef vga_controller_c5_29_rstpot_renamed_324))
                (portRef I1 (instanceRef vga_controller_c5_28_rstpot_renamed_325))
                (portRef I1 (instanceRef vga_controller_c5_27_rstpot_renamed_326))
                (portRef I1 (instanceRef vga_controller_c5_25_rstpot_renamed_327))
                (portRef I1 (instanceRef vga_controller_c5_24_rstpot_renamed_328))
                (portRef I1 (instanceRef vga_controller_c5_26_rstpot_renamed_329))
                (portRef I1 (instanceRef vga_controller_c5_23_rstpot_renamed_330))
                (portRef I1 (instanceRef vga_controller_c5_22_rstpot_renamed_331))
                (portRef I1 (instanceRef vga_controller_c5_21_rstpot_renamed_332))
                (portRef I1 (instanceRef vga_controller_c5_20_rstpot_renamed_333))
                (portRef I1 (instanceRef vga_controller_c5_19_rstpot_renamed_334))
                (portRef I1 (instanceRef vga_controller_c5_18_rstpot_renamed_335))
                (portRef I1 (instanceRef vga_controller_c5_16_rstpot_renamed_336))
                (portRef I1 (instanceRef vga_controller_c5_15_rstpot_renamed_337))
                (portRef I1 (instanceRef vga_controller_c5_17_rstpot_renamed_338))
                (portRef I1 (instanceRef vga_controller_c5_14_rstpot_renamed_339))
                (portRef I1 (instanceRef vga_controller_c5_13_rstpot_renamed_340))
                (portRef I1 (instanceRef vga_controller_c5_12_rstpot_renamed_341))
                (portRef I1 (instanceRef vga_controller_c5_11_rstpot_renamed_342))
                (portRef I1 (instanceRef vga_controller_c5_10_rstpot_renamed_343))
                (portRef I1 (instanceRef vga_controller_c5_9_rstpot_renamed_344))
                (portRef I1 (instanceRef vga_controller_c5_7_rstpot_renamed_345))
                (portRef I1 (instanceRef vga_controller_c5_8_rstpot_renamed_346))
                (portRef I1 (instanceRef vga_controller_c5_5_rstpot_renamed_347))
                (portRef I1 (instanceRef vga_controller_c5_4_rstpot_renamed_348))
                (portRef I1 (instanceRef vga_controller_c5_3_rstpot_renamed_349))
                (portRef I1 (instanceRef vga_controller_c5_0_rstpot_renamed_350))
                (portRef I1 (instanceRef vga_controller_c5_6_rstpot_renamed_351))
                (portRef I1 (instanceRef vga_controller_c5_2_rstpot_renamed_352))
                (portRef I1 (instanceRef vga_controller_c5_1_rstpot_renamed_353))
                (portRef I (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_lut_30__INV_0))
                (portRef I0 (instanceRef vga_controller__n018816_renamed_53))
              )
            )
            (net (rename vga_controller_game_end "vga_controller/game_end")
              (joined
                (portRef Q (instanceRef vga_controller_game_end_renamed_59))
                (portRef I (instanceRef vga_controller_game_end_glue_set_lut1_INV_0))
                (portRef I0 (instanceRef vga_controller_on_screen_game_end_AND_5_o_inv1))
                (portRef I0 (instanceRef vga_controller__n0216_inv1_rstpot_renamed_321))
              )
            )
            (net (rename vga_controller_correct_BUFG "vga_controller/correct_BUFG")
              (joined
                (portRef C (instanceRef vga_controller_real_score_0))
                (portRef C (instanceRef vga_controller_real_score_1))
                (portRef C (instanceRef vga_controller_real_score_2))
                (portRef C (instanceRef vga_controller_real_score_3))
                (portRef C (instanceRef vga_controller_real_score_4))
                (portRef C (instanceRef vga_controller_real_score_5))
                (portRef C (instanceRef vga_controller_real_score_6))
                (portRef C (instanceRef vga_controller_real_score_7))
                (portRef C (instanceRef vga_controller_real_score_8))
                (portRef C (instanceRef vga_controller_real_score_9))
                (portRef C (instanceRef vga_controller_real_score_10))
                (portRef C (instanceRef vga_controller_real_score_11))
                (portRef C (instanceRef vga_controller_real_score_12))
                (portRef C (instanceRef vga_controller_real_score_13))
                (portRef C (instanceRef vga_controller_real_score_14))
                (portRef C (instanceRef vga_controller_real_score_15))
                (portRef C (instanceRef vga_controller_real_score_16))
                (portRef C (instanceRef vga_controller_real_score_17))
                (portRef C (instanceRef vga_controller_real_score_18))
                (portRef C (instanceRef vga_controller_real_score_19))
                (portRef C (instanceRef vga_controller_real_score_20))
                (portRef C (instanceRef vga_controller_real_score_21))
                (portRef C (instanceRef vga_controller_real_score_22))
                (portRef C (instanceRef vga_controller_real_score_23))
                (portRef C (instanceRef vga_controller_real_score_24))
                (portRef C (instanceRef vga_controller_real_score_25))
                (portRef C (instanceRef vga_controller_real_score_26))
                (portRef C (instanceRef vga_controller_real_score_27))
                (portRef C (instanceRef vga_controller_real_score_28))
                (portRef C (instanceRef vga_controller_real_score_29))
                (portRef C (instanceRef vga_controller_real_score_30))
                (portRef C (instanceRef vga_controller_real_score_31))
                (portRef O (instanceRef vga_controller_correct_BUFG_renamed_356))
              )
            )
            (net (rename vga_controller_v_count_0_ "vga_controller/v_count<0>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_0))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi_renamed_26))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_0__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi_renamed_17))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_0__))
                (portRef I4 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_renamed_54))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_0__))
                (portRef I1 (instanceRef vga_controller__n0216_inv22_renamed_37))
                (portRef I0 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o3_renamed_40))
                (portRef I0 (instanceRef vga_controller__n020317_SW0))
                (portRef I0 (instanceRef vga_controller__n020317_SW1))
              )
            )
            (net (rename vga_controller_v_count_1_ "vga_controller/v_count<1>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_1))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi_renamed_26))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_0__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi_renamed_17))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_0__))
                (portRef I4 (instanceRef vga_controller__n03741))
                (portRef I3 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_renamed_54))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_1__))
                (portRef I0 (instanceRef vga_controller__n0216_inv22_renamed_37))
                (portRef I1 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o3_renamed_40))
                (portRef I0 (instanceRef vga_controller__n020317_renamed_279))
              )
            )
            (net (rename vga_controller_v_count_2_ "vga_controller/v_count<2>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_2))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi1_renamed_25))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_1__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi1_renamed_16))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_1__))
                (portRef I5 (instanceRef vga_controller__n03741))
                (portRef I2 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_renamed_54))
                (portRef I2 (instanceRef vga_controller__n020317_SW1))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_2__))
                (portRef I2 (instanceRef vga_controller__n0216_inv22_renamed_37))
                (portRef I2 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o3_renamed_40))
                (portRef I3 (instanceRef vga_controller__n020317_SW0))
              )
            )
            (net (rename vga_controller_v_count_3_ "vga_controller/v_count<3>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_3))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi1_renamed_25))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi1_renamed_16))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_1__))
                (portRef I0 (instanceRef vga_controller__n03741))
                (portRef I1 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_renamed_54))
                (portRef I2 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1))
                (portRef I2 (instanceRef vga_controller_Mcount_v_count_lut_0__))
                (portRef I2 (instanceRef vga_controller_Mcount_v_count_lut_1__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_3__))
                (portRef I2 (instanceRef vga_controller_Mcount_v_count_lut_2__))
                (portRef I2 (instanceRef vga_controller_Mcount_v_count_lut_5__))
                (portRef I2 (instanceRef vga_controller_Mcount_v_count_lut_6__))
                (portRef I2 (instanceRef vga_controller_Mcount_v_count_lut_7__))
                (portRef I2 (instanceRef vga_controller_Mcount_v_count_lut_8__))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_9__))
                (portRef I4 (instanceRef vga_controller__n0216_inv22_renamed_37))
                (portRef I3 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o3_renamed_40))
                (portRef I5 (instanceRef vga_controller__n020317_SW0))
                (portRef I5 (instanceRef vga_controller__n020317_SW1))
              )
            )
            (net (rename vga_controller_v_count_4_ "vga_controller/v_count<4>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_4))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi2_renamed_24))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_2__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi2_renamed_15))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_2__))
                (portRef I1 (instanceRef vga_controller__n03741))
                (portRef I0 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_renamed_54))
                (portRef I1 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1))
                (portRef I3 (instanceRef vga_controller_Mcount_v_count_lut_0__))
                (portRef I3 (instanceRef vga_controller_Mcount_v_count_lut_1__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_4__))
                (portRef I3 (instanceRef vga_controller_Mcount_v_count_lut_2__))
                (portRef I3 (instanceRef vga_controller_Mcount_v_count_lut_5__))
                (portRef I3 (instanceRef vga_controller_Mcount_v_count_lut_6__))
                (portRef I3 (instanceRef vga_controller_Mcount_v_count_lut_7__))
                (portRef I3 (instanceRef vga_controller_Mcount_v_count_lut_8__))
                (portRef I1 (instanceRef vga_controller_Mcount_v_count_lut_9__))
                (portRef I3 (instanceRef vga_controller__n0216_inv22_renamed_37))
                (portRef I4 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o3_renamed_40))
                (portRef I4 (instanceRef vga_controller__n020317_SW0))
                (portRef I4 (instanceRef vga_controller__n020317_SW1))
              )
            )
            (net (rename vga_controller_v_count_5_ "vga_controller/v_count<5>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_5))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi2_renamed_24))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_2__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi2_renamed_15))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_2__))
                (portRef I2 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv111))
                (portRef I4 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1))
                (portRef I2 (instanceRef vga_controller__n020317_SW0))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_5__))
                (portRef I4 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o2_renamed_39))
                (portRef I2 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_SW0))
                (portRef I3 (instanceRef vga_controller__n020317_SW1))
              )
            )
            (net (rename vga_controller_v_count_6_ "vga_controller/v_count<6>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_6))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi3_renamed_23))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_3__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi3_renamed_14))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_3__))
                (portRef I3 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv111))
                (portRef I3 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_6__))
                (portRef I5 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o2_renamed_39))
                (portRef I3 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_SW0))
                (portRef I1 (instanceRef vga_controller__n020317_SW0))
                (portRef I1 (instanceRef vga_controller__n020317_SW1))
              )
            )
            (net (rename vga_controller_v_count_7_ "vga_controller/v_count<7>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_7))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi3_renamed_23))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_3__))
                (portRef I0 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi3_renamed_14))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_3__))
                (portRef I0 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv111))
                (portRef I0 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1_SW0))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_7__))
                (portRef I2 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o2_renamed_39))
                (portRef I1 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_SW0))
                (portRef I1 (instanceRef vga_controller__n020317_renamed_279))
              )
            )
            (net (rename vga_controller_v_count_8_ "vga_controller/v_count<8>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_8))
                (portRef I3 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi4_renamed_22))
                (portRef I0 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_4__))
                (portRef I2 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi4_renamed_13))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_4__))
                (portRef I1 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv111))
                (portRef I1 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1_SW0))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_8__))
                (portRef I3 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o2_renamed_39))
                (portRef I0 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_SW0))
                (portRef I2 (instanceRef vga_controller__n020317_renamed_279))
              )
            )
            (net (rename vga_controller_v_count_9_ "vga_controller/v_count<9>")
              (joined
                (portRef Q (instanceRef vga_controller_v_count_9))
                (portRef I1 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lutdi4_renamed_22))
                (portRef I2 (instanceRef vga_controller_Mcompar_c5_31__GND_3_o_LessThan_69_o_lut_4__))
                (portRef I1 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lutdi4_renamed_13))
                (portRef I3 (instanceRef vga_controller_Mcompar_GND_3_o_c5_31__LessThan_71_o_lut_4__))
                (portRef I2 (instanceRef vga_controller__n03741))
                (portRef I5 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1))
                (portRef I4 (instanceRef vga_controller_Mcount_v_count_lut_0__))
                (portRef I4 (instanceRef vga_controller_Mcount_v_count_lut_1__))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_3__))
                (portRef I0 (instanceRef vga_controller_Mcount_v_count_lut_4__))
                (portRef I4 (instanceRef vga_controller_Mcount_v_count_lut_2__))
                (portRef I4 (instanceRef vga_controller_Mcount_v_count_lut_5__))
                (portRef I4 (instanceRef vga_controller_Mcount_v_count_lut_6__))
                (portRef I4 (instanceRef vga_controller_Mcount_v_count_lut_7__))
                (portRef I4 (instanceRef vga_controller_Mcount_v_count_lut_8__))
                (portRef I3 (instanceRef vga_controller_Mcount_v_count_lut_9__))
                (portRef I5 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o3_renamed_40))
                (portRef I1 (instanceRef vga_controller_on_screen_game_end_AND_5_o_inv1))
                (portRef I3 (instanceRef vga_controller__n020317_renamed_279))
                (portRef I1 (instanceRef vga_controller__n0216_inv1_rstpot_renamed_321))
              )
            )
            (net (rename vga_controller_h_count_0_ "vga_controller/h_count<0>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_0__))
                (portRef Q (instanceRef vga_controller_h_count_0))
                (portRef I0 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv111))
                (portRef I0 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o1_renamed_38))
                (portRef I0 (instanceRef vga_controller__n020313_renamed_44))
                (portRef I0 (instanceRef vga_controller_center_GND_3_o_AND_11_o3_renamed_47))
              )
            )
            (net (rename vga_controller_h_count_1_ "vga_controller/h_count<1>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_1__))
                (portRef Q (instanceRef vga_controller_h_count_1))
                (portRef I5 (instanceRef vga_controller__n020311_renamed_42))
                (portRef I2 (instanceRef vga_controller_center_GND_3_o_AND_11_o3_renamed_47))
                (portRef I1 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv111))
                (portRef I2 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o1_renamed_38))
                (portRef I2 (instanceRef vga_controller__n020313_renamed_44))
              )
            )
            (net (rename vga_controller_h_count_2_ "vga_controller/h_count<2>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_2__))
                (portRef Q (instanceRef vga_controller_h_count_2))
                (portRef I4 (instanceRef vga_controller__n020311_renamed_42))
                (portRef I3 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv111))
                (portRef I1 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o1_renamed_38))
                (portRef I1 (instanceRef vga_controller__n020313_renamed_44))
                (portRef I1 (instanceRef vga_controller_center_GND_3_o_AND_11_o3_renamed_47))
              )
            )
            (net (rename vga_controller_h_count_3_ "vga_controller/h_count<3>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_3__))
                (portRef Q (instanceRef vga_controller_h_count_3))
                (portRef I2 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv111))
                (portRef I3 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o1_renamed_38))
                (portRef I0 (instanceRef vga_controller__n020312_renamed_43))
                (portRef I0 (instanceRef vga_controller__n020318))
                (portRef I3 (instanceRef vga_controller_center_GND_3_o_AND_11_o3_renamed_47))
              )
            )
            (net (rename vga_controller_h_count_4_ "vga_controller/h_count<4>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_4__))
                (portRef Q (instanceRef vga_controller_h_count_4))
                (portRef I4 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv111))
                (portRef I0 (instanceRef vga_controller__n0216_inv21_renamed_36))
                (portRef I4 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o1_renamed_38))
                (portRef I1 (instanceRef vga_controller__n020312_renamed_43))
                (portRef I1 (instanceRef vga_controller__n020318))
                (portRef I0 (instanceRef vga_controller_center_GND_3_o_AND_11_o2_renamed_46))
                (portRef I4 (instanceRef vga_controller_center_GND_3_o_AND_11_o3_renamed_47))
              )
            )
            (net (rename vga_controller_h_count_5_ "vga_controller/h_count<5>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_5__))
                (portRef Q (instanceRef vga_controller_h_count_5))
                (portRef I4 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv12))
                (portRef I3 (instanceRef vga_controller__n03711))
                (portRef I3 (instanceRef vga_controller__n020311_renamed_42))
                (portRef I2 (instanceRef vga_controller_center_GND_3_o_AND_11_o2_renamed_46))
                (portRef I4 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv1))
                (portRef I5 (instanceRef vga_controller__n0216_inv21_renamed_36))
                (portRef I5 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o1_renamed_38))
                (portRef I4 (instanceRef vga_controller__n020313_renamed_44))
                (portRef I0 (instanceRef vga_controller_center_GND_3_o_AND_11_o4))
                (portRef I3 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW0))
                (portRef I3 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW1))
              )
            )
            (net (rename vga_controller_h_count_6_ "vga_controller/h_count<6>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_6__))
                (portRef Q (instanceRef vga_controller_h_count_6))
                (portRef I3 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv12))
                (portRef I3 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv1))
                (portRef I2 (instanceRef vga_controller__n03711))
                (portRef I4 (instanceRef vga_controller__n0216_inv21_renamed_36))
                (portRef I2 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o4_renamed_41))
                (portRef I3 (instanceRef vga_controller__n020313_renamed_44))
                (portRef I2 (instanceRef vga_controller__n020318))
                (portRef I1 (instanceRef vga_controller_center_GND_3_o_AND_11_o2_renamed_46))
                (portRef I5 (instanceRef vga_controller_center_GND_3_o_AND_11_o3_renamed_47))
              )
            )
            (net (rename vga_controller_h_count_7_ "vga_controller/h_count<7>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_7__))
                (portRef Q (instanceRef vga_controller_h_count_7))
                (portRef I2 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv12))
                (portRef I4 (instanceRef vga_controller__n03711))
                (portRef I2 (instanceRef vga_controller__n020311_renamed_42))
                (portRef I2 (instanceRef vga_controller_center_GND_3_o_AND_11_o1_renamed_45))
                (portRef I0 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv1))
                (portRef I2 (instanceRef vga_controller__n0216_inv21_renamed_36))
                (portRef I1 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o2_renamed_39))
                (portRef I3 (instanceRef vga_controller__n020312_renamed_43))
              )
            )
            (net (rename vga_controller_h_count_8_ "vga_controller/h_count<8>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_8__))
                (portRef Q (instanceRef vga_controller_h_count_8))
                (portRef I0 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv12))
                (portRef I1 (instanceRef vga_controller__n03711))
                (portRef I1 (instanceRef vga_controller__n020311_renamed_42))
                (portRef I1 (instanceRef vga_controller_center_GND_3_o_AND_11_o1_renamed_45))
                (portRef I2 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv1))
                (portRef I1 (instanceRef vga_controller__n0216_inv21_renamed_36))
                (portRef I1 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o4_renamed_41))
                (portRef I2 (instanceRef vga_controller__n020312_renamed_43))
              )
            )
            (net (rename vga_controller_h_count_9_ "vga_controller/h_count<9>")
              (joined
                (portRef I1 (instanceRef vga_controller_Mcount_h_count_lut_9__))
                (portRef Q (instanceRef vga_controller_h_count_9))
                (portRef I5 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv_inv12))
                (portRef I1 (instanceRef vga_controller_h_count_9__PWR_3_o_LessThan_1_o_inv1))
                (portRef I0 (instanceRef vga_controller__n03711))
                (portRef I0 (instanceRef vga_controller__n020311_renamed_42))
                (portRef I0 (instanceRef vga_controller_center_GND_3_o_AND_11_o1_renamed_45))
                (portRef I3 (instanceRef vga_controller__n0216_inv21_renamed_36))
                (portRef I0 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o4_renamed_41))
                (portRef I4 (instanceRef vga_controller__n020312_renamed_43))
              )
            )
            (net (rename vga_controller__n0216_inv21 "vga_controller/_n0216_inv21")
              (joined
                (portRef O (instanceRef vga_controller__n0216_inv21_renamed_36))
                (portRef I2 (instanceRef vga_controller_on_screen_game_end_AND_5_o_inv1))
                (portRef I2 (instanceRef vga_controller__n0216_inv1_rstpot_renamed_321))
              )
            )
            (net (rename vga_controller__n0216_inv22 "vga_controller/_n0216_inv22")
              (joined
                (portRef O (instanceRef vga_controller__n0216_inv22_renamed_37))
                (portRef I4 (instanceRef vga_controller_on_screen_game_end_AND_5_o_inv1))
                (portRef I3 (instanceRef vga_controller__n0216_inv1_rstpot_renamed_321))
              )
            )
            (net (rename vga_controller_push_range_c5_v_count_9__AND_21_o1 "vga_controller/push_range_c5_v_count[9]_AND_21_o1")
              (joined
                (portRef O (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o1_renamed_38))
                (portRef I3 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o4_renamed_41))
              )
            )
            (net (rename vga_controller_push_range_c5_v_count_9__AND_21_o2 "vga_controller/push_range_c5_v_count[9]_AND_21_o2")
              (joined
                (portRef O (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o2_renamed_39))
                (portRef I4 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o4_renamed_41))
              )
            )
            (net (rename vga_controller_push_range_c5_v_count_9__AND_21_o3 "vga_controller/push_range_c5_v_count[9]_AND_21_o3")
              (joined
                (portRef O (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o3_renamed_40))
                (portRef I5 (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o4_renamed_41))
              )
            )
            (net (rename vga_controller_push_range_c5_v_count_9__AND_21_o4 "vga_controller/push_range_c5_v_count[9]_AND_21_o4")
              (joined
                (portRef O (instanceRef vga_controller_push_range_c5_v_count_9__AND_21_o4_renamed_41))
                (portRef CE (instanceRef vga_controller_correct_renamed_35))
                (portRef S (instanceRef vga_controller_o_green_0_glue_set_renamed_358))
                (portRef S (instanceRef vga_controller_o_red_0_glue_set_renamed_359))
                (portRef I4 (instanceRef vga_controller_o_green_2_glue_set_F))
                (portRef I1 (instanceRef vga_controller_o_green_2_glue_set_G))
                (portRef I3 (instanceRef vga_controller__n01971_F))
                (portRef I1 (instanceRef vga_controller__n01971_G))
              )
            )
            (net (rename vga_controller__n020311 "vga_controller/_n020311")
              (joined
                (portRef O (instanceRef vga_controller__n020311_renamed_42))
                (portRef I3 (instanceRef vga_controller__n020318))
              )
            )
            (net (rename vga_controller__n020312 "vga_controller/_n020312")
              (joined
                (portRef O (instanceRef vga_controller__n020312_renamed_43))
                (portRef I5 (instanceRef vga_controller__n020313_renamed_44))
              )
            )
            (net (rename vga_controller__n020313 "vga_controller/_n020313")
              (joined
                (portRef O (instanceRef vga_controller__n020313_renamed_44))
                (portRef I4 (instanceRef vga_controller__n020318))
              )
            )
            (net (rename vga_controller__n020317 "vga_controller/_n020317")
              (joined
                (portRef O (instanceRef vga_controller__n020317_renamed_279))
                (portRef I5 (instanceRef vga_controller__n020318))
              )
            )
            (net (rename vga_controller_center_GND_3_o_AND_11_o1 "vga_controller/center_GND_3_o_AND_11_o1")
              (joined
                (portRef O (instanceRef vga_controller_center_GND_3_o_AND_11_o1_renamed_45))
                (portRef I0 (instanceRef vga_controller_o_green_0_glue_set_F))
                (portRef I1 (instanceRef vga_controller_o_green_0_glue_set_G))
                (portRef I0 (instanceRef vga_controller_o_red_0_glue_set_F))
                (portRef I1 (instanceRef vga_controller_o_red_0_glue_set_G))
                (portRef I1 (instanceRef vga_controller_center_GND_3_o_AND_11_o4))
              )
            )
            (net (rename vga_controller_center_GND_3_o_AND_11_o2 "vga_controller/center_GND_3_o_AND_11_o2")
              (joined
                (portRef O (instanceRef vga_controller_center_GND_3_o_AND_11_o2_renamed_46))
                (portRef I2 (instanceRef vga_controller_center_GND_3_o_AND_11_o4))
                (portRef I4 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW0))
                (portRef I4 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW1))
              )
            )
            (net (rename vga_controller_center_GND_3_o_AND_11_o3 "vga_controller/center_GND_3_o_AND_11_o3")
              (joined
                (portRef O (instanceRef vga_controller_center_GND_3_o_AND_11_o3_renamed_47))
                (portRef I3 (instanceRef vga_controller_center_GND_3_o_AND_11_o4))
                (portRef I5 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW0))
                (portRef I5 (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW1))
              )
            )
            (net (rename vga_controller__n018811 "vga_controller/_n018811")
              (joined
                (portRef O (instanceRef vga_controller__n018811_renamed_48))
                (portRef I2 (instanceRef vga_controller__n018815_renamed_52))
              )
            )
            (net (rename vga_controller__n018812 "vga_controller/_n018812")
              (joined
                (portRef O (instanceRef vga_controller__n018812_renamed_49))
                (portRef I5 (instanceRef vga_controller__n018815_renamed_52))
              )
            )
            (net (rename vga_controller__n018813 "vga_controller/_n018813")
              (joined
                (portRef O (instanceRef vga_controller__n018813_renamed_50))
                (portRef I4 (instanceRef vga_controller__n018815_renamed_52))
              )
            )
            (net (rename vga_controller__n018814 "vga_controller/_n018814")
              (joined
                (portRef O (instanceRef vga_controller__n018814_renamed_51))
                (portRef I3 (instanceRef vga_controller__n018815_renamed_52))
              )
            )
            (net (rename vga_controller__n018815 "vga_controller/_n018815")
              (joined
                (portRef O (instanceRef vga_controller__n018815_renamed_52))
                (portRef I2 (instanceRef vga_controller_game_end_glue_set_lut_renamed_278))
                (portRef CE (instanceRef vga_controller_c5_type_0))
                (portRef CE (instanceRef vga_controller_c5_type_1))
                (portRef CE (instanceRef vga_controller_c5_type_2))
                (portRef CE (instanceRef vga_controller_mem_idx_0))
                (portRef CE (instanceRef vga_controller_mem_idx_1))
                (portRef CE (instanceRef vga_controller_mem_idx_2))
                (portRef CE (instanceRef vga_controller_mem_idx_3))
                (portRef CE (instanceRef vga_controller_perfect_score_0))
                (portRef CE (instanceRef vga_controller_perfect_score_1))
                (portRef CE (instanceRef vga_controller_perfect_score_2))
                (portRef CE (instanceRef vga_controller_perfect_score_3))
                (portRef CE (instanceRef vga_controller_perfect_score_4))
                (portRef CE (instanceRef vga_controller_perfect_score_5))
                (portRef CE (instanceRef vga_controller_perfect_score_6))
                (portRef CE (instanceRef vga_controller_perfect_score_7))
                (portRef CE (instanceRef vga_controller_perfect_score_8))
                (portRef CE (instanceRef vga_controller_perfect_score_9))
                (portRef CE (instanceRef vga_controller_perfect_score_10))
                (portRef CE (instanceRef vga_controller_perfect_score_11))
                (portRef CE (instanceRef vga_controller_perfect_score_12))
                (portRef CE (instanceRef vga_controller_perfect_score_13))
                (portRef CE (instanceRef vga_controller_perfect_score_14))
                (portRef CE (instanceRef vga_controller_perfect_score_15))
                (portRef CE (instanceRef vga_controller_perfect_score_16))
                (portRef CE (instanceRef vga_controller_perfect_score_17))
                (portRef CE (instanceRef vga_controller_perfect_score_18))
                (portRef CE (instanceRef vga_controller_perfect_score_19))
                (portRef CE (instanceRef vga_controller_perfect_score_20))
                (portRef CE (instanceRef vga_controller_perfect_score_21))
                (portRef CE (instanceRef vga_controller_perfect_score_22))
                (portRef CE (instanceRef vga_controller_perfect_score_23))
                (portRef CE (instanceRef vga_controller_perfect_score_24))
                (portRef CE (instanceRef vga_controller_perfect_score_25))
                (portRef CE (instanceRef vga_controller_perfect_score_26))
                (portRef CE (instanceRef vga_controller_perfect_score_27))
                (portRef CE (instanceRef vga_controller_perfect_score_28))
                (portRef CE (instanceRef vga_controller_perfect_score_29))
                (portRef CE (instanceRef vga_controller_perfect_score_30))
                (portRef CE (instanceRef vga_controller_perfect_score_31))
              )
            )
            (net (rename vga_controller__n018816 "vga_controller/_n018816")
              (joined
                (portRef O (instanceRef vga_controller__n018816_renamed_53))
                (portRef I1 (instanceRef vga_controller_game_end_glue_set_lut_renamed_278))
                (portRef I1 (instanceRef vga_controller__n018817_rstpot_renamed_280))
                (portRef I1 (instanceRef vga_controller_mem_idx_0_dpot_renamed_285))
                (portRef I1 (instanceRef vga_controller_mem_idx_1_dpot_renamed_286))
                (portRef I1 (instanceRef vga_controller_mem_idx_2_dpot_renamed_287))
                (portRef I1 (instanceRef vga_controller_mem_idx_3_dpot_renamed_288))
                (portRef I1 (instanceRef vga_controller_perfect_score_0_dpot_renamed_289))
                (portRef I1 (instanceRef vga_controller_perfect_score_1_dpot_renamed_290))
                (portRef I1 (instanceRef vga_controller_perfect_score_2_dpot_renamed_291))
                (portRef I1 (instanceRef vga_controller_perfect_score_3_dpot_renamed_292))
                (portRef I1 (instanceRef vga_controller_perfect_score_4_dpot_renamed_293))
                (portRef I1 (instanceRef vga_controller_perfect_score_5_dpot_renamed_294))
                (portRef I1 (instanceRef vga_controller_perfect_score_6_dpot_renamed_295))
                (portRef I1 (instanceRef vga_controller_perfect_score_7_dpot_renamed_296))
                (portRef I1 (instanceRef vga_controller_perfect_score_8_dpot_renamed_297))
                (portRef I1 (instanceRef vga_controller_perfect_score_9_dpot_renamed_298))
                (portRef I1 (instanceRef vga_controller_perfect_score_10_dpot_renamed_299))
                (portRef I1 (instanceRef vga_controller_perfect_score_11_dpot_renamed_300))
                (portRef I1 (instanceRef vga_controller_perfect_score_12_dpot_renamed_301))
                (portRef I1 (instanceRef vga_controller_perfect_score_13_dpot_renamed_302))
                (portRef I1 (instanceRef vga_controller_perfect_score_14_dpot_renamed_303))
                (portRef I1 (instanceRef vga_controller_perfect_score_15_dpot_renamed_304))
                (portRef I1 (instanceRef vga_controller_perfect_score_16_dpot_renamed_305))
                (portRef I1 (instanceRef vga_controller_perfect_score_17_dpot_renamed_306))
                (portRef I1 (instanceRef vga_controller_perfect_score_18_dpot_renamed_307))
                (portRef I1 (instanceRef vga_controller_perfect_score_19_dpot_renamed_308))
                (portRef I1 (instanceRef vga_controller_perfect_score_20_dpot_renamed_309))
                (portRef I1 (instanceRef vga_controller_perfect_score_21_dpot_renamed_310))
                (portRef I1 (instanceRef vga_controller_perfect_score_22_dpot_renamed_311))
                (portRef I1 (instanceRef vga_controller_perfect_score_23_dpot_renamed_312))
                (portRef I1 (instanceRef vga_controller_perfect_score_24_dpot_renamed_313))
                (portRef I1 (instanceRef vga_controller_perfect_score_25_dpot_renamed_314))
                (portRef I1 (instanceRef vga_controller_perfect_score_26_dpot_renamed_315))
                (portRef I1 (instanceRef vga_controller_perfect_score_27_dpot_renamed_316))
                (portRef I1 (instanceRef vga_controller_perfect_score_28_dpot_renamed_317))
                (portRef I1 (instanceRef vga_controller_perfect_score_29_dpot_renamed_318))
                (portRef I1 (instanceRef vga_controller_perfect_score_30_dpot_renamed_319))
                (portRef I1 (instanceRef vga_controller_perfect_score_31_dpot_renamed_320))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_SW0))
                (portRef I5 (instanceRef vga_controller_v_count_9__GND_3_o_LessThan_87_o11_renamed_54))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1_SW0))
                (portRef I0 (instanceRef vga_controller_v_count_9__PWR_3_o_LessThan_3_o_inv_inv1))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_355))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_55))
              )
            )
            (net btn_up
              (joined
                (portRef btn_up)
                (portRef I (instanceRef btn_up_IBUF_renamed_56))
              )
            )
            (net (rename o_vga_r_2_ "o_vga_r<2>")
              (joined
                (portRef (member o_vga_r 0))
                (portRef O (instanceRef o_vga_r_2_OBUF))
              )
            )
            (net (rename o_vga_r_1_ "o_vga_r<1>")
              (joined
                (portRef (member o_vga_r 1))
                (portRef O (instanceRef o_vga_r_1_OBUF))
              )
            )
            (net (rename o_vga_r_0_ "o_vga_r<0>")
              (joined
                (portRef (member o_vga_r 2))
                (portRef O (instanceRef o_vga_r_0_OBUF))
              )
            )
            (net (rename o_vga_g_2_ "o_vga_g<2>")
              (joined
                (portRef (member o_vga_g 0))
                (portRef O (instanceRef o_vga_g_2_OBUF))
              )
            )
            (net (rename o_vga_g_1_ "o_vga_g<1>")
              (joined
                (portRef (member o_vga_g 1))
                (portRef O (instanceRef o_vga_g_1_OBUF))
              )
            )
            (net (rename o_vga_g_0_ "o_vga_g<0>")
              (joined
                (portRef (member o_vga_g 2))
                (portRef O (instanceRef o_vga_g_0_OBUF))
              )
            )
            (net (rename o_vga_b_1_ "o_vga_b<1>")
              (joined
                (portRef (member o_vga_b 0))
                (portRef O (instanceRef o_vga_b_1_OBUF))
              )
            )
            (net (rename o_vga_b_0_ "o_vga_b<0>")
              (joined
                (portRef (member o_vga_b 1))
                (portRef O (instanceRef o_vga_b_0_OBUF))
              )
            )
            (net o_vga_hsync
              (joined
                (portRef o_vga_hsync)
                (portRef O (instanceRef o_vga_hsync_OBUF_renamed_57))
              )
            )
            (net o_vga_vsync
              (joined
                (portRef o_vga_vsync)
                (portRef O (instanceRef o_vga_vsync_OBUF_renamed_58))
              )
            )
            (net (rename vga_controller_o_green_2_glue_set "vga_controller/o_green_2_glue_set")
              (joined
                (portRef D (instanceRef vga_controller_o_green_2))
                (portRef O (instanceRef vga_controller_o_green_2_glue_set_renamed_360))
              )
            )
            (net (rename vga_controller_o_green_0_glue_set "vga_controller/o_green_0_glue_set")
              (joined
                (portRef D (instanceRef vga_controller_o_green_0))
                (portRef O (instanceRef vga_controller_o_green_0_glue_set_renamed_358))
              )
            )
            (net (rename vga_controller_o_red_0_glue_set "vga_controller/o_red_0_glue_set")
              (joined
                (portRef D (instanceRef vga_controller_o_red_0))
                (portRef O (instanceRef vga_controller_o_red_0_glue_set_renamed_359))
              )
            )
            (net (rename vga_controller_game_end_glue_set "vga_controller/game_end_glue_set")
              (joined
                (portRef D (instanceRef vga_controller_game_end_renamed_59))
                (portRef O (instanceRef vga_controller_game_end_glue_set_cy1))
              )
            )
            (net (rename vga_controller_o_blue_0_glue_set "vga_controller/o_blue_0_glue_set")
              (joined
                (portRef D (instanceRef vga_controller_o_blue_0))
                (portRef O (instanceRef vga_controller__n01971))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_30__rt "clock_controller/Mcount_cnt_mov_cy<30>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_30__rt_renamed_60))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_30__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_30__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_29__rt "clock_controller/Mcount_cnt_mov_cy<29>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_29__rt_renamed_61))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_29__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_29__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_28__rt "clock_controller/Mcount_cnt_mov_cy<28>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_28__rt_renamed_62))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_28__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_28__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_27__rt "clock_controller/Mcount_cnt_mov_cy<27>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_27__rt_renamed_63))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_27__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_27__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_26__rt "clock_controller/Mcount_cnt_mov_cy<26>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_26__rt_renamed_64))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_26__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_26__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_25__rt "clock_controller/Mcount_cnt_mov_cy<25>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_25__rt_renamed_65))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_25__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_25__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_24__rt "clock_controller/Mcount_cnt_mov_cy<24>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_24__rt_renamed_66))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_24__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_24__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_23__rt "clock_controller/Mcount_cnt_mov_cy<23>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_23__rt_renamed_67))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_23__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_23__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_22__rt "clock_controller/Mcount_cnt_mov_cy<22>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_22__rt_renamed_68))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_22__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_22__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_21__rt "clock_controller/Mcount_cnt_mov_cy<21>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_21__rt_renamed_69))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_21__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_21__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_20__rt "clock_controller/Mcount_cnt_mov_cy<20>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_20__rt_renamed_70))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_20__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_20__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_19__rt "clock_controller/Mcount_cnt_mov_cy<19>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_19__rt_renamed_71))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_19__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_19__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_18__rt "clock_controller/Mcount_cnt_mov_cy<18>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_18__rt_renamed_72))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_18__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_18__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_17__rt "clock_controller/Mcount_cnt_mov_cy<17>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_17__rt_renamed_73))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_17__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_17__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_16__rt "clock_controller/Mcount_cnt_mov_cy<16>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_16__rt_renamed_74))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_16__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_16__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_15__rt "clock_controller/Mcount_cnt_mov_cy<15>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_15__rt_renamed_75))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_15__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_15__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_14__rt "clock_controller/Mcount_cnt_mov_cy<14>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_14__rt_renamed_76))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_14__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_14__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_13__rt "clock_controller/Mcount_cnt_mov_cy<13>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_13__rt_renamed_77))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_13__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_13__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_12__rt "clock_controller/Mcount_cnt_mov_cy<12>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_12__rt_renamed_78))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_12__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_12__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_11__rt "clock_controller/Mcount_cnt_mov_cy<11>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_11__rt_renamed_79))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_11__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_11__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_10__rt "clock_controller/Mcount_cnt_mov_cy<10>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_10__rt_renamed_80))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_10__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_10__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_9__rt "clock_controller/Mcount_cnt_mov_cy<9>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_9__rt_renamed_81))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_9__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_9__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_8__rt "clock_controller/Mcount_cnt_mov_cy<8>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_8__rt_renamed_82))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_8__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_8__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_7__rt "clock_controller/Mcount_cnt_mov_cy<7>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_7__rt_renamed_83))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_7__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_7__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_6__rt "clock_controller/Mcount_cnt_mov_cy<6>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_6__rt_renamed_84))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_6__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_6__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_5__rt "clock_controller/Mcount_cnt_mov_cy<5>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_5__rt_renamed_85))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_5__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_5__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_4__rt "clock_controller/Mcount_cnt_mov_cy<4>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_4__rt_renamed_86))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_4__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_4__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_3__rt "clock_controller/Mcount_cnt_mov_cy<3>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_3__rt_renamed_87))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_3__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_3__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_2__rt "clock_controller/Mcount_cnt_mov_cy<2>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_2__rt_renamed_88))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_2__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_2__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_cy_1__rt "clock_controller/Mcount_cnt_mov_cy<1>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_cy_1__rt_renamed_89))
                (portRef S (instanceRef clock_controller_Mcount_cnt_mov_cy_1__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_1__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_30__rt "clock_controller/Mcount_cnt_25mhz_cy<30>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_30__rt_renamed_90))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_30__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_30__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_29__rt "clock_controller/Mcount_cnt_25mhz_cy<29>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_29__rt_renamed_91))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_29__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_29__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_28__rt "clock_controller/Mcount_cnt_25mhz_cy<28>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_28__rt_renamed_92))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_28__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_28__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_27__rt "clock_controller/Mcount_cnt_25mhz_cy<27>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_27__rt_renamed_93))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_27__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_27__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_26__rt "clock_controller/Mcount_cnt_25mhz_cy<26>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_26__rt_renamed_94))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_26__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_26__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_25__rt "clock_controller/Mcount_cnt_25mhz_cy<25>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_25__rt_renamed_95))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_25__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_25__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_24__rt "clock_controller/Mcount_cnt_25mhz_cy<24>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_24__rt_renamed_96))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_24__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_24__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_23__rt "clock_controller/Mcount_cnt_25mhz_cy<23>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_23__rt_renamed_97))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_23__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_23__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_22__rt "clock_controller/Mcount_cnt_25mhz_cy<22>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_22__rt_renamed_98))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_22__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_22__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_21__rt "clock_controller/Mcount_cnt_25mhz_cy<21>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_21__rt_renamed_99))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_21__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_21__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_20__rt "clock_controller/Mcount_cnt_25mhz_cy<20>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_20__rt_renamed_100))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_20__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_20__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_19__rt "clock_controller/Mcount_cnt_25mhz_cy<19>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_19__rt_renamed_101))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_19__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_19__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_18__rt "clock_controller/Mcount_cnt_25mhz_cy<18>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_18__rt_renamed_102))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_18__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_18__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_17__rt "clock_controller/Mcount_cnt_25mhz_cy<17>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_17__rt_renamed_103))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_17__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_17__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_16__rt "clock_controller/Mcount_cnt_25mhz_cy<16>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_16__rt_renamed_104))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_16__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_16__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_15__rt "clock_controller/Mcount_cnt_25mhz_cy<15>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_15__rt_renamed_105))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_15__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_15__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_14__rt "clock_controller/Mcount_cnt_25mhz_cy<14>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_14__rt_renamed_106))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_14__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_14__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_13__rt "clock_controller/Mcount_cnt_25mhz_cy<13>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_13__rt_renamed_107))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_13__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_13__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_12__rt "clock_controller/Mcount_cnt_25mhz_cy<12>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_12__rt_renamed_108))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_12__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_12__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_11__rt "clock_controller/Mcount_cnt_25mhz_cy<11>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_11__rt_renamed_109))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_11__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_11__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_10__rt "clock_controller/Mcount_cnt_25mhz_cy<10>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_10__rt_renamed_110))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_10__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_10__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_9__rt "clock_controller/Mcount_cnt_25mhz_cy<9>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_9__rt_renamed_111))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_9__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_9__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_8__rt "clock_controller/Mcount_cnt_25mhz_cy<8>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_8__rt_renamed_112))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_8__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_8__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_7__rt "clock_controller/Mcount_cnt_25mhz_cy<7>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_7__rt_renamed_113))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_7__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_7__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_6__rt "clock_controller/Mcount_cnt_25mhz_cy<6>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_6__rt_renamed_114))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_6__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_6__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_5__rt "clock_controller/Mcount_cnt_25mhz_cy<5>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_5__rt_renamed_115))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_5__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_5__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_4__rt "clock_controller/Mcount_cnt_25mhz_cy<4>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_4__rt_renamed_116))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_4__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_4__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_3__rt "clock_controller/Mcount_cnt_25mhz_cy<3>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_3__rt_renamed_117))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_3__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_3__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_2__rt "clock_controller/Mcount_cnt_25mhz_cy<2>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_2__rt_renamed_118))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_2__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_2__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_cy_1__rt "clock_controller/Mcount_cnt_25mhz_cy<1>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_cy_1__rt_renamed_119))
                (portRef S (instanceRef clock_controller_Mcount_cnt_25mhz_cy_1__))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_30__rt "vga_controller/Mcount_c5_cy<30>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_30__rt_renamed_120))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_30__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_30__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_29__rt "vga_controller/Mcount_c5_cy<29>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_29__rt_renamed_121))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_29__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_29__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_28__rt "vga_controller/Mcount_c5_cy<28>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_28__rt_renamed_122))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_28__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_28__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_27__rt "vga_controller/Mcount_c5_cy<27>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_27__rt_renamed_123))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_27__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_27__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_26__rt "vga_controller/Mcount_c5_cy<26>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_26__rt_renamed_124))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_26__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_26__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_25__rt "vga_controller/Mcount_c5_cy<25>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_25__rt_renamed_125))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_25__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_25__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_24__rt "vga_controller/Mcount_c5_cy<24>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_24__rt_renamed_126))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_24__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_24__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_23__rt "vga_controller/Mcount_c5_cy<23>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_23__rt_renamed_127))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_23__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_23__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_22__rt "vga_controller/Mcount_c5_cy<22>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_22__rt_renamed_128))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_22__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_22__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_21__rt "vga_controller/Mcount_c5_cy<21>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_21__rt_renamed_129))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_21__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_21__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_20__rt "vga_controller/Mcount_c5_cy<20>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_20__rt_renamed_130))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_20__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_20__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_19__rt "vga_controller/Mcount_c5_cy<19>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_19__rt_renamed_131))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_19__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_19__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_18__rt "vga_controller/Mcount_c5_cy<18>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_18__rt_renamed_132))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_18__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_18__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_17__rt "vga_controller/Mcount_c5_cy<17>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_17__rt_renamed_133))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_17__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_17__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_16__rt "vga_controller/Mcount_c5_cy<16>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_16__rt_renamed_134))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_16__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_16__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_15__rt "vga_controller/Mcount_c5_cy<15>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_15__rt_renamed_135))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_15__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_15__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_14__rt "vga_controller/Mcount_c5_cy<14>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_14__rt_renamed_136))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_14__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_14__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_13__rt "vga_controller/Mcount_c5_cy<13>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_13__rt_renamed_137))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_13__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_13__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_12__rt "vga_controller/Mcount_c5_cy<12>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_12__rt_renamed_138))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_12__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_12__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_11__rt "vga_controller/Mcount_c5_cy<11>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_11__rt_renamed_139))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_11__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_11__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_10__rt "vga_controller/Mcount_c5_cy<10>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_10__rt_renamed_140))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_10__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_10__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_9__rt "vga_controller/Mcount_c5_cy<9>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_9__rt_renamed_141))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_9__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_8__rt "vga_controller/Mcount_c5_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_8__rt_renamed_142))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_8__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_7__rt "vga_controller/Mcount_c5_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_7__rt_renamed_143))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_7__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_6__rt "vga_controller/Mcount_c5_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_6__rt_renamed_144))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_6__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_5__rt "vga_controller/Mcount_c5_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_5__rt_renamed_145))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_5__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_4__rt "vga_controller/Mcount_c5_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_4__rt_renamed_146))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_4__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_3__rt "vga_controller/Mcount_c5_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_3__rt_renamed_147))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_3__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_2__rt "vga_controller/Mcount_c5_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_2__rt_renamed_148))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_2__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_c5_cy_1__rt "vga_controller/Mcount_c5_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_cy_1__rt_renamed_149))
                (portRef S (instanceRef vga_controller_Mcount_c5_cy_1__))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_30__rt "vga_controller/Mcount_real_score_cy<30>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_30__rt_renamed_150))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_30__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_30__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_29__rt "vga_controller/Mcount_real_score_cy<29>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_29__rt_renamed_151))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_29__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_29__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_28__rt "vga_controller/Mcount_real_score_cy<28>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_28__rt_renamed_152))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_28__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_28__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_27__rt "vga_controller/Mcount_real_score_cy<27>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_27__rt_renamed_153))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_27__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_27__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_26__rt "vga_controller/Mcount_real_score_cy<26>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_26__rt_renamed_154))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_26__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_26__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_25__rt "vga_controller/Mcount_real_score_cy<25>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_25__rt_renamed_155))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_25__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_25__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_24__rt "vga_controller/Mcount_real_score_cy<24>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_24__rt_renamed_156))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_24__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_24__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_23__rt "vga_controller/Mcount_real_score_cy<23>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_23__rt_renamed_157))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_23__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_23__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_22__rt "vga_controller/Mcount_real_score_cy<22>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_22__rt_renamed_158))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_22__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_22__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_21__rt "vga_controller/Mcount_real_score_cy<21>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_21__rt_renamed_159))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_21__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_21__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_20__rt "vga_controller/Mcount_real_score_cy<20>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_20__rt_renamed_160))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_20__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_20__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_19__rt "vga_controller/Mcount_real_score_cy<19>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_19__rt_renamed_161))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_19__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_19__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_18__rt "vga_controller/Mcount_real_score_cy<18>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_18__rt_renamed_162))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_18__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_18__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_17__rt "vga_controller/Mcount_real_score_cy<17>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_17__rt_renamed_163))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_17__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_17__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_16__rt "vga_controller/Mcount_real_score_cy<16>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_16__rt_renamed_164))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_16__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_16__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_15__rt "vga_controller/Mcount_real_score_cy<15>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_15__rt_renamed_165))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_15__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_15__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_14__rt "vga_controller/Mcount_real_score_cy<14>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_14__rt_renamed_166))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_14__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_14__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_13__rt "vga_controller/Mcount_real_score_cy<13>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_13__rt_renamed_167))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_13__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_13__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_12__rt "vga_controller/Mcount_real_score_cy<12>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_12__rt_renamed_168))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_12__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_12__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_11__rt "vga_controller/Mcount_real_score_cy<11>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_11__rt_renamed_169))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_11__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_11__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_10__rt "vga_controller/Mcount_real_score_cy<10>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_10__rt_renamed_170))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_10__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_10__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_9__rt "vga_controller/Mcount_real_score_cy<9>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_9__rt_renamed_171))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_9__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_8__rt "vga_controller/Mcount_real_score_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_8__rt_renamed_172))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_8__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_7__rt "vga_controller/Mcount_real_score_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_7__rt_renamed_173))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_7__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_6__rt "vga_controller/Mcount_real_score_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_6__rt_renamed_174))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_6__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_5__rt "vga_controller/Mcount_real_score_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_5__rt_renamed_175))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_5__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_4__rt "vga_controller/Mcount_real_score_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_4__rt_renamed_176))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_4__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_3__rt "vga_controller/Mcount_real_score_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_3__rt_renamed_177))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_3__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_2__rt "vga_controller/Mcount_real_score_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_2__rt_renamed_178))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_2__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_cy_1__rt "vga_controller/Mcount_real_score_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_cy_1__rt_renamed_179))
                (portRef S (instanceRef vga_controller_Mcount_real_score_cy_1__))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_30__rt "vga_controller/Mcount_perfect_score_cy<30>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_30__rt_renamed_180))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_30__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_30__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_29__rt "vga_controller/Mcount_perfect_score_cy<29>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_29__rt_renamed_181))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_29__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_29__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_28__rt "vga_controller/Mcount_perfect_score_cy<28>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_28__rt_renamed_182))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_28__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_28__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_27__rt "vga_controller/Mcount_perfect_score_cy<27>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_27__rt_renamed_183))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_27__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_27__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_26__rt "vga_controller/Mcount_perfect_score_cy<26>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_26__rt_renamed_184))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_26__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_26__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_25__rt "vga_controller/Mcount_perfect_score_cy<25>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_25__rt_renamed_185))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_25__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_25__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_24__rt "vga_controller/Mcount_perfect_score_cy<24>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_24__rt_renamed_186))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_24__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_24__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_23__rt "vga_controller/Mcount_perfect_score_cy<23>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_23__rt_renamed_187))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_23__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_23__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_22__rt "vga_controller/Mcount_perfect_score_cy<22>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_22__rt_renamed_188))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_22__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_22__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_21__rt "vga_controller/Mcount_perfect_score_cy<21>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_21__rt_renamed_189))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_21__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_21__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_20__rt "vga_controller/Mcount_perfect_score_cy<20>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_20__rt_renamed_190))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_20__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_20__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_19__rt "vga_controller/Mcount_perfect_score_cy<19>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_19__rt_renamed_191))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_19__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_19__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_18__rt "vga_controller/Mcount_perfect_score_cy<18>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_18__rt_renamed_192))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_18__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_18__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_17__rt "vga_controller/Mcount_perfect_score_cy<17>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_17__rt_renamed_193))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_17__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_17__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_16__rt "vga_controller/Mcount_perfect_score_cy<16>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_16__rt_renamed_194))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_16__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_16__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_15__rt "vga_controller/Mcount_perfect_score_cy<15>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_15__rt_renamed_195))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_15__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_15__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_14__rt "vga_controller/Mcount_perfect_score_cy<14>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_14__rt_renamed_196))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_14__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_14__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_13__rt "vga_controller/Mcount_perfect_score_cy<13>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_13__rt_renamed_197))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_13__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_13__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_12__rt "vga_controller/Mcount_perfect_score_cy<12>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_12__rt_renamed_198))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_12__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_12__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_11__rt "vga_controller/Mcount_perfect_score_cy<11>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_11__rt_renamed_199))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_11__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_11__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_10__rt "vga_controller/Mcount_perfect_score_cy<10>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_10__rt_renamed_200))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_10__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_10__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_9__rt "vga_controller/Mcount_perfect_score_cy<9>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_9__rt_renamed_201))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_9__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_9__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_8__rt "vga_controller/Mcount_perfect_score_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_8__rt_renamed_202))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_8__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_8__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_7__rt "vga_controller/Mcount_perfect_score_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_7__rt_renamed_203))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_7__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_7__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_6__rt "vga_controller/Mcount_perfect_score_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_6__rt_renamed_204))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_6__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_6__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_5__rt "vga_controller/Mcount_perfect_score_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_5__rt_renamed_205))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_5__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_5__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_4__rt "vga_controller/Mcount_perfect_score_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_4__rt_renamed_206))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_4__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_4__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_3__rt "vga_controller/Mcount_perfect_score_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_3__rt_renamed_207))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_3__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_3__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_2__rt "vga_controller/Mcount_perfect_score_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_2__rt_renamed_208))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_2__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_cy_1__rt "vga_controller/Mcount_perfect_score_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_cy_1__rt_renamed_209))
                (portRef S (instanceRef vga_controller_Mcount_perfect_score_cy_1__))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_1__))
              )
            )
            (net (rename vga_controller_Mcount_mem_idx_cy_2__rt "vga_controller/Mcount_mem_idx_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_cy_2__rt_renamed_210))
                (portRef S (instanceRef vga_controller_Mcount_mem_idx_cy_2__))
                (portRef LI (instanceRef vga_controller_Mcount_mem_idx_xor_2__))
              )
            )
            (net (rename vga_controller_Mcount_mem_idx_cy_1__rt "vga_controller/Mcount_mem_idx_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_cy_1__rt_renamed_211))
                (portRef S (instanceRef vga_controller_Mcount_mem_idx_cy_1__))
                (portRef LI (instanceRef vga_controller_Mcount_mem_idx_xor_1__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<30>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__rt_renamed_212))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_30__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_30__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<29>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__rt_renamed_213))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_29__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_29__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<28>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__rt_renamed_214))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_28__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_28__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<27>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__rt_renamed_215))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_27__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_27__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<26>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__rt_renamed_216))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_26__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_26__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<25>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__rt_renamed_217))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_25__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_25__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<24>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__rt_renamed_218))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_24__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_24__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<23>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__rt_renamed_219))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_23__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_23__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<22>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__rt_renamed_220))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_22__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_22__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<21>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__rt_renamed_221))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_21__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_21__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<20>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__rt_renamed_222))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_20__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_20__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<19>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__rt_renamed_223))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_19__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_19__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<18>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__rt_renamed_224))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_18__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_18__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<17>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__rt_renamed_225))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_17__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_17__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<16>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__rt_renamed_226))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_16__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_16__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<15>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__rt_renamed_227))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_15__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_15__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<14>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__rt_renamed_228))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_14__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_14__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<13>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__rt_renamed_229))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_13__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_13__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<12>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__rt_renamed_230))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_12__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_12__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<11>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__rt_renamed_231))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_11__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_11__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<10>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__rt_renamed_232))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_10__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_10__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<9>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__rt_renamed_233))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_9__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_9__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__rt_renamed_234))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_8__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_8__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__rt_renamed_235))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_7__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_7__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__rt_renamed_236))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_6__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_6__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__rt_renamed_237))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_5__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_5__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__rt_renamed_238))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_4__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_4__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__rt_renamed_239))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_3__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_3__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__rt_renamed_240))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_2__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_2__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__rt_renamed_241))
                (portRef S (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_cy_1__))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_1__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<30>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__rt_renamed_242))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_30__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_30__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<29>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__rt_renamed_243))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_29__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_29__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<28>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__rt_renamed_244))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_28__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_28__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<27>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__rt_renamed_245))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_27__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_27__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<26>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__rt_renamed_246))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_26__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_26__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<25>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__rt_renamed_247))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_25__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_25__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<24>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__rt_renamed_248))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_24__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_24__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<23>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__rt_renamed_249))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_23__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_23__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<22>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__rt_renamed_250))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_22__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_22__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<21>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__rt_renamed_251))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_21__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_21__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<20>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__rt_renamed_252))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_20__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_20__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<19>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__rt_renamed_253))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_19__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_19__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<18>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__rt_renamed_254))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_18__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_18__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<17>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__rt_renamed_255))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_17__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_17__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<16>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__rt_renamed_256))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_16__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_16__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<15>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__rt_renamed_257))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_15__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_15__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<14>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__rt_renamed_258))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_14__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_14__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<13>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__rt_renamed_259))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_13__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_13__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<12>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__rt_renamed_260))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_12__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_12__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<11>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__rt_renamed_261))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_11__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_11__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<10>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__rt_renamed_262))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_10__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_10__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<9>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__rt_renamed_263))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_9__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_9__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__rt_renamed_264))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_8__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_8__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__rt_renamed_265))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_7__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_7__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__rt_renamed_266))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_6__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_6__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__rt_renamed_267))
                (portRef S (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_cy_4__))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_4__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__rt "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__rt_renamed_268))
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_5__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_5__))
              )
            )
            (net (rename vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__rt "vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__rt_renamed_269))
                (portRef S (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_cy_3__))
                (portRef LI (instanceRef vga_controller_Msub_c5_31__GND_3_o_sub_68_OUT_xor_3__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_mov_xor_31__rt "clock_controller/Mcount_cnt_mov_xor<31>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_mov_xor_31__rt_renamed_270))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_mov_xor_31__))
              )
            )
            (net (rename clock_controller_Mcount_cnt_25mhz_xor_31__rt "clock_controller/Mcount_cnt_25mhz_xor<31>_rt")
              (joined
                (portRef O (instanceRef clock_controller_Mcount_cnt_25mhz_xor_31__rt_renamed_271))
                (portRef LI (instanceRef clock_controller_Mcount_cnt_25mhz_xor_31__))
              )
            )
            (net (rename vga_controller_Mcount_c5_xor_31__rt "vga_controller/Mcount_c5_xor<31>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_c5_xor_31__rt_renamed_272))
                (portRef LI (instanceRef vga_controller_Mcount_c5_xor_31__))
              )
            )
            (net (rename vga_controller_Mcount_real_score_xor_31__rt "vga_controller/Mcount_real_score_xor<31>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_real_score_xor_31__rt_renamed_273))
                (portRef LI (instanceRef vga_controller_Mcount_real_score_xor_31__))
              )
            )
            (net (rename vga_controller_Mcount_perfect_score_xor_31__rt "vga_controller/Mcount_perfect_score_xor<31>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_perfect_score_xor_31__rt_renamed_274))
                (portRef LI (instanceRef vga_controller_Mcount_perfect_score_xor_31__))
              )
            )
            (net (rename vga_controller_Mcount_mem_idx_xor_3__rt "vga_controller/Mcount_mem_idx_xor<3>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Mcount_mem_idx_xor_3__rt_renamed_275))
                (portRef LI (instanceRef vga_controller_Mcount_mem_idx_xor_3__))
              )
            )
            (net (rename vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_31__rt "vga_controller/Madd_perfect_score[31]_GND_3_o_add_23_OUT_xor<31>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_31__rt_renamed_276))
                (portRef LI (instanceRef vga_controller_Madd_perfect_score_31__GND_3_o_add_23_OUT_xor_31__))
              )
            )
            (net (rename vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_31__rt "vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_xor<31>_rt")
              (joined
                (portRef O (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_31__rt_renamed_277))
                (portRef LI (instanceRef vga_controller_Madd_c5_31__GND_3_o_add_69_OUT_xor_31__))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef vga_controller__n02032_SW0))
                (portRef I2 (instanceRef vga_controller_o_green_2_glue_set_F))
                (portRef I4 (instanceRef vga_controller_o_green_2_glue_set_G))
              )
            )
            (net (rename vga_controller_game_end_glue_set_lut "vga_controller/game_end_glue_set_lut")
              (joined
                (portRef O (instanceRef vga_controller_game_end_glue_set_lut_renamed_278))
                (portRef S (instanceRef vga_controller_game_end_glue_set_cy))
              )
            )
            (net (rename vga_controller_real_score_31__perfect_score_31__not_equal_24_o_l1 "vga_controller/real_score[31]_perfect_score[31]_not_equal_24_o_l1")
              (joined
                (portRef O (instanceRef vga_controller_game_end_glue_set_cy))
                (portRef CI (instanceRef vga_controller_game_end_glue_set_cy1))
              )
            )
            (net (rename vga_controller_game_end_glue_set_lut1 "vga_controller/game_end_glue_set_lut1")
              (joined
                (portRef S (instanceRef vga_controller_game_end_glue_set_cy1))
                (portRef O (instanceRef vga_controller_game_end_glue_set_lut1_INV_0))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW0))
                (portRef I3 (instanceRef vga_controller_o_red_0_glue_set_F))
                (portRef I4 (instanceRef vga_controller_o_red_0_glue_set_G))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef vga_controller_center_GND_3_o_AND_11_o4_SW1))
                (portRef I1 (instanceRef vga_controller_o_green_0_glue_set_F))
                (portRef I2 (instanceRef vga_controller_o_green_0_glue_set_G))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef vga_controller__n020317_SW0))
                (portRef I5 (instanceRef vga_controller__n020317_renamed_279))
              )
            )
            (net N13
              (joined
                (portRef O (instanceRef vga_controller__n020317_SW1))
                (portRef I4 (instanceRef vga_controller__n020317_renamed_279))
              )
            )
            (net (rename vga_controller__n018817_rstpot "vga_controller/_n018817_rstpot")
              (joined
                (portRef O (instanceRef vga_controller__n018817_rstpot_renamed_280))
                (portRef I5 (instanceRef vga_controller_c5_type_0_dpot_renamed_282))
                (portRef I5 (instanceRef vga_controller_c5_type_1_dpot_renamed_283))
                (portRef I5 (instanceRef vga_controller_c5_type_2_dpot_renamed_284))
              )
            )
            (net (rename vga_controller_c5_type_0_dpot "vga_controller/c5_type_0_dpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_type_0))
                (portRef O (instanceRef vga_controller_c5_type_0_dpot_renamed_282))
              )
            )
            (net (rename vga_controller_c5_type_1_dpot "vga_controller/c5_type_1_dpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_type_1))
                (portRef O (instanceRef vga_controller_c5_type_1_dpot_renamed_283))
              )
            )
            (net (rename vga_controller_c5_type_2_dpot "vga_controller/c5_type_2_dpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_type_2))
                (portRef O (instanceRef vga_controller_c5_type_2_dpot_renamed_284))
              )
            )
            (net (rename vga_controller_mem_idx_0_dpot "vga_controller/mem_idx_0_dpot")
              (joined
                (portRef D (instanceRef vga_controller_mem_idx_0))
                (portRef O (instanceRef vga_controller_mem_idx_0_dpot_renamed_285))
              )
            )
            (net (rename vga_controller_mem_idx_1_dpot "vga_controller/mem_idx_1_dpot")
              (joined
                (portRef D (instanceRef vga_controller_mem_idx_1))
                (portRef O (instanceRef vga_controller_mem_idx_1_dpot_renamed_286))
              )
            )
            (net (rename vga_controller_mem_idx_2_dpot "vga_controller/mem_idx_2_dpot")
              (joined
                (portRef D (instanceRef vga_controller_mem_idx_2))
                (portRef O (instanceRef vga_controller_mem_idx_2_dpot_renamed_287))
              )
            )
            (net (rename vga_controller_mem_idx_3_dpot "vga_controller/mem_idx_3_dpot")
              (joined
                (portRef D (instanceRef vga_controller_mem_idx_3))
                (portRef O (instanceRef vga_controller_mem_idx_3_dpot_renamed_288))
              )
            )
            (net (rename vga_controller_perfect_score_0_dpot "vga_controller/perfect_score_0_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_0))
                (portRef O (instanceRef vga_controller_perfect_score_0_dpot_renamed_289))
              )
            )
            (net (rename vga_controller_perfect_score_1_dpot "vga_controller/perfect_score_1_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_1))
                (portRef O (instanceRef vga_controller_perfect_score_1_dpot_renamed_290))
              )
            )
            (net (rename vga_controller_perfect_score_2_dpot "vga_controller/perfect_score_2_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_2))
                (portRef O (instanceRef vga_controller_perfect_score_2_dpot_renamed_291))
              )
            )
            (net (rename vga_controller_perfect_score_3_dpot "vga_controller/perfect_score_3_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_3))
                (portRef O (instanceRef vga_controller_perfect_score_3_dpot_renamed_292))
              )
            )
            (net (rename vga_controller_perfect_score_4_dpot "vga_controller/perfect_score_4_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_4))
                (portRef O (instanceRef vga_controller_perfect_score_4_dpot_renamed_293))
              )
            )
            (net (rename vga_controller_perfect_score_5_dpot "vga_controller/perfect_score_5_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_5))
                (portRef O (instanceRef vga_controller_perfect_score_5_dpot_renamed_294))
              )
            )
            (net (rename vga_controller_perfect_score_6_dpot "vga_controller/perfect_score_6_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_6))
                (portRef O (instanceRef vga_controller_perfect_score_6_dpot_renamed_295))
              )
            )
            (net (rename vga_controller_perfect_score_7_dpot "vga_controller/perfect_score_7_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_7))
                (portRef O (instanceRef vga_controller_perfect_score_7_dpot_renamed_296))
              )
            )
            (net (rename vga_controller_perfect_score_8_dpot "vga_controller/perfect_score_8_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_8))
                (portRef O (instanceRef vga_controller_perfect_score_8_dpot_renamed_297))
              )
            )
            (net (rename vga_controller_perfect_score_9_dpot "vga_controller/perfect_score_9_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_9))
                (portRef O (instanceRef vga_controller_perfect_score_9_dpot_renamed_298))
              )
            )
            (net (rename vga_controller_perfect_score_10_dpot "vga_controller/perfect_score_10_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_10))
                (portRef O (instanceRef vga_controller_perfect_score_10_dpot_renamed_299))
              )
            )
            (net (rename vga_controller_perfect_score_11_dpot "vga_controller/perfect_score_11_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_11))
                (portRef O (instanceRef vga_controller_perfect_score_11_dpot_renamed_300))
              )
            )
            (net (rename vga_controller_perfect_score_12_dpot "vga_controller/perfect_score_12_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_12))
                (portRef O (instanceRef vga_controller_perfect_score_12_dpot_renamed_301))
              )
            )
            (net (rename vga_controller_perfect_score_13_dpot "vga_controller/perfect_score_13_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_13))
                (portRef O (instanceRef vga_controller_perfect_score_13_dpot_renamed_302))
              )
            )
            (net (rename vga_controller_perfect_score_14_dpot "vga_controller/perfect_score_14_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_14))
                (portRef O (instanceRef vga_controller_perfect_score_14_dpot_renamed_303))
              )
            )
            (net (rename vga_controller_perfect_score_15_dpot "vga_controller/perfect_score_15_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_15))
                (portRef O (instanceRef vga_controller_perfect_score_15_dpot_renamed_304))
              )
            )
            (net (rename vga_controller_perfect_score_16_dpot "vga_controller/perfect_score_16_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_16))
                (portRef O (instanceRef vga_controller_perfect_score_16_dpot_renamed_305))
              )
            )
            (net (rename vga_controller_perfect_score_17_dpot "vga_controller/perfect_score_17_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_17))
                (portRef O (instanceRef vga_controller_perfect_score_17_dpot_renamed_306))
              )
            )
            (net (rename vga_controller_perfect_score_18_dpot "vga_controller/perfect_score_18_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_18))
                (portRef O (instanceRef vga_controller_perfect_score_18_dpot_renamed_307))
              )
            )
            (net (rename vga_controller_perfect_score_19_dpot "vga_controller/perfect_score_19_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_19))
                (portRef O (instanceRef vga_controller_perfect_score_19_dpot_renamed_308))
              )
            )
            (net (rename vga_controller_perfect_score_20_dpot "vga_controller/perfect_score_20_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_20))
                (portRef O (instanceRef vga_controller_perfect_score_20_dpot_renamed_309))
              )
            )
            (net (rename vga_controller_perfect_score_21_dpot "vga_controller/perfect_score_21_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_21))
                (portRef O (instanceRef vga_controller_perfect_score_21_dpot_renamed_310))
              )
            )
            (net (rename vga_controller_perfect_score_22_dpot "vga_controller/perfect_score_22_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_22))
                (portRef O (instanceRef vga_controller_perfect_score_22_dpot_renamed_311))
              )
            )
            (net (rename vga_controller_perfect_score_23_dpot "vga_controller/perfect_score_23_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_23))
                (portRef O (instanceRef vga_controller_perfect_score_23_dpot_renamed_312))
              )
            )
            (net (rename vga_controller_perfect_score_24_dpot "vga_controller/perfect_score_24_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_24))
                (portRef O (instanceRef vga_controller_perfect_score_24_dpot_renamed_313))
              )
            )
            (net (rename vga_controller_perfect_score_25_dpot "vga_controller/perfect_score_25_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_25))
                (portRef O (instanceRef vga_controller_perfect_score_25_dpot_renamed_314))
              )
            )
            (net (rename vga_controller_perfect_score_26_dpot "vga_controller/perfect_score_26_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_26))
                (portRef O (instanceRef vga_controller_perfect_score_26_dpot_renamed_315))
              )
            )
            (net (rename vga_controller_perfect_score_27_dpot "vga_controller/perfect_score_27_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_27))
                (portRef O (instanceRef vga_controller_perfect_score_27_dpot_renamed_316))
              )
            )
            (net (rename vga_controller_perfect_score_28_dpot "vga_controller/perfect_score_28_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_28))
                (portRef O (instanceRef vga_controller_perfect_score_28_dpot_renamed_317))
              )
            )
            (net (rename vga_controller_perfect_score_29_dpot "vga_controller/perfect_score_29_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_29))
                (portRef O (instanceRef vga_controller_perfect_score_29_dpot_renamed_318))
              )
            )
            (net (rename vga_controller_perfect_score_30_dpot "vga_controller/perfect_score_30_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_30))
                (portRef O (instanceRef vga_controller_perfect_score_30_dpot_renamed_319))
              )
            )
            (net (rename vga_controller_perfect_score_31_dpot "vga_controller/perfect_score_31_dpot")
              (joined
                (portRef D (instanceRef vga_controller_perfect_score_31))
                (portRef O (instanceRef vga_controller_perfect_score_31_dpot_renamed_320))
              )
            )
            (net (rename vga_controller__n0216_inv1_rstpot "vga_controller/_n0216_inv1_rstpot")
              (joined
                (portRef O (instanceRef vga_controller__n0216_inv1_rstpot_renamed_321))
                (portRef I2 (instanceRef vga_controller_correct_dpot_renamed_281))
              )
            )
            (net (rename vga_controller_correct_dpot "vga_controller/correct_dpot")
              (joined
                (portRef O (instanceRef vga_controller_correct_dpot_renamed_281))
                (portRef D (instanceRef vga_controller_correct_renamed_35))
              )
            )
            (net (rename vga_controller_c5_0_rstpot "vga_controller/c5_0_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_0))
                (portRef O (instanceRef vga_controller_c5_0_rstpot_renamed_350))
              )
            )
            (net (rename vga_controller_c5_31_rstpot "vga_controller/c5_31_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_31))
                (portRef O (instanceRef vga_controller_c5_31_rstpot_renamed_322))
              )
            )
            (net (rename vga_controller_c5_30_rstpot "vga_controller/c5_30_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_30))
                (portRef O (instanceRef vga_controller_c5_30_rstpot_renamed_323))
              )
            )
            (net (rename vga_controller_c5_29_rstpot "vga_controller/c5_29_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_29))
                (portRef O (instanceRef vga_controller_c5_29_rstpot_renamed_324))
              )
            )
            (net (rename vga_controller_c5_28_rstpot "vga_controller/c5_28_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_28))
                (portRef O (instanceRef vga_controller_c5_28_rstpot_renamed_325))
              )
            )
            (net (rename vga_controller_c5_27_rstpot "vga_controller/c5_27_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_27))
                (portRef O (instanceRef vga_controller_c5_27_rstpot_renamed_326))
              )
            )
            (net (rename vga_controller_c5_25_rstpot "vga_controller/c5_25_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_25))
                (portRef O (instanceRef vga_controller_c5_25_rstpot_renamed_327))
              )
            )
            (net (rename vga_controller_c5_24_rstpot "vga_controller/c5_24_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_24))
                (portRef O (instanceRef vga_controller_c5_24_rstpot_renamed_328))
              )
            )
            (net (rename vga_controller_c5_26_rstpot "vga_controller/c5_26_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_26))
                (portRef O (instanceRef vga_controller_c5_26_rstpot_renamed_329))
              )
            )
            (net (rename vga_controller_c5_23_rstpot "vga_controller/c5_23_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_23))
                (portRef O (instanceRef vga_controller_c5_23_rstpot_renamed_330))
              )
            )
            (net (rename vga_controller_c5_22_rstpot "vga_controller/c5_22_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_22))
                (portRef O (instanceRef vga_controller_c5_22_rstpot_renamed_331))
              )
            )
            (net (rename vga_controller_c5_21_rstpot "vga_controller/c5_21_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_21))
                (portRef O (instanceRef vga_controller_c5_21_rstpot_renamed_332))
              )
            )
            (net (rename vga_controller_c5_20_rstpot "vga_controller/c5_20_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_20))
                (portRef O (instanceRef vga_controller_c5_20_rstpot_renamed_333))
              )
            )
            (net (rename vga_controller_c5_19_rstpot "vga_controller/c5_19_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_19))
                (portRef O (instanceRef vga_controller_c5_19_rstpot_renamed_334))
              )
            )
            (net (rename vga_controller_c5_18_rstpot "vga_controller/c5_18_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_18))
                (portRef O (instanceRef vga_controller_c5_18_rstpot_renamed_335))
              )
            )
            (net (rename vga_controller_c5_16_rstpot "vga_controller/c5_16_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_16))
                (portRef O (instanceRef vga_controller_c5_16_rstpot_renamed_336))
              )
            )
            (net (rename vga_controller_c5_15_rstpot "vga_controller/c5_15_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_15))
                (portRef O (instanceRef vga_controller_c5_15_rstpot_renamed_337))
              )
            )
            (net (rename vga_controller_c5_17_rstpot "vga_controller/c5_17_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_17))
                (portRef O (instanceRef vga_controller_c5_17_rstpot_renamed_338))
              )
            )
            (net (rename vga_controller_c5_14_rstpot "vga_controller/c5_14_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_14))
                (portRef O (instanceRef vga_controller_c5_14_rstpot_renamed_339))
              )
            )
            (net (rename vga_controller_c5_13_rstpot "vga_controller/c5_13_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_13))
                (portRef O (instanceRef vga_controller_c5_13_rstpot_renamed_340))
              )
            )
            (net (rename vga_controller_c5_12_rstpot "vga_controller/c5_12_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_12))
                (portRef O (instanceRef vga_controller_c5_12_rstpot_renamed_341))
              )
            )
            (net (rename vga_controller_c5_11_rstpot "vga_controller/c5_11_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_11))
                (portRef O (instanceRef vga_controller_c5_11_rstpot_renamed_342))
              )
            )
            (net (rename vga_controller_c5_10_rstpot "vga_controller/c5_10_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_10))
                (portRef O (instanceRef vga_controller_c5_10_rstpot_renamed_343))
              )
            )
            (net (rename vga_controller_c5_9_rstpot "vga_controller/c5_9_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_9))
                (portRef O (instanceRef vga_controller_c5_9_rstpot_renamed_344))
              )
            )
            (net (rename vga_controller_c5_7_rstpot "vga_controller/c5_7_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_7))
                (portRef O (instanceRef vga_controller_c5_7_rstpot_renamed_345))
              )
            )
            (net (rename vga_controller_c5_6_rstpot "vga_controller/c5_6_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_6))
                (portRef O (instanceRef vga_controller_c5_6_rstpot_renamed_351))
              )
            )
            (net (rename vga_controller_c5_8_rstpot "vga_controller/c5_8_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_8))
                (portRef O (instanceRef vga_controller_c5_8_rstpot_renamed_346))
              )
            )
            (net (rename vga_controller_c5_5_rstpot "vga_controller/c5_5_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_5))
                (portRef O (instanceRef vga_controller_c5_5_rstpot_renamed_347))
              )
            )
            (net (rename vga_controller_c5_4_rstpot "vga_controller/c5_4_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_4))
                (portRef O (instanceRef vga_controller_c5_4_rstpot_renamed_348))
              )
            )
            (net (rename vga_controller_c5_3_rstpot "vga_controller/c5_3_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_3))
                (portRef O (instanceRef vga_controller_c5_3_rstpot_renamed_349))
              )
            )
            (net (rename vga_controller_c5_2_rstpot "vga_controller/c5_2_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_2))
                (portRef O (instanceRef vga_controller_c5_2_rstpot_renamed_352))
              )
            )
            (net (rename vga_controller_c5_1_rstpot "vga_controller/c5_1_rstpot")
              (joined
                (portRef D (instanceRef vga_controller_c5_1))
                (portRef O (instanceRef vga_controller_c5_1_rstpot_renamed_353))
              )
            )
            (net (rename clock_controller_clk_mov "clock_controller/clk_mov")
              (joined
                (portRef Q (instanceRef clock_controller_clk_mov_renamed_12))
                (portRef I (instanceRef clock_controller_clk_mov_BUFG_renamed_354))
                (portRef I (instanceRef clock_controller_clk_mov_INV_3_o1_INV_0))
              )
            )
            (net (rename vga_controller_correct "vga_controller/correct")
              (joined
                (portRef Q (instanceRef vga_controller_correct_renamed_35))
                (portRef I (instanceRef vga_controller_correct_BUFG_renamed_356))
                (portRef I1 (instanceRef vga_controller_correct_dpot_renamed_281))
              )
            )
            (net (rename clock_controller_clk_25mhz "clock_controller/clk_25mhz")
              (joined
                (portRef Q (instanceRef clock_controller_clk_25mhz_renamed_11))
                (portRef I (instanceRef clock_controller_clk_25mhz_BUFG_renamed_357))
                (portRef I (instanceRef clock_controller_clk_25mhz_INV_1_o1_INV_0))
              )
            )
            (net N17
              (joined
                (portRef O (instanceRef vga_controller_o_green_0_glue_set_F))
                (portRef I0 (instanceRef vga_controller_o_green_0_glue_set_renamed_358))
              )
            )
            (net N18
              (joined
                (portRef O (instanceRef vga_controller_o_green_0_glue_set_G))
                (portRef I1 (instanceRef vga_controller_o_green_0_glue_set_renamed_358))
              )
            )
            (net N19
              (joined
                (portRef O (instanceRef vga_controller_o_red_0_glue_set_F))
                (portRef I0 (instanceRef vga_controller_o_red_0_glue_set_renamed_359))
              )
            )
            (net N20
              (joined
                (portRef O (instanceRef vga_controller_o_red_0_glue_set_G))
                (portRef I1 (instanceRef vga_controller_o_red_0_glue_set_renamed_359))
              )
            )
            (net N21
              (joined
                (portRef O (instanceRef vga_controller_o_green_2_glue_set_F))
                (portRef I0 (instanceRef vga_controller_o_green_2_glue_set_renamed_360))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef vga_controller_o_green_2_glue_set_G))
                (portRef I1 (instanceRef vga_controller_o_green_2_glue_set_renamed_360))
              )
            )
            (net N23
              (joined
                (portRef O (instanceRef vga_controller__n01971_F))
                (portRef I0 (instanceRef vga_controller__n01971))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef vga_controller__n01971_G))
                (portRef I1 (instanceRef vga_controller__n01971))
              )
            )
          )
      )
    )
  )

  (design top
    (cellRef top
      (libraryRef top_lib)
    )
    (property PART (string "xc6slx16-3-csg324") (owner "Xilinx"))
  )
)

