[13:19:05.923] <TB1>     INFO: *** Welcome to pxar ***
[13:19:05.923] <TB1>     INFO: *** Today: 2016/07/12
[13:19:05.931] <TB1>     INFO: *** Version: b2a7-dirty
[13:19:05.931] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C15.dat
[13:19:05.932] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:19:05.932] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//defaultMaskFile.dat
[13:19:05.932] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters_C15.dat
[13:19:06.010] <TB1>     INFO:         clk: 4
[13:19:06.010] <TB1>     INFO:         ctr: 4
[13:19:06.010] <TB1>     INFO:         sda: 19
[13:19:06.010] <TB1>     INFO:         tin: 9
[13:19:06.010] <TB1>     INFO:         level: 15
[13:19:06.010] <TB1>     INFO:         triggerdelay: 0
[13:19:06.010] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:19:06.010] <TB1>     INFO: Log level: DEBUG
[13:19:06.020] <TB1>     INFO: Found DTB DTB_WRECOM
[13:19:06.030] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:19:06.034] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:19:06.036] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:19:07.596] <TB1>     INFO: DUT info: 
[13:19:07.596] <TB1>     INFO: The DUT currently contains the following objects:
[13:19:07.596] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:19:07.596] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:19:07.596] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:19:07.596] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:19:07.596] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.596] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.596] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.596] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.596] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.596] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.596] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.596] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.596] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.597] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.597] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.597] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.597] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.597] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.597] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.597] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:19:07.597] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:19:07.598] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:19:07.599] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:19:07.602] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32198656
[13:19:07.602] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x17f2f90
[13:19:07.602] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1769770
[13:19:07.602] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f548c591010
[13:19:07.602] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f54927fc510
[13:19:07.602] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32264192 fPxarMemory = 0x7f548c591010
[13:19:07.603] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 388.3mA
[13:19:07.604] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[13:19:07.604] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:19:07.604] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:19:08.005] <TB1>     INFO: enter 'restricted' command line mode
[13:19:08.005] <TB1>     INFO: enter test to run
[13:19:08.005] <TB1>     INFO:   test: FPIXTest no parameter change
[13:19:08.005] <TB1>     INFO:   running: fpixtest
[13:19:08.005] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:19:08.009] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:19:08.009] <TB1>     INFO: ######################################################################
[13:19:08.009] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:19:08.009] <TB1>     INFO: ######################################################################
[13:19:08.012] <TB1>     INFO: ######################################################################
[13:19:08.012] <TB1>     INFO: PixTestPretest::doTest()
[13:19:08.012] <TB1>     INFO: ######################################################################
[13:19:08.015] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:08.015] <TB1>     INFO:    PixTestPretest::programROC() 
[13:19:08.015] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:26.032] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:19:26.032] <TB1>     INFO: IA differences per ROC:  21.7 19.3 19.3 19.3 20.9 20.9 19.3 20.1 19.3 21.7 20.9 20.1 18.5 17.7 16.9 20.1
[13:19:26.099] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:26.099] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:19:26.099] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:27.352] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.7 mA
[13:19:27.853] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.5 mA
[13:19:28.355] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.5 mA
[13:19:28.857] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.7 mA
[13:19:29.358] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.5 mA
[13:19:29.860] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.5 mA
[13:19:30.361] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.5 mA
[13:19:30.863] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.5 mA
[13:19:31.365] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.5 mA
[13:19:31.867] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.5 mA
[13:19:32.368] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.5 mA
[13:19:32.870] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.5 mA
[13:19:33.372] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.5 mA
[13:19:33.873] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.5 mA
[13:19:34.375] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.5 mA
[13:19:34.877] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.5 mA
[13:19:35.130] <TB1>     INFO: Idig [mA/ROC]: 1.7 2.5 2.5 1.7 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 
[13:19:35.130] <TB1>     INFO: Test took 9034 ms.
[13:19:35.130] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:19:35.161] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:35.161] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:19:35.161] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:35.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 72.2813 mA
[13:19:35.365] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 27.3187 mA
[13:19:35.466] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  59 Ia 22.5187 mA
[13:19:35.567] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  68 Ia 24.9187 mA
[13:19:35.667] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  64 Ia 24.1187 mA
[13:19:35.769] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.1187 mA
[13:19:35.870] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.9187 mA
[13:19:35.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  74 Ia 24.1187 mA
[13:19:36.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.1187 mA
[13:19:36.174] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 25.7187 mA
[13:19:36.275] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  69 Ia 24.1187 mA
[13:19:36.376] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.7187 mA
[13:19:36.476] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  69 Ia 24.1187 mA
[13:19:36.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.9187 mA
[13:19:36.679] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  74 Ia 24.1187 mA
[13:19:36.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 25.7187 mA
[13:19:36.882] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  69 Ia 23.3187 mA
[13:19:36.983] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  73 Ia 24.1187 mA
[13:19:37.085] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.1187 mA
[13:19:37.186] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.7187 mA
[13:19:37.287] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  69 Ia 24.1187 mA
[13:19:37.388] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 26.5187 mA
[13:19:37.489] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  64 Ia 22.5187 mA
[13:19:37.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  73 Ia 24.9187 mA
[13:19:37.691] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  69 Ia 24.1187 mA
[13:19:37.792] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.1187 mA
[13:19:37.894] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.3187 mA
[13:19:37.994] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  82 Ia 24.9187 mA
[13:19:38.095] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  78 Ia 23.3187 mA
[13:19:38.195] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 24.9187 mA
[13:19:38.297] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.3187 mA
[13:19:38.398] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  82 Ia 24.9187 mA
[13:19:38.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.3187 mA
[13:19:38.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  82 Ia 24.9187 mA
[13:19:38.701] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.3187 mA
[13:19:38.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  82 Ia 24.9187 mA
[13:19:38.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 23.3187 mA
[13:19:38.003] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  82 Ia 24.9187 mA
[13:19:39.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.5187 mA
[13:19:39.207] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  87 Ia 24.9187 mA
[13:19:39.308] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  83 Ia 24.1187 mA
[13:19:39.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.5187 mA
[13:19:39.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  87 Ia 24.9187 mA
[13:19:39.611] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  83 Ia 23.3187 mA
[13:19:39.712] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  87 Ia 24.1187 mA
[13:19:39.813] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.9187 mA
[13:19:39.914] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  74 Ia 24.1187 mA
[13:19:39.942] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  64
[13:19:39.942] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  74
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  69
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  69
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  74
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  73
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  69
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  69
[13:19:39.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:19:39.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[13:19:39.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[13:19:39.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  87
[13:19:39.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  74
[13:19:41.772] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:19:41.772] <TB1>     INFO: i(loss) [mA/ROC]:     18.5  18.5  18.5  18.5  18.5  18.5  18.5  18.5  18.5  18.5  18.5  19.3  20.1  18.5  18.5  18.5
[13:19:41.810] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:41.810] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:19:41.810] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:41.945] <TB1>     INFO: Expecting 231680 events.
[13:19:50.148] <TB1>     INFO: 231680 events read in total (7485ms).
[13:19:50.253] <TB1>     INFO: Test took 8440ms.
[13:19:50.455] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 86 and Delta(CalDel) = 58
[13:19:50.458] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 104 and Delta(CalDel) = 58
[13:19:50.462] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 111 and Delta(CalDel) = 57
[13:19:50.465] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 100 and Delta(CalDel) = 58
[13:19:50.469] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 64
[13:19:50.473] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 98 and Delta(CalDel) = 71
[13:19:50.476] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 87 and Delta(CalDel) = 63
[13:19:50.480] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 119 and Delta(CalDel) = 65
[13:19:50.484] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 75 and Delta(CalDel) = 62
[13:19:50.488] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 58
[13:19:50.492] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:19:50.496] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 101 and Delta(CalDel) = 60
[13:19:50.499] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 107 and Delta(CalDel) = 61
[13:19:50.503] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 80 and Delta(CalDel) = 59
[13:19:50.507] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:19:50.510] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:19:50.557] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:19:50.592] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:50.592] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:19:50.592] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:50.731] <TB1>     INFO: Expecting 231680 events.
[13:19:58.944] <TB1>     INFO: 231680 events read in total (7498ms).
[13:19:58.950] <TB1>     INFO: Test took 8354ms.
[13:19:58.975] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[13:19:59.186] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[13:19:59.190] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28
[13:19:59.193] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[13:19:59.197] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 31
[13:19:59.201] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 174 +/- 33
[13:19:59.204] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[13:19:59.208] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 32
[13:19:59.211] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:19:59.215] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29
[13:19:59.218] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:19:59.222] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[13:19:59.226] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[13:19:59.233] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:19:59.237] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29
[13:19:59.240] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29
[13:19:59.276] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:19:59.276] <TB1>     INFO: CalDel:      129   114   121   128   157   174   149   139   143   128   142   122   115   123   123   122
[13:19:59.276] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    57    51    51    51    51    51    51    51    51
[13:19:59.280] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C0.dat
[13:19:59.280] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C1.dat
[13:19:59.281] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C2.dat
[13:19:59.281] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C3.dat
[13:19:59.281] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C4.dat
[13:19:59.281] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C5.dat
[13:19:59.281] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C6.dat
[13:19:59.281] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C7.dat
[13:19:59.281] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C8.dat
[13:19:59.281] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C9.dat
[13:19:59.282] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C10.dat
[13:19:59.282] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C11.dat
[13:19:59.282] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C12.dat
[13:19:59.282] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C13.dat
[13:19:59.282] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C14.dat
[13:19:59.282] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters_C15.dat
[13:19:59.282] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:19:59.282] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:19:59.282] <TB1>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[13:19:59.282] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:19:59.367] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:19:59.367] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:19:59.367] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:19:59.367] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:19:59.371] <TB1>     INFO: ######################################################################
[13:19:59.371] <TB1>     INFO: PixTestTiming::doTest()
[13:19:59.371] <TB1>     INFO: ######################################################################
[13:19:59.371] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:59.371] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:19:59.371] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:59.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:20:11.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:20:13.700] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:20:15.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:20:18.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:20:20.521] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:20:22.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:20:25.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:20:27.343] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:20:30.844] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:20:33.117] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:20:35.391] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:20:37.664] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:20:39.937] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:20:42.210] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:20:44.483] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:20:46.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:20:53.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:20:55.353] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:20:56.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:20:58.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:20:59.913] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:21:01.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:21:02.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:21:04.474] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:21:06.892] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:21:08.414] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:21:09.937] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:21:11.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:21:12.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:21:14.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:21:16.027] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:21:17.548] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:21:25.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:21:27.072] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:21:28.592] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:21:30.112] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:21:31.633] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:21:33.153] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:21:34.673] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:21:36.193] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:21:43.262] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:21:45.534] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:21:47.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:21:50.081] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:21:52.359] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:21:54.633] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:21:56.906] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:21:59.180] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:22:05.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:22:07.303] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:22:09.580] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:22:11.853] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:22:14.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:22:16.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:22:18.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:22:20.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:22:26.160] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:22:28.434] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:22:30.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:22:32.982] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:22:35.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:22:37.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:22:39.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:22:42.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:22:44.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:22:46.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:22:48.968] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:22:51.241] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:22:53.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:22:55.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:22:58.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:23:00.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:23:06.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:23:08.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:23:10.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:23:13.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:23:15.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:23:17.622] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:23:19.895] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:23:22.171] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:23:26.773] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:23:28.293] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:23:29.813] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:23:31.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:23:32.853] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:23:34.374] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:23:35.894] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:23:37.414] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:23:49.542] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:23:51.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:23:52.584] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:23:54.106] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:23:55.626] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:23:57.148] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:23:58.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:24:00.191] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:24:11.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:24:13.470] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:24:14.992] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:24:16.512] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:24:18.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:24:19.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:24:21.083] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:24:22.604] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:24:32.747] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:24:35.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:24:37.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:24:39.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:24:41.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:24:44.138] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:24:46.410] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:24:48.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:24:59.243] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:25:01.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:25:03.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:25:06.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:25:08.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:25:10.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:25:12.895] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:25:15.173] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:25:26.179] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:25:28.452] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:25:30.725] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:25:32.998] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:25:35.272] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:25:37.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:25:39.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:25:42.479] <TB1>     INFO: TBM Phase Settings: 240
[13:25:42.479] <TB1>     INFO: 400MHz Phase: 4
[13:25:42.479] <TB1>     INFO: 160MHz Phase: 7
[13:25:42.479] <TB1>     INFO: Functional Phase Area: 5
[13:25:42.483] <TB1>     INFO: Test took 343112 ms.
[13:25:42.483] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:25:42.484] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:42.484] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:25:42.484] <TB1>     INFO:    ----------------------------------------------------------------------
[13:25:42.484] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:25:43.626] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:25:47.402] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:25:51.177] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:25:54.952] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:25:58.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:26:02.504] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:26:06.279] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:26:10.055] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:26:11.574] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:26:13.095] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:26:14.616] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:26:16.136] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:26:17.657] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:26:19.177] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:26:20.698] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:26:22.218] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:26:23.743] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:26:25.269] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:26:26.789] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:26:29.062] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:26:31.335] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:26:32.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:26:35.128] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:26:36.648] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:26:38.168] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:26:39.689] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:26:41.962] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:26:44.236] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:26:46.513] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:26:48.788] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:26:51.061] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:26:53.335] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:26:54.855] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:26:56.375] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:26:58.649] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:27:00.923] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:27:03.197] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:27:05.473] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:27:07.747] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:27:10.020] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:27:11.549] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:27:13.065] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:27:15.339] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:27:17.612] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:27:19.887] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:27:22.161] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:27:24.435] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:27:26.708] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:27:28.228] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:27:29.750] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:27:32.024] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:27:34.300] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:27:36.571] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:27:38.844] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:27:41.119] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:27:43.393] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:27:44.912] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:27:46.433] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:27:47.953] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:27:49.474] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:27:50.993] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:27:52.514] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:27:54.034] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:27:55.941] <TB1>     INFO: ROC Delay Settings: 228
[13:27:55.941] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:27:55.941] <TB1>     INFO: ROC Port 0 Delay: 4
[13:27:55.941] <TB1>     INFO: ROC Port 1 Delay: 4
[13:27:55.941] <TB1>     INFO: Functional ROC Area: 4
[13:27:55.946] <TB1>     INFO: Test took 133463 ms.
[13:27:55.946] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:27:55.946] <TB1>     INFO:    ----------------------------------------------------------------------
[13:27:55.946] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:27:55.946] <TB1>     INFO:    ----------------------------------------------------------------------
[13:27:57.090] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e062 c000 a101 8040 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e062 c000 
[13:27:57.090] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4e08 4e08 4e09 4e08 4e08 4e08 4e08 4e08 e022 c000 a102 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[13:27:57.090] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4e08 4e08 4e09 4e08 4e09 4e08 4e08 4e08 e022 c000 a103 80c0 4e08 4e08 4e09 4e08 4e08 4e08 4e08 4e09 e022 c000 
[13:27:57.090] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:28:11.557] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:11.557] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:28:25.752] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:25.752] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:28:40.007] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:40.007] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:28:54.419] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:54.419] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:29:08.680] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:08.680] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:29:22.958] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:22.958] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:29:37.189] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:37.189] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:29:51.344] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:51.345] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:30:05.755] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:05.755] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:30:19.000] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:20.380] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:20.394] <TB1>     INFO: Decoding statistics:
[13:30:20.394] <TB1>     INFO:   General information:
[13:30:20.394] <TB1>     INFO: 	 16bit words read:         240000000
[13:30:20.394] <TB1>     INFO: 	 valid events total:       20000000
[13:30:20.394] <TB1>     INFO: 	 empty events:             20000000
[13:30:20.394] <TB1>     INFO: 	 valid events with pixels: 0
[13:30:20.394] <TB1>     INFO: 	 valid pixel hits:         0
[13:30:20.394] <TB1>     INFO:   Event errors: 	           0
[13:30:20.394] <TB1>     INFO: 	 start marker:             0
[13:30:20.394] <TB1>     INFO: 	 stop marker:              0
[13:30:20.394] <TB1>     INFO: 	 overflow:                 0
[13:30:20.394] <TB1>     INFO: 	 invalid 5bit words:       0
[13:30:20.394] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:30:20.394] <TB1>     INFO:   TBM errors: 		           0
[13:30:20.394] <TB1>     INFO: 	 flawed TBM headers:       0
[13:30:20.394] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:30:20.394] <TB1>     INFO: 	 event ID mismatches:      0
[13:30:20.394] <TB1>     INFO:   ROC errors: 		           0
[13:30:20.394] <TB1>     INFO: 	 missing ROC header(s):    0
[13:30:20.394] <TB1>     INFO: 	 misplaced readback start: 0
[13:30:20.394] <TB1>     INFO:   Pixel decoding errors:	   0
[13:30:20.394] <TB1>     INFO: 	 pixel data incomplete:    0
[13:30:20.394] <TB1>     INFO: 	 pixel address:            0
[13:30:20.394] <TB1>     INFO: 	 pulse height fill bit:    0
[13:30:20.394] <TB1>     INFO: 	 buffer corruption:        0
[13:30:20.394] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:20.394] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:30:20.394] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:20.394] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:20.394] <TB1>     INFO:    Read back bit status: 1
[13:30:20.394] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:20.394] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:20.394] <TB1>     INFO:    Timings are good!
[13:30:20.394] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:20.394] <TB1>     INFO: Test took 144448 ms.
[13:30:20.394] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:30:20.394] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:30:20.394] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:30:20.395] <TB1>     INFO: PixTestTiming::doTest took 621027 ms.
[13:30:20.395] <TB1>     INFO: PixTestTiming::doTest() done
[13:30:20.395] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:30:20.395] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:30:20.395] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:30:20.395] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:30:20.395] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:30:20.396] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:30:20.396] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:30:20.746] <TB1>     INFO: ######################################################################
[13:30:20.746] <TB1>     INFO: PixTestAlive::doTest()
[13:30:20.746] <TB1>     INFO: ######################################################################
[13:30:20.749] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:20.749] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:30:20.749] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:20.750] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:30:21.102] <TB1>     INFO: Expecting 41600 events.
[13:30:25.161] <TB1>     INFO: 41600 events read in total (3344ms).
[13:30:25.162] <TB1>     INFO: Test took 4412ms.
[13:30:25.170] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:25.170] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:30:25.170] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:30:25.550] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:30:25.550] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    3    2    0    0    0
[13:30:25.550] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    3    2    0    0    0
[13:30:25.553] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:25.553] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:30:25.553] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:25.554] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:30:25.900] <TB1>     INFO: Expecting 41600 events.
[13:30:28.878] <TB1>     INFO: 41600 events read in total (2262ms).
[13:30:28.878] <TB1>     INFO: Test took 3324ms.
[13:30:28.879] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:28.879] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:30:28.879] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:30:28.879] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:30:29.286] <TB1>     INFO: PixTestAlive::maskTest() done
[13:30:29.286] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:30:29.290] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:29.290] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:30:29.290] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:29.291] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:30:29.634] <TB1>     INFO: Expecting 41600 events.
[13:30:33.717] <TB1>     INFO: 41600 events read in total (3368ms).
[13:30:33.718] <TB1>     INFO: Test took 4427ms.
[13:30:33.726] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:33.726] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:30:33.726] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:30:34.100] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:30:34.100] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:30:34.100] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:30:34.100] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:30:34.108] <TB1>     INFO: ######################################################################
[13:30:34.108] <TB1>     INFO: PixTestTrim::doTest()
[13:30:34.108] <TB1>     INFO: ######################################################################
[13:30:34.111] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:34.111] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:30:34.111] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:34.188] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:30:34.188] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:30:34.211] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:34.212] <TB1>     INFO:     run 1 of 1
[13:30:34.212] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:34.555] <TB1>     INFO: Expecting 5025280 events.
[13:31:19.897] <TB1>     INFO: 1399536 events read in total (44627ms).
[13:32:04.128] <TB1>     INFO: 2783088 events read in total (88858ms).
[13:32:48.626] <TB1>     INFO: 4176976 events read in total (133357ms).
[13:33:15.694] <TB1>     INFO: 5025280 events read in total (160424ms).
[13:33:15.734] <TB1>     INFO: Test took 161522ms.
[13:33:15.793] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:15.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:17.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:18.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:20.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:21.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:22.855] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:24.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:25.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:26.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:28.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:29.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:30.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:32.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:33.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:35.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:36.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:37.733] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208814080
[13:33:37.737] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4537 minThrLimit = 88.43 minThrNLimit = 114.218 -> result = 88.4537 -> 88
[13:33:37.738] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9055 minThrLimit = 92.9009 minThrNLimit = 119.97 -> result = 92.9055 -> 92
[13:33:37.738] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2077 minThrLimit = 95.2014 minThrNLimit = 125.109 -> result = 95.2077 -> 95
[13:33:37.738] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.592 minThrLimit = 100.585 minThrNLimit = 129.092 -> result = 100.592 -> 100
[13:33:37.739] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1622 minThrLimit = 89.1447 minThrNLimit = 111.592 -> result = 89.1622 -> 89
[13:33:37.739] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.001 minThrLimit = 88.9949 minThrNLimit = 108.997 -> result = 89.001 -> 89
[13:33:37.740] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.7027 minThrLimit = 80.6975 minThrNLimit = 99.6116 -> result = 80.7027 -> 80
[13:33:37.740] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0655 minThrLimit = 99.0591 minThrNLimit = 118.657 -> result = 99.0655 -> 99
[13:33:37.740] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.537 minThrLimit = 85.5225 minThrNLimit = 108.481 -> result = 85.537 -> 85
[13:33:37.741] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4569 minThrLimit = 82.427 minThrNLimit = 108.113 -> result = 82.4569 -> 82
[13:33:37.741] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.265 minThrLimit = 92.2338 minThrNLimit = 115.416 -> result = 92.265 -> 92
[13:33:37.742] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.487 minThrLimit = 100.486 minThrNLimit = 126.472 -> result = 100.487 -> 100
[13:33:37.742] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7867 minThrLimit = 96.7748 minThrNLimit = 120.458 -> result = 96.7867 -> 96
[13:33:37.742] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9682 minThrLimit = 86.8447 minThrNLimit = 108.706 -> result = 86.9682 -> 86
[13:33:37.743] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7532 minThrLimit = 87.7223 minThrNLimit = 114.071 -> result = 87.7532 -> 87
[13:33:37.743] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5542 minThrLimit = 88.5047 minThrNLimit = 114.287 -> result = 88.5542 -> 88
[13:33:37.743] <TB1>     INFO: ROC 0 VthrComp = 88
[13:33:37.743] <TB1>     INFO: ROC 1 VthrComp = 92
[13:33:37.743] <TB1>     INFO: ROC 2 VthrComp = 95
[13:33:37.744] <TB1>     INFO: ROC 3 VthrComp = 100
[13:33:37.744] <TB1>     INFO: ROC 4 VthrComp = 89
[13:33:37.744] <TB1>     INFO: ROC 5 VthrComp = 89
[13:33:37.744] <TB1>     INFO: ROC 6 VthrComp = 80
[13:33:37.744] <TB1>     INFO: ROC 7 VthrComp = 99
[13:33:37.744] <TB1>     INFO: ROC 8 VthrComp = 85
[13:33:37.744] <TB1>     INFO: ROC 9 VthrComp = 82
[13:33:37.744] <TB1>     INFO: ROC 10 VthrComp = 92
[13:33:37.744] <TB1>     INFO: ROC 11 VthrComp = 100
[13:33:37.745] <TB1>     INFO: ROC 12 VthrComp = 96
[13:33:37.745] <TB1>     INFO: ROC 13 VthrComp = 86
[13:33:37.745] <TB1>     INFO: ROC 14 VthrComp = 87
[13:33:37.749] <TB1>     INFO: ROC 15 VthrComp = 88
[13:33:37.750] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:33:37.750] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:33:37.768] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:37.768] <TB1>     INFO:     run 1 of 1
[13:33:37.768] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:38.112] <TB1>     INFO: Expecting 5025280 events.
[13:34:14.596] <TB1>     INFO: 886416 events read in total (35770ms).
[13:34:50.203] <TB1>     INFO: 1770296 events read in total (71377ms).
[13:35:26.015] <TB1>     INFO: 2653080 events read in total (107189ms).
[13:36:01.216] <TB1>     INFO: 3527096 events read in total (142390ms).
[13:36:37.565] <TB1>     INFO: 4397280 events read in total (178739ms).
[13:37:03.399] <TB1>     INFO: 5025280 events read in total (204573ms).
[13:37:03.466] <TB1>     INFO: Test took 205698ms.
[13:37:03.639] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:04.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:05.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:07.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:08.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:10.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:11.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:13.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:14.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:16.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:18.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:19.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:21.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:22.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:24.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:26.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:27.579] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:29.137] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381034496
[13:37:29.140] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.9167 for pixel 51/3 mean/min/max = 44.2907/34.2158/54.3655
[13:37:29.140] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.3022 for pixel 0/57 mean/min/max = 45.9065/33.3276/58.4855
[13:37:29.141] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0707 for pixel 2/0 mean/min/max = 44.0829/31.9562/56.2096
[13:37:29.141] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.5483 for pixel 12/14 mean/min/max = 43.893/31.9381/55.8479
[13:37:29.141] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.8622 for pixel 0/79 mean/min/max = 44.7977/33.6097/55.9856
[13:37:29.142] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.1926 for pixel 22/14 mean/min/max = 44.9522/33.6261/56.2783
[13:37:29.142] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.9172 for pixel 0/50 mean/min/max = 47.1735/32.3496/61.9974
[13:37:29.143] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 66.1637 for pixel 7/6 mean/min/max = 48.6587/31.1417/66.1758
[13:37:29.143] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4268 for pixel 2/14 mean/min/max = 44.8703/32.2743/57.4664
[13:37:29.143] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.5039 for pixel 17/13 mean/min/max = 44.558/32.4134/56.7026
[13:37:29.144] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.9992 for pixel 50/1 mean/min/max = 45.5833/33.1367/58.0299
[13:37:29.144] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.6206 for pixel 12/8 mean/min/max = 46.3607/32.0913/60.6301
[13:37:29.144] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.8003 for pixel 9/13 mean/min/max = 44.748/32.5764/56.9195
[13:37:29.145] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0577 for pixel 0/2 mean/min/max = 44.4879/32.7472/56.2286
[13:37:29.145] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.3961 for pixel 5/14 mean/min/max = 43.6336/32.5487/54.7185
[13:37:29.145] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.0924 for pixel 0/22 mean/min/max = 45.0213/33.9308/56.1119
[13:37:29.146] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:29.278] <TB1>     INFO: Expecting 411648 events.
[13:37:37.011] <TB1>     INFO: 411648 events read in total (7007ms).
[13:37:37.017] <TB1>     INFO: Expecting 411648 events.
[13:37:44.665] <TB1>     INFO: 411648 events read in total (6985ms).
[13:37:44.674] <TB1>     INFO: Expecting 411648 events.
[13:37:52.395] <TB1>     INFO: 411648 events read in total (7060ms).
[13:37:52.407] <TB1>     INFO: Expecting 411648 events.
[13:38:00.021] <TB1>     INFO: 411648 events read in total (6955ms).
[13:38:00.035] <TB1>     INFO: Expecting 411648 events.
[13:38:07.681] <TB1>     INFO: 411648 events read in total (6992ms).
[13:38:07.700] <TB1>     INFO: Expecting 411648 events.
[13:38:15.255] <TB1>     INFO: 411648 events read in total (6893ms).
[13:38:15.273] <TB1>     INFO: Expecting 411648 events.
[13:38:22.840] <TB1>     INFO: 411648 events read in total (6914ms).
[13:38:22.860] <TB1>     INFO: Expecting 411648 events.
[13:38:30.464] <TB1>     INFO: 411648 events read in total (6944ms).
[13:38:30.487] <TB1>     INFO: Expecting 411648 events.
[13:38:38.112] <TB1>     INFO: 411648 events read in total (6979ms).
[13:38:38.143] <TB1>     INFO: Expecting 411648 events.
[13:38:45.855] <TB1>     INFO: 411648 events read in total (7079ms).
[13:38:45.884] <TB1>     INFO: Expecting 411648 events.
[13:38:53.356] <TB1>     INFO: 411648 events read in total (6834ms).
[13:38:53.388] <TB1>     INFO: Expecting 411648 events.
[13:39:00.930] <TB1>     INFO: 411648 events read in total (6899ms).
[13:39:00.967] <TB1>     INFO: Expecting 411648 events.
[13:39:08.611] <TB1>     INFO: 411648 events read in total (7010ms).
[13:39:08.651] <TB1>     INFO: Expecting 411648 events.
[13:39:16.171] <TB1>     INFO: 411648 events read in total (6891ms).
[13:39:16.212] <TB1>     INFO: Expecting 411648 events.
[13:39:23.818] <TB1>     INFO: 411648 events read in total (6969ms).
[13:39:23.862] <TB1>     INFO: Expecting 411648 events.
[13:39:31.383] <TB1>     INFO: 411648 events read in total (6899ms).
[13:39:31.426] <TB1>     INFO: Test took 122280ms.
[13:39:31.938] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3448 < 35 for itrim = 90; old thr = 34.5119 ... break
[13:39:31.975] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9826 < 35 for itrim+1 = 107; old thr = 34.6269 ... break
[13:39:32.020] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1642 < 35 for itrim = 102; old thr = 34.7246 ... break
[13:39:32.066] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7316 < 35 for itrim+1 = 109; old thr = 34.7478 ... break
[13:39:32.088] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2713 < 35 for itrim+1 = 79; old thr = 33.807 ... break
[13:39:32.123] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5763 < 35 for itrim = 98; old thr = 34.3971 ... break
[13:39:32.147] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.863 < 35 for itrim+1 = 98; old thr = 34.3726 ... break
[13:39:32.177] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.0837 < 35 for itrim+1 = 126; old thr = 34.3838 ... break
[13:39:32.220] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.039 < 35 for itrim = 113; old thr = 34.5078 ... break
[13:39:32.271] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3684 < 35 for itrim+1 = 104; old thr = 34.9431 ... break
[13:39:32.310] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1476 < 35 for itrim+1 = 102; old thr = 34.978 ... break
[13:39:32.350] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5013 < 35 for itrim+1 = 117; old thr = 34.6812 ... break
[13:39:32.388] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1599 < 35 for itrim = 110; old thr = 33.7309 ... break
[13:39:32.414] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1897 < 35 for itrim = 87; old thr = 34.5658 ... break
[13:39:32.458] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1784 < 35 for itrim = 102; old thr = 34.711 ... break
[13:39:32.459] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 218.141 < 35 for itrim+1 = 151; old thr = 99 ... break
[13:39:32.539] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:39:32.551] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:32.551] <TB1>     INFO:     run 1 of 1
[13:39:32.551] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:32.905] <TB1>     INFO: Expecting 5025280 events.
[13:40:08.152] <TB1>     INFO: 867312 events read in total (34532ms).
[13:40:43.056] <TB1>     INFO: 1732928 events read in total (69436ms).
[13:41:18.292] <TB1>     INFO: 2598048 events read in total (104672ms).
[13:41:53.330] <TB1>     INFO: 3453984 events read in total (139710ms).
[13:42:28.447] <TB1>     INFO: 4305784 events read in total (174827ms).
[13:42:58.416] <TB1>     INFO: 5025280 events read in total (204796ms).
[13:42:58.503] <TB1>     INFO: Test took 205952ms.
[13:42:58.690] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:59.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:00.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:02.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:03.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:05.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:06.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:08.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:09.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:11.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:12.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:14.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:15.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:17.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:19.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:20.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:22.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:23.627] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260071424
[13:43:23.629] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.848466 .. 52.809815
[13:43:23.707] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:43:23.718] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:23.718] <TB1>     INFO:     run 1 of 1
[13:43:23.718] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:24.064] <TB1>     INFO: Expecting 1830400 events.
[13:44:04.038] <TB1>     INFO: 1085680 events read in total (39259ms).
[13:44:31.333] <TB1>     INFO: 1830400 events read in total (66555ms).
[13:44:31.358] <TB1>     INFO: Test took 67641ms.
[13:44:31.404] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:31.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:32.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:33.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:34.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:35.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:36.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:38.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:39.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:40.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:41.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:42.349] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:43.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:44.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:45.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:46.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:47.528] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:48.558] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 221937664
[13:44:48.646] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.477847 .. 45.950419
[13:44:48.721] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:44:48.731] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:48.731] <TB1>     INFO:     run 1 of 1
[13:44:48.731] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:49.076] <TB1>     INFO: Expecting 1630720 events.
[13:45:30.355] <TB1>     INFO: 1149816 events read in total (40562ms).
[13:45:47.486] <TB1>     INFO: 1630720 events read in total (57693ms).
[13:45:47.499] <TB1>     INFO: Test took 58768ms.
[13:45:47.537] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:47.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:48.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:49.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:50.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:51.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:52.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:53.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:54.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:55.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:56.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:57.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:58.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:59.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:00.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:01.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:02.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:03.141] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265187328
[13:46:03.228] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.974093 .. 43.340754
[13:46:03.304] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:46:03.314] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:03.314] <TB1>     INFO:     run 1 of 1
[13:46:03.314] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:03.662] <TB1>     INFO: Expecting 1431040 events.
[13:46:44.829] <TB1>     INFO: 1140000 events read in total (40452ms).
[13:46:55.762] <TB1>     INFO: 1431040 events read in total (51386ms).
[13:46:55.784] <TB1>     INFO: Test took 52471ms.
[13:46:55.823] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:55.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:56.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:57.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:58.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:59.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:00.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:01.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:02.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:03.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:04.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:05.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:06.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:07.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:08.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:09.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:10.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:11.022] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344645632
[13:47:11.107] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.435947 .. 43.340754
[13:47:11.182] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:47:11.192] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:11.192] <TB1>     INFO:     run 1 of 1
[13:47:11.192] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:11.535] <TB1>     INFO: Expecting 1364480 events.
[13:47:53.204] <TB1>     INFO: 1121392 events read in total (40954ms).
[13:48:02.325] <TB1>     INFO: 1364480 events read in total (50075ms).
[13:48:02.337] <TB1>     INFO: Test took 51145ms.
[13:48:02.370] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:02.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:03.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:04.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:05.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:06.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:07.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:08.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:09.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:09.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:10.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:11.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:12.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:13.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:14.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:15.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:16.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:17.578] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346763264
[13:48:17.661] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:48:17.661] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:48:17.672] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:17.672] <TB1>     INFO:     run 1 of 1
[13:48:17.672] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:18.019] <TB1>     INFO: Expecting 1364480 events.
[13:48:57.683] <TB1>     INFO: 1075824 events read in total (38949ms).
[13:49:08.589] <TB1>     INFO: 1364480 events read in total (49855ms).
[13:49:08.603] <TB1>     INFO: Test took 50931ms.
[13:49:08.638] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:08.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:09.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:10.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:11.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:12.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:13.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:14.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:15.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:16.455] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:17.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:18.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:19.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:20.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:21.315] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:22.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:23.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:24.264] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358268928
[13:49:24.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C0.dat
[13:49:24.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C1.dat
[13:49:24.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C2.dat
[13:49:24.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C3.dat
[13:49:24.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C4.dat
[13:49:24.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C5.dat
[13:49:24.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C6.dat
[13:49:24.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C7.dat
[13:49:24.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C8.dat
[13:49:24.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C9.dat
[13:49:24.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C10.dat
[13:49:24.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C11.dat
[13:49:24.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C12.dat
[13:49:24.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C13.dat
[13:49:24.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C14.dat
[13:49:24.315] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C15.dat
[13:49:24.315] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C0.dat
[13:49:24.323] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C1.dat
[13:49:24.331] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C2.dat
[13:49:24.338] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C3.dat
[13:49:24.346] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C4.dat
[13:49:24.354] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C5.dat
[13:49:24.365] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C6.dat
[13:49:24.372] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C7.dat
[13:49:24.379] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C8.dat
[13:49:24.387] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C9.dat
[13:49:24.394] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C10.dat
[13:49:24.402] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C11.dat
[13:49:24.409] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C12.dat
[13:49:24.416] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C13.dat
[13:49:24.426] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C14.dat
[13:49:24.433] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//trimParameters35_C15.dat
[13:49:24.441] <TB1>     INFO: PixTestTrim::trimTest() done
[13:49:24.441] <TB1>     INFO: vtrim:      90 107 102 109  79  98  98 126 113 104 102 117 110  87 102 151 
[13:49:24.441] <TB1>     INFO: vthrcomp:   88  92  95 100  89  89  80  99  85  82  92 100  96  86  87  88 
[13:49:24.441] <TB1>     INFO: vcal mean:  35.01  34.99  34.97  34.94  35.05  34.99  35.00  35.01  34.97  35.01  34.98  34.93  34.95  35.00  35.02  34.96 
[13:49:24.441] <TB1>     INFO: vcal RMS:    0.70   0.81   0.80   0.80   0.78   0.82   0.90   0.94   0.83   0.79   0.82   1.27   1.12   0.82   0.80   1.01 
[13:49:24.441] <TB1>     INFO: bits mean:   8.82   8.84   9.77  10.22   8.96   9.66   9.21   9.12  10.12   9.74   9.02   9.30   9.82   9.31  10.10  11.47 
[13:49:24.441] <TB1>     INFO: bits RMS:    2.74   2.88   2.73   2.48   2.79   2.44   2.63   2.71   2.38   2.62   2.74   2.71   2.52   2.74   2.43   1.60 
[13:49:24.457] <TB1>     INFO:    ----------------------------------------------------------------------
[13:49:24.457] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:49:24.457] <TB1>     INFO:    ----------------------------------------------------------------------
[13:49:24.467] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:49:24.469] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:49:24.479] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:49:24.479] <TB1>     INFO:     run 1 of 1
[13:49:24.479] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:24.829] <TB1>     INFO: Expecting 4160000 events.
[13:50:10.024] <TB1>     INFO: 1119820 events read in total (44481ms).
[13:50:57.414] <TB1>     INFO: 2229550 events read in total (91871ms).
[13:51:43.262] <TB1>     INFO: 3326425 events read in total (137719ms).
[13:52:18.515] <TB1>     INFO: 4160000 events read in total (172972ms).
[13:52:18.586] <TB1>     INFO: Test took 174107ms.
[13:52:18.726] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:19.008] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:20.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:22.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:24.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:26.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:28.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:30.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:32.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:34.579] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:36.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:38.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:40.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:42.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:44.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:46.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:48.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:49.938] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334262272
[13:52:49.939] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:52:50.013] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:52:50.013] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[13:52:50.024] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:52:50.024] <TB1>     INFO:     run 1 of 1
[13:52:50.024] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:50.379] <TB1>     INFO: Expecting 3827200 events.
[13:53:36.948] <TB1>     INFO: 1120945 events read in total (45854ms).
[13:54:23.043] <TB1>     INFO: 2228905 events read in total (91949ms).
[13:55:08.000] <TB1>     INFO: 3324230 events read in total (137907ms).
[13:55:31.477] <TB1>     INFO: 3827200 events read in total (160383ms).
[13:55:31.552] <TB1>     INFO: Test took 161527ms.
[13:55:31.695] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:32.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:34.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:36.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:37.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:39.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:41.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:43.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:45.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:47.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:49.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:51.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:53.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:54.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:56.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:58.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:00.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:02.526] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334262272
[13:56:02.527] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:56:02.600] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:56:02.601] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:56:02.611] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:02.611] <TB1>     INFO:     run 1 of 1
[13:56:02.611] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:02.959] <TB1>     INFO: Expecting 3556800 events.
[13:56:49.707] <TB1>     INFO: 1161690 events read in total (46033ms).
[13:57:36.210] <TB1>     INFO: 2306370 events read in total (92537ms).
[13:58:23.306] <TB1>     INFO: 3440635 events read in total (139633ms).
[13:58:28.458] <TB1>     INFO: 3556800 events read in total (144784ms).
[13:58:28.509] <TB1>     INFO: Test took 145898ms.
[13:58:28.619] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:28.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:30.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:32.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:34.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:36.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:38.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:39.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:41.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:43.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:45.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:47.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:48.962] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:50.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:52.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:54.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:56.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:58.006] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359743488
[13:58:58.007] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:58:58.080] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:58:58.080] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[13:58:58.090] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:58.090] <TB1>     INFO:     run 1 of 1
[13:58:58.090] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:58.438] <TB1>     INFO: Expecting 3536000 events.
[13:59:44.389] <TB1>     INFO: 1164490 events read in total (45236ms).
[14:00:30.707] <TB1>     INFO: 2312105 events read in total (91554ms).
[14:01:15.766] <TB1>     INFO: 3449300 events read in total (136613ms).
[14:01:19.519] <TB1>     INFO: 3536000 events read in total (140366ms).
[14:01:19.566] <TB1>     INFO: Test took 141477ms.
[14:01:19.670] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:19.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:21.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:23.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:25.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:26.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:28.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:30.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:32.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:33.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:35.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:37.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:39.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:40.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:42.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:44.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:46.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:47.771] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394227712
[14:01:47.771] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:01:47.845] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:01:47.845] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:01:47.855] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:47.855] <TB1>     INFO:     run 1 of 1
[14:01:47.856] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:48.199] <TB1>     INFO: Expecting 3577600 events.
[14:02:35.179] <TB1>     INFO: 1157040 events read in total (46265ms).
[14:03:20.215] <TB1>     INFO: 2298250 events read in total (91301ms).
[14:04:05.095] <TB1>     INFO: 3427930 events read in total (136181ms).
[14:04:11.566] <TB1>     INFO: 3577600 events read in total (142652ms).
[14:04:11.614] <TB1>     INFO: Test took 143758ms.
[14:04:11.723] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:11.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:13.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:15.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:17.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:19.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:21.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:23.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:24.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:26.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:28.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:30.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:32.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:33.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:35.681] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:37.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:39.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:41.139] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356966400
[14:04:41.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.56319, thr difference RMS: 1.16982
[14:04:41.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.68862, thr difference RMS: 1.59415
[14:04:41.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.84464, thr difference RMS: 1.52753
[14:04:41.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.06798, thr difference RMS: 1.57234
[14:04:41.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.226, thr difference RMS: 1.48873
[14:04:41.141] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.09739, thr difference RMS: 1.46425
[14:04:41.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.043, thr difference RMS: 1.42029
[14:04:41.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.152, thr difference RMS: 1.52669
[14:04:41.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.86366, thr difference RMS: 1.37451
[14:04:41.142] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.34739, thr difference RMS: 1.26907
[14:04:41.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.26397, thr difference RMS: 1.66704
[14:04:41.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.90223, thr difference RMS: 1.69375
[14:04:41.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.81602, thr difference RMS: 1.51433
[14:04:41.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.25079, thr difference RMS: 1.40572
[14:04:41.143] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.74829, thr difference RMS: 1.19527
[14:04:41.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.46031, thr difference RMS: 1.24575
[14:04:41.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.51555, thr difference RMS: 1.15098
[14:04:41.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.69191, thr difference RMS: 1.58619
[14:04:41.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.78499, thr difference RMS: 1.49386
[14:04:41.144] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.04924, thr difference RMS: 1.55847
[14:04:41.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.314, thr difference RMS: 1.43922
[14:04:41.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.09995, thr difference RMS: 1.44573
[14:04:41.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.92876, thr difference RMS: 1.41592
[14:04:41.145] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.0857, thr difference RMS: 1.51295
[14:04:41.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.75249, thr difference RMS: 1.35076
[14:04:41.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.35025, thr difference RMS: 1.2641
[14:04:41.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.18387, thr difference RMS: 1.65982
[14:04:41.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.97754, thr difference RMS: 1.70554
[14:04:41.146] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.85515, thr difference RMS: 1.50994
[14:04:41.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.26802, thr difference RMS: 1.3973
[14:04:41.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.79073, thr difference RMS: 1.1738
[14:04:41.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.4635, thr difference RMS: 1.24553
[14:04:41.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.51081, thr difference RMS: 1.15883
[14:04:41.147] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.74508, thr difference RMS: 1.58763
[14:04:41.148] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.77129, thr difference RMS: 1.49146
[14:04:41.148] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.14989, thr difference RMS: 1.56019
[14:04:41.148] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.3914, thr difference RMS: 1.43085
[14:04:41.148] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.10298, thr difference RMS: 1.45796
[14:04:41.148] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.91752, thr difference RMS: 1.39803
[14:04:41.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.1398, thr difference RMS: 1.49018
[14:04:41.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.72808, thr difference RMS: 1.37022
[14:04:41.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.42565, thr difference RMS: 1.27408
[14:04:41.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.23612, thr difference RMS: 1.66475
[14:04:41.149] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.11157, thr difference RMS: 1.71925
[14:04:41.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.9213, thr difference RMS: 1.4948
[14:04:41.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.36912, thr difference RMS: 1.39735
[14:04:41.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.88073, thr difference RMS: 1.17617
[14:04:41.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.60055, thr difference RMS: 1.25497
[14:04:41.150] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.56553, thr difference RMS: 1.16079
[14:04:41.151] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.75147, thr difference RMS: 1.58358
[14:04:41.151] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.77306, thr difference RMS: 1.4951
[14:04:41.151] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.24443, thr difference RMS: 1.57179
[14:04:41.151] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.6086, thr difference RMS: 1.4341
[14:04:41.151] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.12564, thr difference RMS: 1.44921
[14:04:41.152] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.79226, thr difference RMS: 1.4078
[14:04:41.152] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.2202, thr difference RMS: 1.48421
[14:04:41.152] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.67578, thr difference RMS: 1.38875
[14:04:41.152] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.50914, thr difference RMS: 1.27693
[14:04:41.152] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.2219, thr difference RMS: 1.66165
[14:04:41.153] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.25738, thr difference RMS: 1.75463
[14:04:41.153] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.02037, thr difference RMS: 1.51123
[14:04:41.153] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.52885, thr difference RMS: 1.37916
[14:04:41.153] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.01425, thr difference RMS: 1.16118
[14:04:41.153] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.68764, thr difference RMS: 1.22315
[14:04:41.258] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:04:41.261] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2047 seconds
[14:04:41.261] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:04:41.969] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:04:41.969] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:04:41.972] <TB1>     INFO: ######################################################################
[14:04:41.972] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:04:41.972] <TB1>     INFO: ######################################################################
[14:04:41.973] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:41.973] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:04:41.973] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:41.973] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:04:41.984] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:04:41.984] <TB1>     INFO:     run 1 of 1
[14:04:41.984] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:42.328] <TB1>     INFO: Expecting 59072000 events.
[14:05:12.157] <TB1>     INFO: 1073000 events read in total (29115ms).
[14:05:39.311] <TB1>     INFO: 2141800 events read in total (56269ms).
[14:06:06.495] <TB1>     INFO: 3211200 events read in total (83453ms).
[14:06:34.908] <TB1>     INFO: 4282400 events read in total (111866ms).
[14:07:03.276] <TB1>     INFO: 5351000 events read in total (140234ms).
[14:07:31.799] <TB1>     INFO: 6421800 events read in total (168757ms).
[14:08:00.946] <TB1>     INFO: 7492400 events read in total (197904ms).
[14:08:28.740] <TB1>     INFO: 8560800 events read in total (225698ms).
[14:08:57.633] <TB1>     INFO: 9631000 events read in total (254591ms).
[14:09:26.202] <TB1>     INFO: 10701200 events read in total (283160ms).
[14:09:54.818] <TB1>     INFO: 11769800 events read in total (311776ms).
[14:10:23.678] <TB1>     INFO: 12840000 events read in total (340636ms).
[14:10:52.102] <TB1>     INFO: 13910800 events read in total (369060ms).
[14:11:21.136] <TB1>     INFO: 14979400 events read in total (398094ms).
[14:11:50.156] <TB1>     INFO: 16049400 events read in total (427114ms).
[14:12:19.244] <TB1>     INFO: 17120400 events read in total (456202ms).
[14:12:48.275] <TB1>     INFO: 18188600 events read in total (485233ms).
[14:13:17.409] <TB1>     INFO: 19259400 events read in total (514367ms).
[14:13:46.491] <TB1>     INFO: 20329400 events read in total (543449ms).
[14:14:15.527] <TB1>     INFO: 21397600 events read in total (572485ms).
[14:14:44.489] <TB1>     INFO: 22467600 events read in total (601447ms).
[14:15:13.623] <TB1>     INFO: 23538600 events read in total (630581ms).
[14:15:42.673] <TB1>     INFO: 24607200 events read in total (659631ms).
[14:16:11.821] <TB1>     INFO: 25678000 events read in total (688779ms).
[14:16:40.878] <TB1>     INFO: 26747400 events read in total (717836ms).
[14:17:10.028] <TB1>     INFO: 27815600 events read in total (746986ms).
[14:17:39.078] <TB1>     INFO: 28886000 events read in total (776036ms).
[14:18:08.165] <TB1>     INFO: 29957000 events read in total (805123ms).
[14:18:36.969] <TB1>     INFO: 31025200 events read in total (833927ms).
[14:19:06.145] <TB1>     INFO: 32094600 events read in total (863103ms).
[14:19:35.211] <TB1>     INFO: 33165200 events read in total (892169ms).
[14:20:04.426] <TB1>     INFO: 34234200 events read in total (921384ms).
[14:20:33.458] <TB1>     INFO: 35304800 events read in total (950416ms).
[14:21:02.588] <TB1>     INFO: 36375000 events read in total (979546ms).
[14:21:31.635] <TB1>     INFO: 37443000 events read in total (1008593ms).
[14:22:00.796] <TB1>     INFO: 38512400 events read in total (1037754ms).
[14:22:29.809] <TB1>     INFO: 39583400 events read in total (1066767ms).
[14:22:59.048] <TB1>     INFO: 40651400 events read in total (1096006ms).
[14:23:28.317] <TB1>     INFO: 41720400 events read in total (1125275ms).
[14:23:57.390] <TB1>     INFO: 42791800 events read in total (1154348ms).
[14:24:26.552] <TB1>     INFO: 43859600 events read in total (1183510ms).
[14:24:55.687] <TB1>     INFO: 44927400 events read in total (1212645ms).
[14:25:24.711] <TB1>     INFO: 45998200 events read in total (1241669ms).
[14:25:53.929] <TB1>     INFO: 47068000 events read in total (1270887ms).
[14:26:23.087] <TB1>     INFO: 48135600 events read in total (1300045ms).
[14:26:52.201] <TB1>     INFO: 49204600 events read in total (1329159ms).
[14:27:21.468] <TB1>     INFO: 50273800 events read in total (1358426ms).
[14:27:50.766] <TB1>     INFO: 51342000 events read in total (1387724ms).
[14:28:19.975] <TB1>     INFO: 52410000 events read in total (1416933ms).
[14:28:49.114] <TB1>     INFO: 53477800 events read in total (1446072ms).
[14:29:18.313] <TB1>     INFO: 54548600 events read in total (1475271ms).
[14:29:47.416] <TB1>     INFO: 55617200 events read in total (1504374ms).
[14:30:16.704] <TB1>     INFO: 56685200 events read in total (1533662ms).
[14:30:45.794] <TB1>     INFO: 57755400 events read in total (1562752ms).
[14:31:14.840] <TB1>     INFO: 58825000 events read in total (1591798ms).
[14:31:21.856] <TB1>     INFO: 59072000 events read in total (1598814ms).
[14:31:21.877] <TB1>     INFO: Test took 1599893ms.
[14:31:21.934] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:22.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:22.065] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:23.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:23.249] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:24.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:24.440] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:25.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:25.618] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:26.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:26.790] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:27.964] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:27.964] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:29.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:29.156] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:30.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:30.357] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:31.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:31.545] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:32.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:32.732] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:33.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:33.927] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:35.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:35.111] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:36.287] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:36.287] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:37.481] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:37.481] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:38.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:38.685] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:39.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:39.898] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:31:41.089] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499032064
[14:31:41.126] <TB1>     INFO: PixTestScurves::scurves() done 
[14:31:41.126] <TB1>     INFO: Vcal mean:  35.06  35.05  35.07  35.04  35.12  35.05  35.12  35.14  35.07  35.10  35.06  35.04  35.02  35.10  35.06  35.00 
[14:31:41.128] <TB1>     INFO: Vcal RMS:    0.57   0.68   0.67   0.67   0.63   0.70   0.77   0.81   0.69   0.66   0.70   1.18   1.03   0.68   0.67   0.92 
[14:31:41.129] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:31:41.206] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:31:41.206] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:31:41.206] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:31:41.206] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:31:41.206] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:31:41.207] <TB1>     INFO: ######################################################################
[14:31:41.207] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:31:41.207] <TB1>     INFO: ######################################################################
[14:31:41.215] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:31:41.557] <TB1>     INFO: Expecting 41600 events.
[14:31:45.695] <TB1>     INFO: 41600 events read in total (3411ms).
[14:31:45.696] <TB1>     INFO: Test took 4481ms.
[14:31:45.706] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:45.706] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:31:45.706] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 2, 64] has eff 0/10
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 2, 64]
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 6, 65] has eff 0/10
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 6, 65]
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 4, 68] has eff 0/10
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 4, 68]
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 0, 0] has eff 0/10
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 0, 0]
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 1, 0] has eff 0/10
[14:31:45.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 1, 0]
[14:31:45.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[14:31:45.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:31:45.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:31:45.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:31:46.053] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:31:46.399] <TB1>     INFO: Expecting 41600 events.
[14:31:50.558] <TB1>     INFO: 41600 events read in total (3445ms).
[14:31:50.559] <TB1>     INFO: Test took 4506ms.
[14:31:50.567] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:50.567] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:31:50.567] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.9
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 198
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.389
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.738
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 166
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.663
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 160
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.646
[14:31:50.572] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 191
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.094
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 171
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.03
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.266
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 167
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.876
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.025
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 152.888
[14:31:50.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 153
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.971
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.897
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 176
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.493
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.099
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,5] phvalue 183
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.493
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 176
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:31:50.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:31:50.661] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:31:51.005] <TB1>     INFO: Expecting 41600 events.
[14:31:55.144] <TB1>     INFO: 41600 events read in total (3424ms).
[14:31:55.145] <TB1>     INFO: Test took 4484ms.
[14:31:55.152] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:55.152] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:31:55.152] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:31:55.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:31:55.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 42minph_roc = 10
[14:31:55.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.6714
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 94
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5196
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 69
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.3412
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 55
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.1298
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 55
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.8085
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,48] phvalue 86
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7391
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 69
[14:31:55.158] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2132
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,11] phvalue 70
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8955
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 62
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.5765
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 68
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9281
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 73
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 45.8389
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 46
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8563
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 65
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9305
[14:31:55.159] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 76
[14:31:55.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7203
[14:31:55.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,31] phvalue 69
[14:31:55.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3506
[14:31:55.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 84
[14:31:55.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1863
[14:31:55.160] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 74
[14:31:55.162] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 0 0
[14:31:55.565] <TB1>     INFO: Expecting 2560 events.
[14:31:56.523] <TB1>     INFO: 2560 events read in total (243ms).
[14:31:56.523] <TB1>     INFO: Test took 1361ms.
[14:31:56.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:31:56.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 1 1
[14:31:57.031] <TB1>     INFO: Expecting 2560 events.
[14:31:57.992] <TB1>     INFO: 2560 events read in total (246ms).
[14:31:57.992] <TB1>     INFO: Test took 1469ms.
[14:31:57.992] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:31:57.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 2 2
[14:31:58.501] <TB1>     INFO: Expecting 2560 events.
[14:31:59.457] <TB1>     INFO: 2560 events read in total (241ms).
[14:31:59.458] <TB1>     INFO: Test took 1465ms.
[14:31:59.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:31:59.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[14:31:59.965] <TB1>     INFO: Expecting 2560 events.
[14:32:00.927] <TB1>     INFO: 2560 events read in total (247ms).
[14:32:00.927] <TB1>     INFO: Test took 1467ms.
[14:32:00.927] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:00.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 48, 4 4
[14:32:01.435] <TB1>     INFO: Expecting 2560 events.
[14:32:02.393] <TB1>     INFO: 2560 events read in total (243ms).
[14:32:02.393] <TB1>     INFO: Test took 1465ms.
[14:32:02.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:02.396] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 5 5
[14:32:02.900] <TB1>     INFO: Expecting 2560 events.
[14:32:03.857] <TB1>     INFO: 2560 events read in total (242ms).
[14:32:03.858] <TB1>     INFO: Test took 1462ms.
[14:32:03.859] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:03.859] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 11, 6 6
[14:32:04.369] <TB1>     INFO: Expecting 2560 events.
[14:32:05.326] <TB1>     INFO: 2560 events read in total (243ms).
[14:32:05.327] <TB1>     INFO: Test took 1468ms.
[14:32:05.327] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:05.328] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 7 7
[14:32:05.835] <TB1>     INFO: Expecting 2560 events.
[14:32:06.791] <TB1>     INFO: 2560 events read in total (242ms).
[14:32:06.792] <TB1>     INFO: Test took 1464ms.
[14:32:06.794] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:06.794] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[14:32:07.299] <TB1>     INFO: Expecting 2560 events.
[14:32:08.256] <TB1>     INFO: 2560 events read in total (242ms).
[14:32:08.256] <TB1>     INFO: Test took 1462ms.
[14:32:08.256] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:08.256] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 9 9
[14:32:08.764] <TB1>     INFO: Expecting 2560 events.
[14:32:09.721] <TB1>     INFO: 2560 events read in total (242ms).
[14:32:09.721] <TB1>     INFO: Test took 1465ms.
[14:32:09.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:09.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 10 10
[14:32:10.229] <TB1>     INFO: Expecting 2560 events.
[14:32:11.186] <TB1>     INFO: 2560 events read in total (242ms).
[14:32:11.187] <TB1>     INFO: Test took 1465ms.
[14:32:11.187] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:11.188] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 11 11
[14:32:11.695] <TB1>     INFO: Expecting 2560 events.
[14:32:12.652] <TB1>     INFO: 2560 events read in total (242ms).
[14:32:12.652] <TB1>     INFO: Test took 1464ms.
[14:32:12.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:12.653] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 12 12
[14:32:13.160] <TB1>     INFO: Expecting 2560 events.
[14:32:14.117] <TB1>     INFO: 2560 events read in total (242ms).
[14:32:14.118] <TB1>     INFO: Test took 1465ms.
[14:32:14.118] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:14.120] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 31, 13 13
[14:32:14.628] <TB1>     INFO: Expecting 2560 events.
[14:32:15.585] <TB1>     INFO: 2560 events read in total (243ms).
[14:32:15.586] <TB1>     INFO: Test took 1466ms.
[14:32:15.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:15.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 14 14
[14:32:16.093] <TB1>     INFO: Expecting 2560 events.
[14:32:17.054] <TB1>     INFO: 2560 events read in total (246ms).
[14:32:17.054] <TB1>     INFO: Test took 1468ms.
[14:32:17.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:17.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[14:32:17.562] <TB1>     INFO: Expecting 2560 events.
[14:32:18.523] <TB1>     INFO: 2560 events read in total (246ms).
[14:32:18.524] <TB1>     INFO: Test took 1469ms.
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:32:18.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:32:18.528] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:19.033] <TB1>     INFO: Expecting 655360 events.
[14:32:30.991] <TB1>     INFO: 655360 events read in total (11243ms).
[14:32:30.004] <TB1>     INFO: Expecting 655360 events.
[14:32:42.865] <TB1>     INFO: 655360 events read in total (11301ms).
[14:32:42.880] <TB1>     INFO: Expecting 655360 events.
[14:32:54.545] <TB1>     INFO: 655360 events read in total (11106ms).
[14:32:54.565] <TB1>     INFO: Expecting 655360 events.
[14:33:06.438] <TB1>     INFO: 655360 events read in total (11318ms).
[14:33:06.464] <TB1>     INFO: Expecting 655360 events.
[14:33:18.217] <TB1>     INFO: 655360 events read in total (11203ms).
[14:33:18.245] <TB1>     INFO: Expecting 655360 events.
[14:33:29.868] <TB1>     INFO: 655360 events read in total (11079ms).
[14:33:29.900] <TB1>     INFO: Expecting 655360 events.
[14:33:41.476] <TB1>     INFO: 655360 events read in total (11034ms).
[14:33:41.512] <TB1>     INFO: Expecting 655360 events.
[14:33:52.934] <TB1>     INFO: 655360 events read in total (10887ms).
[14:33:52.978] <TB1>     INFO: Expecting 655360 events.
[14:34:04.507] <TB1>     INFO: 655360 events read in total (10998ms).
[14:34:04.558] <TB1>     INFO: Expecting 655360 events.
[14:34:16.301] <TB1>     INFO: 655360 events read in total (11216ms).
[14:34:16.351] <TB1>     INFO: Expecting 655360 events.
[14:34:27.976] <TB1>     INFO: 655360 events read in total (11098ms).
[14:34:28.029] <TB1>     INFO: Expecting 655360 events.
[14:34:39.802] <TB1>     INFO: 655360 events read in total (11246ms).
[14:34:39.864] <TB1>     INFO: Expecting 655360 events.
[14:34:51.564] <TB1>     INFO: 655360 events read in total (11173ms).
[14:34:51.626] <TB1>     INFO: Expecting 655360 events.
[14:35:03.296] <TB1>     INFO: 655360 events read in total (11144ms).
[14:35:03.364] <TB1>     INFO: Expecting 655360 events.
[14:35:15.082] <TB1>     INFO: 655360 events read in total (11192ms).
[14:35:15.151] <TB1>     INFO: Expecting 655360 events.
[14:35:26.776] <TB1>     INFO: 655360 events read in total (11098ms).
[14:35:26.856] <TB1>     INFO: Test took 188328ms.
[14:35:26.961] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:35:27.266] <TB1>     INFO: Expecting 655360 events.
[14:35:39.132] <TB1>     INFO: 655360 events read in total (11150ms).
[14:35:39.142] <TB1>     INFO: Expecting 655360 events.
[14:35:50.808] <TB1>     INFO: 655360 events read in total (11103ms).
[14:35:50.823] <TB1>     INFO: Expecting 655360 events.
[14:36:02.467] <TB1>     INFO: 655360 events read in total (11084ms).
[14:36:02.486] <TB1>     INFO: Expecting 655360 events.
[14:36:14.174] <TB1>     INFO: 655360 events read in total (11133ms).
[14:36:14.198] <TB1>     INFO: Expecting 655360 events.
[14:36:25.867] <TB1>     INFO: 655360 events read in total (11118ms).
[14:36:25.896] <TB1>     INFO: Expecting 655360 events.
[14:36:37.617] <TB1>     INFO: 655360 events read in total (11183ms).
[14:36:37.650] <TB1>     INFO: Expecting 655360 events.
[14:36:49.258] <TB1>     INFO: 655360 events read in total (11070ms).
[14:36:49.296] <TB1>     INFO: Expecting 655360 events.
[14:37:00.903] <TB1>     INFO: 655360 events read in total (11071ms).
[14:37:00.943] <TB1>     INFO: Expecting 655360 events.
[14:37:12.603] <TB1>     INFO: 655360 events read in total (11127ms).
[14:37:12.648] <TB1>     INFO: Expecting 655360 events.
[14:37:24.255] <TB1>     INFO: 655360 events read in total (11081ms).
[14:37:24.306] <TB1>     INFO: Expecting 655360 events.
[14:37:35.914] <TB1>     INFO: 655360 events read in total (11081ms).
[14:37:35.967] <TB1>     INFO: Expecting 655360 events.
[14:37:47.480] <TB1>     INFO: 655360 events read in total (10987ms).
[14:37:47.537] <TB1>     INFO: Expecting 655360 events.
[14:37:59.250] <TB1>     INFO: 655360 events read in total (11187ms).
[14:37:59.311] <TB1>     INFO: Expecting 655360 events.
[14:38:11.073] <TB1>     INFO: 655360 events read in total (11235ms).
[14:38:11.142] <TB1>     INFO: Expecting 655360 events.
[14:38:22.942] <TB1>     INFO: 655360 events read in total (11274ms).
[14:38:23.012] <TB1>     INFO: Expecting 655360 events.
[14:38:34.806] <TB1>     INFO: 655360 events read in total (11267ms).
[14:38:34.881] <TB1>     INFO: Test took 187920ms.
[14:38:35.054] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:38:35.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:38:35.055] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.056] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:38:35.056] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.056] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:38:35.056] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:38:35.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:38:35.057] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:38:35.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:38:35.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:38:35.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:38:35.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.059] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:38:35.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:38:35.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:38:35.060] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:38:35.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:38:35.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:38:35.062] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:38:35.062] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.069] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.076] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.084] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.091] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:38:35.098] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:38:35.105] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:38:35.113] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.121] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.128] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.135] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.142] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.149] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.156] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:38:35.163] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:38:35.170] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:38:35.177] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:38:35.184] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:38:35.191] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:38:35.198] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:38:35.205] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.212] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.219] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:38:35.226] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.234] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:38:35.241] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:38:35.248] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:38:35.255] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:38:35.262] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.269] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.276] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:38:35.283] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:38:35.312] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C0.dat
[14:38:35.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C1.dat
[14:38:35.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C2.dat
[14:38:35.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C3.dat
[14:38:35.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C4.dat
[14:38:35.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C5.dat
[14:38:35.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C6.dat
[14:38:35.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C7.dat
[14:38:35.313] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C8.dat
[14:38:35.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C9.dat
[14:38:35.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C10.dat
[14:38:35.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C11.dat
[14:38:35.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C12.dat
[14:38:35.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C13.dat
[14:38:35.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C14.dat
[14:38:35.314] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//dacParameters35_C15.dat
[14:38:35.667] <TB1>     INFO: Expecting 41600 events.
[14:38:39.501] <TB1>     INFO: 41600 events read in total (3119ms).
[14:38:39.502] <TB1>     INFO: Test took 4185ms.
[14:38:40.142] <TB1>     INFO: Expecting 41600 events.
[14:38:43.003] <TB1>     INFO: 41600 events read in total (3146ms).
[14:38:43.004] <TB1>     INFO: Test took 4206ms.
[14:38:44.652] <TB1>     INFO: Expecting 41600 events.
[14:38:48.474] <TB1>     INFO: 41600 events read in total (3108ms).
[14:38:48.475] <TB1>     INFO: Test took 4169ms.
[14:38:48.775] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:48.910] <TB1>     INFO: Expecting 2560 events.
[14:38:49.868] <TB1>     INFO: 2560 events read in total (243ms).
[14:38:49.868] <TB1>     INFO: Test took 1093ms.
[14:38:49.871] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:50.378] <TB1>     INFO: Expecting 2560 events.
[14:38:51.338] <TB1>     INFO: 2560 events read in total (245ms).
[14:38:51.338] <TB1>     INFO: Test took 1467ms.
[14:38:51.340] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:51.847] <TB1>     INFO: Expecting 2560 events.
[14:38:52.806] <TB1>     INFO: 2560 events read in total (244ms).
[14:38:52.807] <TB1>     INFO: Test took 1467ms.
[14:38:52.808] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:53.315] <TB1>     INFO: Expecting 2560 events.
[14:38:54.274] <TB1>     INFO: 2560 events read in total (244ms).
[14:38:54.274] <TB1>     INFO: Test took 1466ms.
[14:38:54.276] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:54.784] <TB1>     INFO: Expecting 2560 events.
[14:38:55.743] <TB1>     INFO: 2560 events read in total (244ms).
[14:38:55.743] <TB1>     INFO: Test took 1467ms.
[14:38:55.747] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:56.257] <TB1>     INFO: Expecting 2560 events.
[14:38:57.215] <TB1>     INFO: 2560 events read in total (243ms).
[14:38:57.216] <TB1>     INFO: Test took 1469ms.
[14:38:57.218] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:57.724] <TB1>     INFO: Expecting 2560 events.
[14:38:58.681] <TB1>     INFO: 2560 events read in total (242ms).
[14:38:58.682] <TB1>     INFO: Test took 1464ms.
[14:38:58.686] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:59.190] <TB1>     INFO: Expecting 2560 events.
[14:39:00.146] <TB1>     INFO: 2560 events read in total (241ms).
[14:39:00.147] <TB1>     INFO: Test took 1461ms.
[14:39:00.149] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:00.655] <TB1>     INFO: Expecting 2560 events.
[14:39:01.616] <TB1>     INFO: 2560 events read in total (246ms).
[14:39:01.617] <TB1>     INFO: Test took 1468ms.
[14:39:01.619] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:02.125] <TB1>     INFO: Expecting 2560 events.
[14:39:03.083] <TB1>     INFO: 2560 events read in total (243ms).
[14:39:03.083] <TB1>     INFO: Test took 1465ms.
[14:39:03.085] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:03.592] <TB1>     INFO: Expecting 2560 events.
[14:39:04.552] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:04.552] <TB1>     INFO: Test took 1467ms.
[14:39:04.556] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:05.061] <TB1>     INFO: Expecting 2560 events.
[14:39:06.020] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:06.020] <TB1>     INFO: Test took 1464ms.
[14:39:06.022] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:06.533] <TB1>     INFO: Expecting 2560 events.
[14:39:07.491] <TB1>     INFO: 2560 events read in total (245ms).
[14:39:07.493] <TB1>     INFO: Test took 1471ms.
[14:39:07.495] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:07.000] <TB1>     INFO: Expecting 2560 events.
[14:39:08.959] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:08.960] <TB1>     INFO: Test took 1465ms.
[14:39:08.963] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:09.469] <TB1>     INFO: Expecting 2560 events.
[14:39:10.427] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:10.428] <TB1>     INFO: Test took 1465ms.
[14:39:10.430] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:10.936] <TB1>     INFO: Expecting 2560 events.
[14:39:11.894] <TB1>     INFO: 2560 events read in total (243ms).
[14:39:11.895] <TB1>     INFO: Test took 1465ms.
[14:39:11.897] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:12.404] <TB1>     INFO: Expecting 2560 events.
[14:39:13.363] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:13.363] <TB1>     INFO: Test took 1466ms.
[14:39:13.367] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:13.873] <TB1>     INFO: Expecting 2560 events.
[14:39:14.832] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:14.832] <TB1>     INFO: Test took 1465ms.
[14:39:14.834] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:15.340] <TB1>     INFO: Expecting 2560 events.
[14:39:16.298] <TB1>     INFO: 2560 events read in total (243ms).
[14:39:16.298] <TB1>     INFO: Test took 1464ms.
[14:39:16.301] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:16.807] <TB1>     INFO: Expecting 2560 events.
[14:39:17.766] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:17.766] <TB1>     INFO: Test took 1465ms.
[14:39:17.769] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:18.276] <TB1>     INFO: Expecting 2560 events.
[14:39:19.236] <TB1>     INFO: 2560 events read in total (245ms).
[14:39:19.236] <TB1>     INFO: Test took 1467ms.
[14:39:19.238] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:19.745] <TB1>     INFO: Expecting 2560 events.
[14:39:20.703] <TB1>     INFO: 2560 events read in total (243ms).
[14:39:20.704] <TB1>     INFO: Test took 1466ms.
[14:39:20.706] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:21.212] <TB1>     INFO: Expecting 2560 events.
[14:39:22.172] <TB1>     INFO: 2560 events read in total (245ms).
[14:39:22.172] <TB1>     INFO: Test took 1466ms.
[14:39:22.177] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:22.681] <TB1>     INFO: Expecting 2560 events.
[14:39:23.641] <TB1>     INFO: 2560 events read in total (245ms).
[14:39:23.641] <TB1>     INFO: Test took 1464ms.
[14:39:23.644] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:24.150] <TB1>     INFO: Expecting 2560 events.
[14:39:25.108] <TB1>     INFO: 2560 events read in total (243ms).
[14:39:25.109] <TB1>     INFO: Test took 1466ms.
[14:39:25.111] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:25.618] <TB1>     INFO: Expecting 2560 events.
[14:39:26.576] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:26.577] <TB1>     INFO: Test took 1467ms.
[14:39:26.580] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:27.086] <TB1>     INFO: Expecting 2560 events.
[14:39:28.044] <TB1>     INFO: 2560 events read in total (243ms).
[14:39:28.045] <TB1>     INFO: Test took 1466ms.
[14:39:28.049] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:28.553] <TB1>     INFO: Expecting 2560 events.
[14:39:29.516] <TB1>     INFO: 2560 events read in total (248ms).
[14:39:29.517] <TB1>     INFO: Test took 1468ms.
[14:39:29.519] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:30.025] <TB1>     INFO: Expecting 2560 events.
[14:39:30.984] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:30.984] <TB1>     INFO: Test took 1465ms.
[14:39:30.988] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:31.493] <TB1>     INFO: Expecting 2560 events.
[14:39:32.452] <TB1>     INFO: 2560 events read in total (245ms).
[14:39:32.452] <TB1>     INFO: Test took 1464ms.
[14:39:32.456] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:32.960] <TB1>     INFO: Expecting 2560 events.
[14:39:33.918] <TB1>     INFO: 2560 events read in total (243ms).
[14:39:33.918] <TB1>     INFO: Test took 1462ms.
[14:39:33.920] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:39:34.427] <TB1>     INFO: Expecting 2560 events.
[14:39:35.386] <TB1>     INFO: 2560 events read in total (244ms).
[14:39:35.386] <TB1>     INFO: Test took 1466ms.
[14:39:36.414] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[14:39:36.414] <TB1>     INFO: PH scale (per ROC):    90  83  84  80  84  77  75  65  80  80  78  69  80  73  82  80
[14:39:36.414] <TB1>     INFO: PH offset (per ROC):  152 175 187 191 159 177 179 192 176 176 198 187 174 180 161 173
[14:39:36.586] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:39:36.589] <TB1>     INFO: ######################################################################
[14:39:36.589] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:39:36.589] <TB1>     INFO: ######################################################################
[14:39:36.589] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:39:36.601] <TB1>     INFO: scanning low vcal = 10
[14:39:36.954] <TB1>     INFO: Expecting 41600 events.
[14:39:40.679] <TB1>     INFO: 41600 events read in total (3010ms).
[14:39:40.679] <TB1>     INFO: Test took 4078ms.
[14:39:40.681] <TB1>     INFO: scanning low vcal = 20
[14:39:41.189] <TB1>     INFO: Expecting 41600 events.
[14:39:44.915] <TB1>     INFO: 41600 events read in total (3012ms).
[14:39:44.916] <TB1>     INFO: Test took 4235ms.
[14:39:44.917] <TB1>     INFO: scanning low vcal = 30
[14:39:45.424] <TB1>     INFO: Expecting 41600 events.
[14:39:49.159] <TB1>     INFO: 41600 events read in total (3020ms).
[14:39:49.160] <TB1>     INFO: Test took 4243ms.
[14:39:49.162] <TB1>     INFO: scanning low vcal = 40
[14:39:49.665] <TB1>     INFO: Expecting 41600 events.
[14:39:53.910] <TB1>     INFO: 41600 events read in total (3530ms).
[14:39:53.911] <TB1>     INFO: Test took 4749ms.
[14:39:53.914] <TB1>     INFO: scanning low vcal = 50
[14:39:54.332] <TB1>     INFO: Expecting 41600 events.
[14:39:58.600] <TB1>     INFO: 41600 events read in total (3553ms).
[14:39:58.601] <TB1>     INFO: Test took 4687ms.
[14:39:58.604] <TB1>     INFO: scanning low vcal = 60
[14:39:59.018] <TB1>     INFO: Expecting 41600 events.
[14:40:03.316] <TB1>     INFO: 41600 events read in total (3583ms).
[14:40:03.317] <TB1>     INFO: Test took 4713ms.
[14:40:03.320] <TB1>     INFO: scanning low vcal = 70
[14:40:03.736] <TB1>     INFO: Expecting 41600 events.
[14:40:08.018] <TB1>     INFO: 41600 events read in total (3567ms).
[14:40:08.018] <TB1>     INFO: Test took 4698ms.
[14:40:08.021] <TB1>     INFO: scanning low vcal = 80
[14:40:08.436] <TB1>     INFO: Expecting 41600 events.
[14:40:12.717] <TB1>     INFO: 41600 events read in total (3566ms).
[14:40:12.718] <TB1>     INFO: Test took 4697ms.
[14:40:12.721] <TB1>     INFO: scanning low vcal = 90
[14:40:13.138] <TB1>     INFO: Expecting 41600 events.
[14:40:17.429] <TB1>     INFO: 41600 events read in total (3576ms).
[14:40:17.429] <TB1>     INFO: Test took 4708ms.
[14:40:17.433] <TB1>     INFO: scanning low vcal = 100
[14:40:17.852] <TB1>     INFO: Expecting 41600 events.
[14:40:22.248] <TB1>     INFO: 41600 events read in total (3681ms).
[14:40:22.248] <TB1>     INFO: Test took 4815ms.
[14:40:22.251] <TB1>     INFO: scanning low vcal = 110
[14:40:22.666] <TB1>     INFO: Expecting 41600 events.
[14:40:26.934] <TB1>     INFO: 41600 events read in total (3553ms).
[14:40:26.934] <TB1>     INFO: Test took 4683ms.
[14:40:26.937] <TB1>     INFO: scanning low vcal = 120
[14:40:27.353] <TB1>     INFO: Expecting 41600 events.
[14:40:31.613] <TB1>     INFO: 41600 events read in total (3545ms).
[14:40:31.613] <TB1>     INFO: Test took 4676ms.
[14:40:31.618] <TB1>     INFO: scanning low vcal = 130
[14:40:32.035] <TB1>     INFO: Expecting 41600 events.
[14:40:36.297] <TB1>     INFO: 41600 events read in total (3547ms).
[14:40:36.298] <TB1>     INFO: Test took 4680ms.
[14:40:36.301] <TB1>     INFO: scanning low vcal = 140
[14:40:36.717] <TB1>     INFO: Expecting 41600 events.
[14:40:40.003] <TB1>     INFO: 41600 events read in total (3571ms).
[14:40:40.003] <TB1>     INFO: Test took 4702ms.
[14:40:41.007] <TB1>     INFO: scanning low vcal = 150
[14:40:41.421] <TB1>     INFO: Expecting 41600 events.
[14:40:45.701] <TB1>     INFO: 41600 events read in total (3566ms).
[14:40:45.702] <TB1>     INFO: Test took 4695ms.
[14:40:45.705] <TB1>     INFO: scanning low vcal = 160
[14:40:46.119] <TB1>     INFO: Expecting 41600 events.
[14:40:50.386] <TB1>     INFO: 41600 events read in total (3552ms).
[14:40:50.386] <TB1>     INFO: Test took 4681ms.
[14:40:50.389] <TB1>     INFO: scanning low vcal = 170
[14:40:50.809] <TB1>     INFO: Expecting 41600 events.
[14:40:55.074] <TB1>     INFO: 41600 events read in total (3550ms).
[14:40:55.074] <TB1>     INFO: Test took 4685ms.
[14:40:55.079] <TB1>     INFO: scanning low vcal = 180
[14:40:55.498] <TB1>     INFO: Expecting 41600 events.
[14:40:59.754] <TB1>     INFO: 41600 events read in total (3542ms).
[14:40:59.754] <TB1>     INFO: Test took 4676ms.
[14:40:59.758] <TB1>     INFO: scanning low vcal = 190
[14:41:00.192] <TB1>     INFO: Expecting 41600 events.
[14:41:04.459] <TB1>     INFO: 41600 events read in total (3552ms).
[14:41:04.459] <TB1>     INFO: Test took 4701ms.
[14:41:04.469] <TB1>     INFO: scanning low vcal = 200
[14:41:04.883] <TB1>     INFO: Expecting 41600 events.
[14:41:09.160] <TB1>     INFO: 41600 events read in total (3562ms).
[14:41:09.161] <TB1>     INFO: Test took 4692ms.
[14:41:09.164] <TB1>     INFO: scanning low vcal = 210
[14:41:09.580] <TB1>     INFO: Expecting 41600 events.
[14:41:13.857] <TB1>     INFO: 41600 events read in total (3561ms).
[14:41:13.857] <TB1>     INFO: Test took 4693ms.
[14:41:13.860] <TB1>     INFO: scanning low vcal = 220
[14:41:14.277] <TB1>     INFO: Expecting 41600 events.
[14:41:18.566] <TB1>     INFO: 41600 events read in total (3575ms).
[14:41:18.566] <TB1>     INFO: Test took 4706ms.
[14:41:18.570] <TB1>     INFO: scanning low vcal = 230
[14:41:18.987] <TB1>     INFO: Expecting 41600 events.
[14:41:23.250] <TB1>     INFO: 41600 events read in total (3548ms).
[14:41:23.251] <TB1>     INFO: Test took 4681ms.
[14:41:23.254] <TB1>     INFO: scanning low vcal = 240
[14:41:23.672] <TB1>     INFO: Expecting 41600 events.
[14:41:27.942] <TB1>     INFO: 41600 events read in total (3555ms).
[14:41:27.943] <TB1>     INFO: Test took 4689ms.
[14:41:27.946] <TB1>     INFO: scanning low vcal = 250
[14:41:28.363] <TB1>     INFO: Expecting 41600 events.
[14:41:32.653] <TB1>     INFO: 41600 events read in total (3575ms).
[14:41:32.653] <TB1>     INFO: Test took 4707ms.
[14:41:32.658] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:41:33.075] <TB1>     INFO: Expecting 41600 events.
[14:41:37.354] <TB1>     INFO: 41600 events read in total (3564ms).
[14:41:37.355] <TB1>     INFO: Test took 4697ms.
[14:41:37.358] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:41:37.776] <TB1>     INFO: Expecting 41600 events.
[14:41:42.063] <TB1>     INFO: 41600 events read in total (3572ms).
[14:41:42.064] <TB1>     INFO: Test took 4706ms.
[14:41:42.068] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:41:42.485] <TB1>     INFO: Expecting 41600 events.
[14:41:46.760] <TB1>     INFO: 41600 events read in total (3560ms).
[14:41:46.761] <TB1>     INFO: Test took 4693ms.
[14:41:46.765] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:41:47.181] <TB1>     INFO: Expecting 41600 events.
[14:41:51.446] <TB1>     INFO: 41600 events read in total (3550ms).
[14:41:51.446] <TB1>     INFO: Test took 4681ms.
[14:41:51.449] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:41:51.867] <TB1>     INFO: Expecting 41600 events.
[14:41:56.142] <TB1>     INFO: 41600 events read in total (3560ms).
[14:41:56.142] <TB1>     INFO: Test took 4693ms.
[14:41:56.686] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:41:56.689] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:41:56.689] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:41:56.690] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:41:56.690] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:41:56.690] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:41:56.690] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:41:56.690] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:41:56.690] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:41:56.691] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:41:56.691] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:41:56.691] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:41:56.691] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:41:56.691] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:41:56.692] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:41:56.692] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:41:56.692] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:42:35.684] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:42:35.684] <TB1>     INFO: non-linearity mean:  0.957 0.960 0.959 0.962 0.951 0.961 0.963 0.957 0.956 0.964 0.960 0.953 0.968 0.957 0.957 0.959
[14:42:35.684] <TB1>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.005 0.006 0.006 0.006 0.006 0.006 0.004 0.007 0.007 0.004 0.005 0.006 0.005
[14:42:35.685] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:42:35.707] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:42:35.729] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:42:35.751] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:42:35.773] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:42:35.796] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:42:35.818] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:42:35.840] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:42:35.862] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:42:35.885] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:42:35.907] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:42:35.929] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:42:35.951] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:42:35.974] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:42:35.996] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:42:36.018] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-07_FPIXTest-17C-Nebraska-160712-1316_2016-07-12_13h17m_1468347421//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:42:36.040] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:42:36.040] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:42:36.048] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:42:36.048] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:42:36.051] <TB1>     INFO: ######################################################################
[14:42:36.051] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:42:36.051] <TB1>     INFO: ######################################################################
[14:42:36.053] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:42:36.064] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:36.064] <TB1>     INFO:     run 1 of 1
[14:42:36.064] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:36.414] <TB1>     INFO: Expecting 3120000 events.
[14:43:27.113] <TB1>     INFO: 1291780 events read in total (49984ms).
[14:44:17.026] <TB1>     INFO: 2584005 events read in total (99897ms).
[14:44:37.674] <TB1>     INFO: 3120000 events read in total (120546ms).
[14:44:37.729] <TB1>     INFO: Test took 121666ms.
[14:44:37.811] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:37.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:39.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:40.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:42.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:43.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:45.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:46.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:48.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:49.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:50.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:52.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:53.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:55.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:56.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:58.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:59.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:00.930] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335101952
[14:45:00.965] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:45:00.965] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8044, RMS = 1.44655
[14:45:00.965] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:45:00.965] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:45:00.965] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3515, RMS = 1.51425
[14:45:00.965] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:45:00.966] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:45:00.966] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5027, RMS = 1.29197
[14:45:00.966] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:45:00.966] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:45:00.966] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2244, RMS = 1.26054
[14:45:00.966] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:45:00.967] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:45:00.967] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5409, RMS = 1.18255
[14:45:00.967] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:45:00.967] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:45:00.967] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8181, RMS = 1.38436
[14:45:00.967] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:45:00.968] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:45:00.968] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6063, RMS = 1.87791
[14:45:00.968] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:45:00.968] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:45:00.968] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.2893, RMS = 1.91715
[14:45:00.968] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:45:00.969] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:45:00.969] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7999, RMS = 1.3264
[14:45:00.969] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:45:00.969] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:45:00.969] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4959, RMS = 1.35463
[14:45:00.969] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:45:00.970] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:45:00.970] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4643, RMS = 2.19478
[14:45:00.970] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:45:00.970] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:45:00.970] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3354, RMS = 1.86698
[14:45:00.970] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:45:00.971] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:45:00.971] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.7836, RMS = 1.77945
[14:45:00.971] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:45:00.971] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:45:00.971] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.0394, RMS = 1.97003
[14:45:00.971] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:45:00.972] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:45:00.973] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8295, RMS = 1.63751
[14:45:00.973] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:45:00.973] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:45:00.973] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3532, RMS = 1.73028
[14:45:00.973] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:45:00.974] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:45:00.974] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2647, RMS = 1.40801
[14:45:00.974] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:45:00.974] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:45:00.974] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6721, RMS = 1.74801
[14:45:00.974] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:45:00.975] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:45:00.975] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8207, RMS = 1.67755
[14:45:00.975] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:45:00.975] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:45:00.975] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9889, RMS = 1.95913
[14:45:00.975] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:45:00.976] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:45:00.976] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.9407, RMS = 3.41587
[14:45:00.976] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:45:00.976] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:45:00.976] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1143, RMS = 3.28388
[14:45:00.976] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:45:00.977] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:45:00.978] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.0964, RMS = 4.12007
[14:45:00.978] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 110
[14:45:00.978] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:45:00.978] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.825, RMS = 3.44855
[14:45:00.978] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 104
[14:45:00.979] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:45:00.979] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9003, RMS = 2.26796
[14:45:00.979] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:45:00.979] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:45:00.979] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4893, RMS = 1.57292
[14:45:00.979] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:45:00.980] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:45:00.980] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3211, RMS = 1.10003
[14:45:00.980] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:45:00.980] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:45:00.980] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0792, RMS = 1.45075
[14:45:00.980] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:45:00.981] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:45:00.981] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.719, RMS = 0.947585
[14:45:00.981] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:45:00.981] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:45:00.981] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5791, RMS = 1.22065
[14:45:00.981] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:45:00.982] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:45:00.982] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6473, RMS = 1.34822
[14:45:00.982] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:45:00.982] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:45:00.982] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7513, RMS = 1.67194
[14:45:00.982] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:45:00.987] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:45:00.987] <TB1>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    6   16    0    0    0   60    0    0    0    0
[14:45:00.987] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:45:01.085] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:45:01.085] <TB1>     INFO: enter test to run
[14:45:01.085] <TB1>     INFO:   test:  no parameter change
[14:45:01.085] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[14:45:01.086] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[14:45:01.086] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[14:45:01.086] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:45:01.584] <TB1>    QUIET: Connection to board 26 closed.
[14:45:01.585] <TB1>     INFO: pXar: this is the end, my friend
[14:45:01.585] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
