
`timescale 1ns / 10ps

module test;


wire  carry, sum;

reg  a, b;



halfadder top(carry, sum, a, b); 
 
