static inline unsigned long F_1 ( volatile unsigned long * V_1 ,\r\nunsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swapa [%2] %3, %0\n\t" : "=&r"(val)\r\n: "0"(val), "r"(ptr), "i"(ASI_LEON_DCACHE_MISS)\r\n: "memory");\r\nreturn V_2 ;\r\n}\r\nvoid T_1 F_2 ( void )\r\n{\r\nint V_3 = F_3 () ;\r\nV_4 -> V_5 () ;\r\nV_4 -> V_6 () ;\r\nF_4 () ;\r\nF_5 ( V_3 ) ;\r\nF_6 ( V_3 ) ;\r\nF_7 () ;\r\nF_8 ( V_3 ) ;\r\nV_4 -> V_5 () ;\r\nV_4 -> V_6 () ;\r\nF_1 ( & V_7 [ V_3 ] , 1 ) ;\r\nV_4 -> V_5 () ;\r\nV_4 -> V_6 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t" : : "r"(&current_set[cpuid])\r\n: "memory" );\r\nF_9 ( & V_8 . V_9 ) ;\r\nV_10 -> V_11 = & V_8 ;\r\nwhile ( ! F_10 ( V_3 , & V_12 ) )\r\nF_11 () ;\r\nF_12 () ;\r\nF_13 ( V_3 , true ) ;\r\n}\r\nvoid T_1 F_4 ( void )\r\n{\r\nunsigned long V_13 = F_14 () ;\r\nint V_14 = F_15 () ;\r\nif ( F_16 ( V_13 ) > 4 ) {\r\nF_17 ( V_15 L_1 ,\r\n( unsigned int ) F_16 ( V_13 ) ,\r\n( unsigned int ) V_13 , ( unsigned int ) V_14 ) ;\r\nF_18 () ;\r\n} else {\r\nif ( V_13 & V_16 ) {\r\nF_19 () ;\r\n} else {\r\nF_17 ( V_15 L_2 ,\r\nV_14 ) ;\r\nF_18 () ;\r\n}\r\n}\r\nV_4 -> V_5 () ;\r\nV_4 -> V_6 () ;\r\n}\r\nvoid F_20 ( unsigned int V_17 )\r\n{\r\nint V_18 =\r\n( ( F_21 ( & ( V_19 -> V_20 ) ) >>\r\nV_21 ) & 1 ) ;\r\nif ( ! V_18 ) {\r\nF_22 ( L_3 ,\r\nF_23 () ) ;\r\nif ( F_23 () > 1 ) {\r\nF_24 () ;\r\n} else {\r\nF_22 ( L_4 ) ;\r\nreturn;\r\n}\r\n}\r\nF_25 ( & ( V_19 -> V_22 ) , V_17 ) ;\r\n}\r\nunsigned int F_26 ( void )\r\n{\r\nunsigned int V_17 ;\r\nV_17 = F_27 ( & ( V_19 -> V_22 ) ) ;\r\nreturn V_17 ;\r\n}\r\nint F_23 ( void )\r\n{\r\nint V_23 =\r\n( ( F_21 ( & ( V_19 -> V_20 ) ) >>\r\nV_24 ) & 0xf ) + 1 ;\r\nreturn V_23 ;\r\n}\r\nvoid T_2 F_28 ( void )\r\n{\r\nint V_23 = F_23 () ;\r\nint V_14 = F_15 () ;\r\nF_29 () ;\r\nF_17 ( V_15 L_5 , ( unsigned int ) V_14 ,\r\n( unsigned int ) V_23 , ( unsigned int ) V_25 ,\r\n( unsigned int ) & ( V_19 -> V_20 ) ) ;\r\nF_30 ( V_26 , V_14 ) ;\r\nF_30 ( V_27 , V_14 ) ;\r\nF_30 ( V_28 , V_14 ) ;\r\nF_20 ( 1 << V_27 ) ;\r\nF_4 () ;\r\nV_4 -> V_5 () ;\r\n}\r\nint T_1 F_31 ( int V_29 , struct V_30 * V_31 )\r\n{\r\nint V_32 ;\r\nV_33 [ V_29 ] = F_32 ( V_31 ) ;\r\nV_34 . V_35 = 0 ;\r\nV_34 . V_36 = ( unsigned int ) V_37 ;\r\nV_34 . V_38 = 0 ;\r\nF_17 ( V_15 L_6 , ( unsigned int ) V_29 ,\r\n( unsigned int ) & V_19 -> V_20 ) ;\r\nV_4 -> V_5 () ;\r\nF_25 ( & V_19 -> V_17 [ V_29 ] , 0 ) ;\r\nF_25 ( & ( V_19 -> V_20 ) , 1 << V_29 ) ;\r\nfor ( V_32 = 0 ; V_32 < 10000 ; V_32 ++ ) {\r\nif ( V_7 [ V_29 ] )\r\nbreak;\r\nF_33 ( 200 ) ;\r\n}\r\nF_17 ( V_15 L_7 , ( unsigned int ) V_29 ) ;\r\nif ( ! ( V_7 [ V_29 ] ) ) {\r\nF_17 ( V_39 L_8 , V_29 ) ;\r\nreturn - V_40 ;\r\n} else {\r\nF_30 ( V_26 , V_29 ) ;\r\nF_30 ( V_27 , V_29 ) ;\r\nF_30 ( V_28 , V_29 ) ;\r\n}\r\nV_4 -> V_5 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_34 ( void )\r\n{\r\nint V_29 , V_41 ;\r\nint * V_42 ;\r\nV_41 = 0 ;\r\nV_42 = & V_41 ;\r\nfor ( V_29 = 0 ; V_29 < V_25 ; V_29 ++ ) {\r\nif ( F_35 ( V_29 ) ) {\r\n* V_42 = V_29 ;\r\nV_42 = & F_36 ( V_29 ) . V_43 ;\r\n}\r\n}\r\n* V_42 = V_41 ;\r\nV_4 -> V_5 () ;\r\nif ( ! F_37 ( 1 ) ) {\r\nF_38 ( F_39 ( & V_44 ) ) ;\r\nF_40 ( F_39 ( & V_44 ) ) ;\r\nF_41 ( ( unsigned long ) & V_44 ) ;\r\nV_45 ++ ;\r\nV_46 ++ ;\r\n}\r\nif ( ! F_37 ( 2 ) ) {\r\nF_38 ( F_39 ( & V_47 ) ) ;\r\nF_40 ( F_39 ( & V_47 ) ) ;\r\nF_41 ( ( unsigned long ) & V_47 ) ;\r\nV_45 ++ ;\r\nV_46 ++ ;\r\n}\r\nif ( ! F_37 ( 3 ) ) {\r\nF_38 ( F_39 ( & V_48 ) ) ;\r\nF_40 ( F_39 ( & V_48 ) ) ;\r\nF_41 ( ( unsigned long ) & V_48 ) ;\r\nV_45 ++ ;\r\nV_46 ++ ;\r\n}\r\nV_49 = 1 ;\r\n}\r\nvoid F_42 ( int V_50 )\r\n{\r\n}\r\nstatic void T_2 F_29 ( void )\r\n{\r\nint V_50 , V_51 ;\r\nstruct V_52 * V_53 ;\r\nstruct V_54 * V_55 ;\r\nstruct V_56 * V_57 ;\r\nstruct V_58 * V_59 ;\r\nunsigned long V_60 ;\r\nV_57 = F_43 ( L_9 ) ;\r\nif ( V_57 ) {\r\nV_55 = F_44 ( V_57 , L_10 , & V_51 ) ;\r\nif ( V_55 && ( * ( int * ) V_55 -> V_61 ) )\r\nV_28 = * ( int * ) V_55 -> V_61 ;\r\n}\r\nF_17 ( V_15 L_11 , V_28 ) ;\r\nF_45 ( V_60 ) ;\r\nV_59 = & V_62 [ V_63 + ( V_28 - 1 ) ] ;\r\nV_59 -> V_64 += V_65 - V_66 ;\r\nV_4 -> V_5 () ;\r\nF_46 ( V_60 ) ;\r\nF_47 (cpu) {\r\nV_53 = & F_48 ( V_52 , V_50 ) ;\r\nV_53 -> V_67 = V_53 -> V_68 = V_53 -> V_69 = 0 ;\r\n}\r\n}\r\nstatic void F_49 ( int V_50 , int V_70 )\r\n{\r\nunsigned long V_17 ;\r\nV_17 = F_50 ( V_70 ) ;\r\nF_51 ( & V_19 -> V_71 [ V_50 ] , V_17 ) ;\r\n}\r\nstatic void F_52 ( int V_50 )\r\n{\r\nstruct V_52 * V_53 = & F_48 ( V_52 , V_50 ) ;\r\nV_53 -> V_67 = 1 ;\r\nF_49 ( V_50 , V_28 ) ;\r\n}\r\nstatic void F_53 ( int V_50 )\r\n{\r\nstruct V_52 * V_53 = & F_48 ( V_52 , V_50 ) ;\r\nV_53 -> V_68 = 1 ;\r\nF_49 ( V_50 , V_28 ) ;\r\n}\r\nstatic void F_54 ( int V_50 )\r\n{\r\nstruct V_52 * V_53 = & F_48 ( V_52 , V_50 ) ;\r\nV_53 -> V_69 = 1 ;\r\nF_49 ( V_50 , V_28 ) ;\r\n}\r\nvoid F_55 ( void )\r\n{\r\nstruct V_52 * V_53 = & F_56 ( V_52 ) ;\r\nif ( V_53 -> V_67 ) {\r\nV_53 -> V_67 = 0 ;\r\nF_57 () ;\r\n}\r\nif ( V_53 -> V_68 ) {\r\nV_53 -> V_68 = 0 ;\r\nF_58 () ;\r\n}\r\nif ( V_53 -> V_69 ) {\r\nV_53 -> V_69 = 0 ;\r\nF_59 () ;\r\n}\r\n}\r\nstatic void F_60 ( T_3 V_72 , T_4 V_17 , unsigned long V_73 ,\r\nunsigned long V_74 , unsigned long V_75 ,\r\nunsigned long V_76 )\r\n{\r\nif ( V_49 ) {\r\nregister int V_77 = V_25 - 1 ;\r\nunsigned long V_60 ;\r\nF_61 ( & V_78 , V_60 ) ;\r\n{\r\nregister T_3 T_5 V_79 ( L_12 ) = V_72 ;\r\nregister unsigned long T_6 V_79 ( L_13 ) = V_73 ;\r\nregister unsigned long T_7 V_79 ( L_14 ) = V_74 ;\r\nregister unsigned long T_8 V_79 ( L_15 ) = V_75 ;\r\nregister unsigned long T_9 V_79 ( L_16 ) = V_76 ;\r\nregister unsigned long T_10 V_79 ( L_17 ) = 0 ;\r\n__asm__ __volatile__("std %0, [%6]\n\t"\r\n"std %2, [%6 + 8]\n\t"\r\n"std %4, [%6 + 16]\n\t" : :\r\n"r"(f), "r"(a1), "r"(a2), "r"(a3),\r\n"r"(a4), "r"(a5),\r\n"r"(&ccall_info.func));\r\n}\r\n{\r\nregister int V_29 ;\r\nF_62 ( F_15 () , & V_17 ) ;\r\nF_63 ( & V_17 , V_80 , & V_17 ) ;\r\nfor ( V_29 = 0 ; V_29 <= V_77 ; V_29 ++ ) {\r\nif ( F_10 ( V_29 , & V_17 ) ) {\r\nV_81 . V_82 [ V_29 ] = 0 ;\r\nV_81 . V_83 [ V_29 ] = 0 ;\r\nF_49 ( V_29 , V_26 ) ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_29 ;\r\nV_29 = 0 ;\r\ndo {\r\nif ( ! F_10 ( V_29 , & V_17 ) )\r\ncontinue;\r\nwhile ( ! V_81 . V_82 [ V_29 ] )\r\nF_64 () ;\r\n} while ( ++ V_29 <= V_77 );\r\nV_29 = 0 ;\r\ndo {\r\nif ( ! F_10 ( V_29 , & V_17 ) )\r\ncontinue;\r\nwhile ( ! V_81 . V_83 [ V_29 ] )\r\nF_64 () ;\r\n} while ( ++ V_29 <= V_77 );\r\n}\r\nF_65 ( & V_78 , V_60 ) ;\r\n}\r\n}\r\nvoid F_66 ( void )\r\n{\r\nint V_29 = F_15 () ;\r\nV_81 . V_82 [ V_29 ] = 1 ;\r\nV_81 . V_72 ( V_81 . V_73 , V_81 . V_74 , V_81 . V_75 ,\r\nV_81 . V_76 , V_81 . V_84 ) ;\r\nV_81 . V_83 [ V_29 ] = 1 ;\r\n}\r\nvoid T_2 F_67 ( void )\r\n{\r\nV_85 [ 1 ] = V_85 [ 1 ] + ( V_86 - V_87 ) ;\r\nV_88 = & V_89 ;\r\n}
