{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526085809053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526085809054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 11 19:43:28 2018 " "Processing started: Fri May 11 19:43:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526085809054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526085809054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabArquiII -c LabArquiII " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabArquiII -c LabArquiII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526085809054 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526085809516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ALUARCHITECTURE " "Found design unit 1: alu-ALUARCHITECTURE" {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810239 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526085810239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RFARCHITECTURE " "Found design unit 1: RF-RFARCHITECTURE" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810243 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526085810243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-rtl " "Found design unit 1: instructionMemory-rtl" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810246 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526085810246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file monociclo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monociclo-arquiMonociclo " "Found design unit 1: monociclo-arquiMonociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810251 ""} { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526085810251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behavior " "Found design unit 1: sign_extend-behavior" {  } { { "sign_extend.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810255 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526085810255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-rtl " "Found design unit 1: dataMemory-rtl" {  } { { "dataMemory.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/dataMemory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810259 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/dataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526085810259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-ALUControlArchitecture " "Found design unit 1: ALUControl-ALUControlArchitecture" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810264 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526085810264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnity-ControlUnitArchitecture " "Found design unit 1: controlUnity-ControlUnitArchitecture" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810268 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526085810268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526085810268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo " "Elaborating entity \"monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526085810351 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpExtended monociclo.vhdl(82) " "VHDL Signal Declaration warning at monociclo.vhdl(82): used implicit default value for signal \"JumpExtended\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526085810355 "|monociclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:pmControlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:pmControlUnity\"" {  } { { "monociclo.vhdl" "pmControlUnity" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526085810391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:pmInstructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:pmInstructionMem\"" {  } { { "monociclo.vhdl" "pmInstructionMem" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526085810395 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom instructionMemory.vhdl(45) " "VHDL Signal Declaration warning at instructionMemory.vhdl(45): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526085810396 "|monociclo|instructionMemory:pmInstructionMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:pmRF " "Elaborating entity \"RF\" for hierarchy \"RF:pmRF\"" {  } { { "monociclo.vhdl" "pmRF" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526085810399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:pmSignExtendI " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:pmSignExtendI\"" {  } { { "monociclo.vhdl" "pmSignExtendI" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526085810402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:pmALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:pmALUControl\"" {  } { { "monociclo.vhdl" "pmALUControl" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526085810405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:pmALU " "Elaborating entity \"alu\" for hierarchy \"alu:pmALU\"" {  } { { "monociclo.vhdl" "pmALU" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526085810407 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag alu.vhdl(13) " "VHDL Signal Declaration warning at alu.vhdl(13): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526085810409 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:pmDataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:pmDataMemory\"" {  } { { "monociclo.vhdl" "pmDataMemory" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526085810411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~0 " "LATCH primitive \"RF:pmRF\|registers~0\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1 " "LATCH primitive \"RF:pmRF\|registers~1\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~2 " "LATCH primitive \"RF:pmRF\|registers~2\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~3 " "LATCH primitive \"RF:pmRF\|registers~3\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~4 " "LATCH primitive \"RF:pmRF\|registers~4\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~5 " "LATCH primitive \"RF:pmRF\|registers~5\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~6 " "LATCH primitive \"RF:pmRF\|registers~6\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~7 " "LATCH primitive \"RF:pmRF\|registers~7\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~8 " "LATCH primitive \"RF:pmRF\|registers~8\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~9 " "LATCH primitive \"RF:pmRF\|registers~9\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~10 " "LATCH primitive \"RF:pmRF\|registers~10\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~11 " "LATCH primitive \"RF:pmRF\|registers~11\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~12 " "LATCH primitive \"RF:pmRF\|registers~12\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~13 " "LATCH primitive \"RF:pmRF\|registers~13\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~14 " "LATCH primitive \"RF:pmRF\|registers~14\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~15 " "LATCH primitive \"RF:pmRF\|registers~15\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~16 " "LATCH primitive \"RF:pmRF\|registers~16\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~17 " "LATCH primitive \"RF:pmRF\|registers~17\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~18 " "LATCH primitive \"RF:pmRF\|registers~18\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~19 " "LATCH primitive \"RF:pmRF\|registers~19\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~20 " "LATCH primitive \"RF:pmRF\|registers~20\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~21 " "LATCH primitive \"RF:pmRF\|registers~21\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~22 " "LATCH primitive \"RF:pmRF\|registers~22\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~23 " "LATCH primitive \"RF:pmRF\|registers~23\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~24 " "LATCH primitive \"RF:pmRF\|registers~24\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~25 " "LATCH primitive \"RF:pmRF\|registers~25\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~26 " "LATCH primitive \"RF:pmRF\|registers~26\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~27 " "LATCH primitive \"RF:pmRF\|registers~27\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~28 " "LATCH primitive \"RF:pmRF\|registers~28\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~29 " "LATCH primitive \"RF:pmRF\|registers~29\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~30 " "LATCH primitive \"RF:pmRF\|registers~30\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~31 " "LATCH primitive \"RF:pmRF\|registers~31\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526085810729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[0\] GND " "Pin \"SalidaALU\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[1\] GND " "Pin \"SalidaALU\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[2\] GND " "Pin \"SalidaALU\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[3\] GND " "Pin \"SalidaALU\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[4\] GND " "Pin \"SalidaALU\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[5\] GND " "Pin \"SalidaALU\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[6\] GND " "Pin \"SalidaALU\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[7\] GND " "Pin \"SalidaALU\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[8\] GND " "Pin \"SalidaALU\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[9\] GND " "Pin \"SalidaALU\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[10\] GND " "Pin \"SalidaALU\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[11\] GND " "Pin \"SalidaALU\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[12\] GND " "Pin \"SalidaALU\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[13\] GND " "Pin \"SalidaALU\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[14\] GND " "Pin \"SalidaALU\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[15\] GND " "Pin \"SalidaALU\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[16\] GND " "Pin \"SalidaALU\[16\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[17\] GND " "Pin \"SalidaALU\[17\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[18\] GND " "Pin \"SalidaALU\[18\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[19\] GND " "Pin \"SalidaALU\[19\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[20\] GND " "Pin \"SalidaALU\[20\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[21\] GND " "Pin \"SalidaALU\[21\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[22\] GND " "Pin \"SalidaALU\[22\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[23\] GND " "Pin \"SalidaALU\[23\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[24\] GND " "Pin \"SalidaALU\[24\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[25\] GND " "Pin \"SalidaALU\[25\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[26\] GND " "Pin \"SalidaALU\[26\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[27\] GND " "Pin \"SalidaALU\[27\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[28\] GND " "Pin \"SalidaALU\[28\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[29\] GND " "Pin \"SalidaALU\[29\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[30\] GND " "Pin \"SalidaALU\[30\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALU\[31\] GND " "Pin \"SalidaALU\[31\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALU[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[0\] GND " "Pin \"SalidaROM\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[1\] GND " "Pin \"SalidaROM\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[2\] GND " "Pin \"SalidaROM\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[3\] GND " "Pin \"SalidaROM\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[4\] GND " "Pin \"SalidaROM\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[5\] GND " "Pin \"SalidaROM\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[6\] GND " "Pin \"SalidaROM\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[7\] GND " "Pin \"SalidaROM\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[8\] GND " "Pin \"SalidaROM\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[9\] GND " "Pin \"SalidaROM\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[10\] GND " "Pin \"SalidaROM\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[11\] GND " "Pin \"SalidaROM\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[12\] GND " "Pin \"SalidaROM\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[13\] GND " "Pin \"SalidaROM\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[14\] GND " "Pin \"SalidaROM\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[15\] GND " "Pin \"SalidaROM\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[16\] GND " "Pin \"SalidaROM\[16\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[17\] GND " "Pin \"SalidaROM\[17\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[18\] GND " "Pin \"SalidaROM\[18\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[19\] GND " "Pin \"SalidaROM\[19\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[20\] GND " "Pin \"SalidaROM\[20\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[21\] GND " "Pin \"SalidaROM\[21\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[22\] GND " "Pin \"SalidaROM\[22\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[23\] GND " "Pin \"SalidaROM\[23\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[24\] GND " "Pin \"SalidaROM\[24\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[25\] GND " "Pin \"SalidaROM\[25\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[26\] GND " "Pin \"SalidaROM\[26\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[27\] GND " "Pin \"SalidaROM\[27\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[28\] GND " "Pin \"SalidaROM\[28\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[29\] GND " "Pin \"SalidaROM\[29\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[30\] GND " "Pin \"SalidaROM\[30\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaROM\[31\] GND " "Pin \"SalidaROM\[31\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaROM[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[0\] GND " "Pin \"SalidaRAM\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[1\] GND " "Pin \"SalidaRAM\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[2\] GND " "Pin \"SalidaRAM\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[3\] GND " "Pin \"SalidaRAM\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[4\] GND " "Pin \"SalidaRAM\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[5\] GND " "Pin \"SalidaRAM\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[6\] GND " "Pin \"SalidaRAM\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[7\] GND " "Pin \"SalidaRAM\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[8\] GND " "Pin \"SalidaRAM\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[9\] GND " "Pin \"SalidaRAM\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[10\] GND " "Pin \"SalidaRAM\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[11\] GND " "Pin \"SalidaRAM\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[12\] GND " "Pin \"SalidaRAM\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[13\] GND " "Pin \"SalidaRAM\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[14\] GND " "Pin \"SalidaRAM\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[15\] GND " "Pin \"SalidaRAM\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[16\] GND " "Pin \"SalidaRAM\[16\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[17\] GND " "Pin \"SalidaRAM\[17\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[18\] GND " "Pin \"SalidaRAM\[18\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[19\] GND " "Pin \"SalidaRAM\[19\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[20\] GND " "Pin \"SalidaRAM\[20\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[21\] GND " "Pin \"SalidaRAM\[21\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[22\] GND " "Pin \"SalidaRAM\[22\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[23\] GND " "Pin \"SalidaRAM\[23\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[24\] GND " "Pin \"SalidaRAM\[24\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[25\] GND " "Pin \"SalidaRAM\[25\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[26\] GND " "Pin \"SalidaRAM\[26\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[27\] GND " "Pin \"SalidaRAM\[27\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[28\] GND " "Pin \"SalidaRAM\[28\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[29\] GND " "Pin \"SalidaRAM\[29\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[30\] GND " "Pin \"SalidaRAM\[30\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRAM\[31\] GND " "Pin \"SalidaRAM\[31\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRAM[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[0\] GND " "Pin \"SalidaRF1\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[1\] GND " "Pin \"SalidaRF1\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[2\] GND " "Pin \"SalidaRF1\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[3\] GND " "Pin \"SalidaRF1\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[4\] GND " "Pin \"SalidaRF1\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[5\] GND " "Pin \"SalidaRF1\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[6\] GND " "Pin \"SalidaRF1\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[7\] GND " "Pin \"SalidaRF1\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[8\] GND " "Pin \"SalidaRF1\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[9\] GND " "Pin \"SalidaRF1\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[10\] GND " "Pin \"SalidaRF1\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[11\] GND " "Pin \"SalidaRF1\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[12\] GND " "Pin \"SalidaRF1\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[13\] GND " "Pin \"SalidaRF1\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[14\] GND " "Pin \"SalidaRF1\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[15\] GND " "Pin \"SalidaRF1\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[16\] GND " "Pin \"SalidaRF1\[16\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[17\] GND " "Pin \"SalidaRF1\[17\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[18\] GND " "Pin \"SalidaRF1\[18\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[19\] GND " "Pin \"SalidaRF1\[19\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[20\] GND " "Pin \"SalidaRF1\[20\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[21\] GND " "Pin \"SalidaRF1\[21\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[22\] GND " "Pin \"SalidaRF1\[22\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[23\] GND " "Pin \"SalidaRF1\[23\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[24\] GND " "Pin \"SalidaRF1\[24\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[25\] GND " "Pin \"SalidaRF1\[25\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[26\] GND " "Pin \"SalidaRF1\[26\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[27\] GND " "Pin \"SalidaRF1\[27\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[28\] GND " "Pin \"SalidaRF1\[28\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[29\] GND " "Pin \"SalidaRF1\[29\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[30\] GND " "Pin \"SalidaRF1\[30\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF1\[31\] GND " "Pin \"SalidaRF1\[31\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[0\] GND " "Pin \"SalidaRF2\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[1\] GND " "Pin \"SalidaRF2\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[2\] GND " "Pin \"SalidaRF2\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[3\] GND " "Pin \"SalidaRF2\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[4\] GND " "Pin \"SalidaRF2\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[5\] GND " "Pin \"SalidaRF2\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[6\] GND " "Pin \"SalidaRF2\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[7\] GND " "Pin \"SalidaRF2\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[8\] GND " "Pin \"SalidaRF2\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[9\] GND " "Pin \"SalidaRF2\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[10\] GND " "Pin \"SalidaRF2\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[11\] GND " "Pin \"SalidaRF2\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[12\] GND " "Pin \"SalidaRF2\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[13\] GND " "Pin \"SalidaRF2\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[14\] GND " "Pin \"SalidaRF2\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[15\] GND " "Pin \"SalidaRF2\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[16\] GND " "Pin \"SalidaRF2\[16\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[17\] GND " "Pin \"SalidaRF2\[17\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[18\] GND " "Pin \"SalidaRF2\[18\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[19\] GND " "Pin \"SalidaRF2\[19\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[20\] GND " "Pin \"SalidaRF2\[20\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[21\] GND " "Pin \"SalidaRF2\[21\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[22\] GND " "Pin \"SalidaRF2\[22\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[23\] GND " "Pin \"SalidaRF2\[23\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[24\] GND " "Pin \"SalidaRF2\[24\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[25\] GND " "Pin \"SalidaRF2\[25\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[26\] GND " "Pin \"SalidaRF2\[26\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[27\] GND " "Pin \"SalidaRF2\[27\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[28\] GND " "Pin \"SalidaRF2\[28\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[29\] GND " "Pin \"SalidaRF2\[29\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[30\] GND " "Pin \"SalidaRF2\[30\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaRF2\[31\] GND " "Pin \"SalidaRF2\[31\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaRF2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[0\] GND " "Pin \"SalidaInmediato\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[1\] GND " "Pin \"SalidaInmediato\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[2\] GND " "Pin \"SalidaInmediato\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[3\] GND " "Pin \"SalidaInmediato\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[4\] GND " "Pin \"SalidaInmediato\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[5\] GND " "Pin \"SalidaInmediato\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[6\] GND " "Pin \"SalidaInmediato\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[7\] GND " "Pin \"SalidaInmediato\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[8\] GND " "Pin \"SalidaInmediato\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[9\] GND " "Pin \"SalidaInmediato\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[10\] GND " "Pin \"SalidaInmediato\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[11\] GND " "Pin \"SalidaInmediato\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[12\] GND " "Pin \"SalidaInmediato\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[13\] GND " "Pin \"SalidaInmediato\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[14\] GND " "Pin \"SalidaInmediato\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediato\[15\] GND " "Pin \"SalidaInmediato\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediato[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[0\] GND " "Pin \"SalidaInmediatoExtendido\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[1\] GND " "Pin \"SalidaInmediatoExtendido\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[2\] GND " "Pin \"SalidaInmediatoExtendido\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[3\] GND " "Pin \"SalidaInmediatoExtendido\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[4\] GND " "Pin \"SalidaInmediatoExtendido\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[5\] GND " "Pin \"SalidaInmediatoExtendido\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[6\] GND " "Pin \"SalidaInmediatoExtendido\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[7\] GND " "Pin \"SalidaInmediatoExtendido\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[8\] GND " "Pin \"SalidaInmediatoExtendido\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[9\] GND " "Pin \"SalidaInmediatoExtendido\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[10\] GND " "Pin \"SalidaInmediatoExtendido\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[11\] GND " "Pin \"SalidaInmediatoExtendido\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[12\] GND " "Pin \"SalidaInmediatoExtendido\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[13\] GND " "Pin \"SalidaInmediatoExtendido\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[14\] GND " "Pin \"SalidaInmediatoExtendido\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[15\] GND " "Pin \"SalidaInmediatoExtendido\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[16\] GND " "Pin \"SalidaInmediatoExtendido\[16\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[17\] GND " "Pin \"SalidaInmediatoExtendido\[17\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[18\] GND " "Pin \"SalidaInmediatoExtendido\[18\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[19\] GND " "Pin \"SalidaInmediatoExtendido\[19\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[20\] GND " "Pin \"SalidaInmediatoExtendido\[20\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[21\] GND " "Pin \"SalidaInmediatoExtendido\[21\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[22\] GND " "Pin \"SalidaInmediatoExtendido\[22\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[23\] GND " "Pin \"SalidaInmediatoExtendido\[23\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[24\] GND " "Pin \"SalidaInmediatoExtendido\[24\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[25\] GND " "Pin \"SalidaInmediatoExtendido\[25\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[26\] GND " "Pin \"SalidaInmediatoExtendido\[26\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[27\] GND " "Pin \"SalidaInmediatoExtendido\[27\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[28\] GND " "Pin \"SalidaInmediatoExtendido\[28\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[29\] GND " "Pin \"SalidaInmediatoExtendido\[29\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[30\] GND " "Pin \"SalidaInmediatoExtendido\[30\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInmediatoExtendido\[31\] GND " "Pin \"SalidaInmediatoExtendido\[31\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInmediatoExtendido[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[0\] GND " "Pin \"SalidaMuxRFALU\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[1\] GND " "Pin \"SalidaMuxRFALU\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[2\] GND " "Pin \"SalidaMuxRFALU\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[3\] GND " "Pin \"SalidaMuxRFALU\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[4\] GND " "Pin \"SalidaMuxRFALU\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[5\] GND " "Pin \"SalidaMuxRFALU\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[6\] GND " "Pin \"SalidaMuxRFALU\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[7\] GND " "Pin \"SalidaMuxRFALU\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[8\] GND " "Pin \"SalidaMuxRFALU\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[9\] GND " "Pin \"SalidaMuxRFALU\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[10\] GND " "Pin \"SalidaMuxRFALU\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[11\] GND " "Pin \"SalidaMuxRFALU\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[12\] GND " "Pin \"SalidaMuxRFALU\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[13\] GND " "Pin \"SalidaMuxRFALU\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[14\] GND " "Pin \"SalidaMuxRFALU\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[15\] GND " "Pin \"SalidaMuxRFALU\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[16\] GND " "Pin \"SalidaMuxRFALU\[16\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[17\] GND " "Pin \"SalidaMuxRFALU\[17\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[18\] GND " "Pin \"SalidaMuxRFALU\[18\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[19\] GND " "Pin \"SalidaMuxRFALU\[19\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[20\] GND " "Pin \"SalidaMuxRFALU\[20\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[21\] GND " "Pin \"SalidaMuxRFALU\[21\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[22\] GND " "Pin \"SalidaMuxRFALU\[22\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[23\] GND " "Pin \"SalidaMuxRFALU\[23\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[24\] GND " "Pin \"SalidaMuxRFALU\[24\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[25\] GND " "Pin \"SalidaMuxRFALU\[25\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[26\] GND " "Pin \"SalidaMuxRFALU\[26\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[27\] GND " "Pin \"SalidaMuxRFALU\[27\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[28\] GND " "Pin \"SalidaMuxRFALU\[28\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[29\] GND " "Pin \"SalidaMuxRFALU\[29\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[30\] GND " "Pin \"SalidaMuxRFALU\[30\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaMuxRFALU\[31\] GND " "Pin \"SalidaMuxRFALU\[31\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaMuxRFALU[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALUOP\[0\] GND " "Pin \"SalidaALUOP\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALUOP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALUOP\[1\] GND " "Pin \"SalidaALUOP\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALUOP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALUControl\[0\] GND " "Pin \"SalidaALUControl\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALUControl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaALUControl\[1\] GND " "Pin \"SalidaALUControl\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaALUControl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[0\] GND " "Pin \"SalidaInstruction\[0\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[1\] GND " "Pin \"SalidaInstruction\[1\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[2\] GND " "Pin \"SalidaInstruction\[2\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[3\] GND " "Pin \"SalidaInstruction\[3\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[4\] GND " "Pin \"SalidaInstruction\[4\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[5\] GND " "Pin \"SalidaInstruction\[5\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[6\] GND " "Pin \"SalidaInstruction\[6\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[7\] GND " "Pin \"SalidaInstruction\[7\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[8\] GND " "Pin \"SalidaInstruction\[8\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[9\] GND " "Pin \"SalidaInstruction\[9\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[10\] GND " "Pin \"SalidaInstruction\[10\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[11\] GND " "Pin \"SalidaInstruction\[11\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[12\] GND " "Pin \"SalidaInstruction\[12\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[13\] GND " "Pin \"SalidaInstruction\[13\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[14\] GND " "Pin \"SalidaInstruction\[14\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[15\] GND " "Pin \"SalidaInstruction\[15\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[16\] GND " "Pin \"SalidaInstruction\[16\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[17\] GND " "Pin \"SalidaInstruction\[17\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[18\] GND " "Pin \"SalidaInstruction\[18\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[19\] GND " "Pin \"SalidaInstruction\[19\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[20\] GND " "Pin \"SalidaInstruction\[20\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[21\] GND " "Pin \"SalidaInstruction\[21\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[22\] GND " "Pin \"SalidaInstruction\[22\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[23\] GND " "Pin \"SalidaInstruction\[23\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[24\] GND " "Pin \"SalidaInstruction\[24\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[25\] GND " "Pin \"SalidaInstruction\[25\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[26\] GND " "Pin \"SalidaInstruction\[26\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[27\] GND " "Pin \"SalidaInstruction\[27\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[28\] GND " "Pin \"SalidaInstruction\[28\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[29\] GND " "Pin \"SalidaInstruction\[29\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[30\] GND " "Pin \"SalidaInstruction\[30\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SalidaInstruction\[31\] GND " "Pin \"SalidaInstruction\[31\]\" is stuck at GND" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526085811134 "|monociclo|SalidaInstruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526085811134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526085811227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526085811478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526085811478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526085811556 ""} { "Info" "ICUT_CUT_TM_OPINS" "284 " "Implemented 284 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526085811556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526085811556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526085811556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 313 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 313 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526085811586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 11 19:43:31 2018 " "Processing ended: Fri May 11 19:43:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526085811586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526085811586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526085811586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526085811586 ""}
