

================================================================
== Vivado HLS Report for 'net_AXIvideo2Mat_32_28_28_4096_s'
================================================================
* Date:           Mon Sep  5 13:30:28 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        PipeNet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  899|  899|  899|  899|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |    0|    0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  896|  896|        32|          -|          -|    28|    no    |
        | + loop_width          |   28|   28|         2|          1|          1|    28|    yes   |
        | + loop_wait_for_eol   |    0|    0|         1|          1|          1|     0|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     22|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    216|
|Register         |        -|      -|     217|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     217|    238|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_287_p2        |     +    |      0|  0|   5|           5|           1|
    |j_V_fu_299_p2        |     +    |      0|  0|   5|           5|           1|
    |ap_sig_127           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_145           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_155           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_200           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_215           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_76            |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_281_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond3_fu_293_p2  |   icmp   |      0|  0|   2|           5|           4|
    |ap_sig_137           |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_308_p2    |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  22|          28|          18|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_TDATA_blk_n  |   1|          2|    1|          2|
    |ap_NS_fsm                   |   2|          8|    1|          8|
    |axi_data_V1_reg_137         |  32|          2|   32|         64|
    |axi_data_V_1_phi_fu_172_p4  |  32|          2|   32|         64|
    |axi_data_V_1_reg_169        |  32|          2|   32|         64|
    |axi_data_V_3_reg_240        |  32|          2|   32|         64|
    |axi_last_V1_reg_127         |   1|          2|    1|          2|
    |axi_last_V_2_reg_203        |   1|          3|    1|          3|
    |axi_last_V_3_reg_228        |   1|          2|    1|          2|
    |eol_1_phi_fu_161_p4         |   1|          2|    1|          2|
    |eol_1_reg_158               |   1|          2|    1|          2|
    |eol_2_reg_252               |   1|          2|    1|          2|
    |eol_phi_fu_195_p4           |   1|          2|    1|          2|
    |eol_reg_191                 |   1|          2|    1|          2|
    |img_data_stream_0_V_blk_n   |   1|          2|    1|          2|
    |img_data_stream_1_V_blk_n   |   1|          2|    1|          2|
    |img_data_stream_2_V_blk_n   |   1|          2|    1|          2|
    |p_1_reg_180                 |   5|          2|    5|         10|
    |p_Val2_s_phi_fu_220_p4      |  32|          3|   32|         96|
    |p_Val2_s_reg_216            |  32|          3|   32|         96|
    |p_s_reg_147                 |   5|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 216|         51|  215|        501|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |ap_reg_ppiten_pp1_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1  |   1|   0|    1|          0|
    |axi_data_V1_reg_137    |  32|   0|   32|          0|
    |axi_data_V_1_reg_169   |  32|   0|   32|          0|
    |axi_data_V_3_reg_240   |  32|   0|   32|          0|
    |axi_last_V1_reg_127    |   1|   0|    1|          0|
    |axi_last_V_2_reg_203   |   1|   0|    1|          0|
    |axi_last_V_3_reg_228   |   1|   0|    1|          0|
    |eol_1_reg_158          |   1|   0|    1|          0|
    |eol_2_reg_252          |   1|   0|    1|          0|
    |eol_reg_191            |   1|   0|    1|          0|
    |exitcond3_reg_372      |   1|   0|    1|          0|
    |i_V_reg_367            |   5|   0|    5|          0|
    |p_1_reg_180            |   5|   0|    5|          0|
    |p_Val2_s_reg_216       |  32|   0|   32|          0|
    |p_s_reg_147            |   5|   0|    5|          0|
    |sof_1_fu_84            |   1|   0|    1|          0|
    |tmp_104_reg_385        |   8|   0|    8|          0|
    |tmp_4_reg_390          |   8|   0|    8|          0|
    |tmp_5_reg_395          |   8|   0|    8|          0|
    |tmp_data_V_reg_343     |  32|   0|   32|          0|
    |tmp_last_V_reg_351     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 217|   0|  217|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | net_AXIvideo2Mat<32, 28, 28, 4096> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | net_AXIvideo2Mat<32, 28, 28, 4096> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | net_AXIvideo2Mat<32, 28, 28, 4096> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | net_AXIvideo2Mat<32, 28, 28, 4096> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | net_AXIvideo2Mat<32, 28, 28, 4096> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | net_AXIvideo2Mat<32, 28, 28, 4096> | return value |
|AXI_video_strm_TDATA        |  in |   32|    axis    |       AXI_video_strm_V_data_V      |    pointer   |
|AXI_video_strm_TVALID       |  in |    1|    axis    |       AXI_video_strm_V_data_V      |    pointer   |
|AXI_video_strm_TREADY       | out |    1|    axis    |       AXI_video_strm_V_dest_V      |    pointer   |
|AXI_video_strm_TDEST        |  in |    1|    axis    |       AXI_video_strm_V_dest_V      |    pointer   |
|AXI_video_strm_TKEEP        |  in |    4|    axis    |       AXI_video_strm_V_keep_V      |    pointer   |
|AXI_video_strm_TSTRB        |  in |    4|    axis    |       AXI_video_strm_V_strb_V      |    pointer   |
|AXI_video_strm_TUSER        |  in |    1|    axis    |       AXI_video_strm_V_user_V      |    pointer   |
|AXI_video_strm_TLAST        |  in |    1|    axis    |       AXI_video_strm_V_last_V      |    pointer   |
|AXI_video_strm_TID          |  in |    1|    axis    |        AXI_video_strm_V_id_V       |    pointer   |
|img_data_stream_0_V_din     | out |    8|   ap_fifo  |         img_data_stream_0_V        |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |         img_data_stream_0_V        |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  |         img_data_stream_0_V        |    pointer   |
|img_data_stream_1_V_din     | out |    8|   ap_fifo  |         img_data_stream_1_V        |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |         img_data_stream_1_V        |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  |         img_data_stream_1_V        |    pointer   |
|img_data_stream_2_V_din     | out |    8|   ap_fifo  |         img_data_stream_2_V        |    pointer   |
|img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |         img_data_stream_2_V        |    pointer   |
|img_data_stream_2_V_write   | out |    1|   ap_fifo  |         img_data_stream_2_V        |    pointer   |
+----------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
5 --> 
	7  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	5  / true
7 --> 
	8  / (eol_2)
	7  / (!eol_2)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_13 [1/1] 0.00ns
:4  br label %.preheader188


 <State 2>: 0.00ns
ST_2: stg_14 [1/1] 0.00ns
.preheader188:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1818) nounwind

ST_2: tmp [1/1] 0.00ns
.preheader188:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1818)

ST_2: stg_16 [1/1] 0.00ns
.preheader188:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_17 [1/1] 0.00ns
.preheader188:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: empty [1/1] 0.00ns
.preheader188:4  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
.preheader188:5  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
.preheader188:6  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
.preheader188:7  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4

ST_2: empty_40 [1/1] 0.00ns
.preheader188:8  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1818, i32 %tmp)

ST_2: stg_23 [1/1] 0.00ns
.preheader188:9  br i1 %tmp_user_V, label %.preheader187.preheader, label %.preheader188


 <State 3>: 1.57ns
ST_3: sof_1 [1/1] 0.00ns
.preheader187.preheader:0  %sof_1 = alloca i1

ST_3: stg_25 [1/1] 1.57ns
.preheader187.preheader:1  store i1 true, i1* %sof_1

ST_3: stg_26 [1/1] 1.57ns
.preheader187.preheader:2  br label %.preheader187


 <State 4>: 3.28ns
ST_4: axi_last_V1 [1/1] 0.00ns
.preheader187:0  %axi_last_V1 = phi i1 [ %axi_last_V_3, %6 ], [ %tmp_last_V, %.preheader187.preheader ]

ST_4: axi_data_V1 [1/1] 0.00ns
.preheader187:1  %axi_data_V1 = phi i32 [ %axi_data_V_3, %6 ], [ %tmp_data_V, %.preheader187.preheader ]

ST_4: p_s [1/1] 0.00ns
.preheader187:2  %p_s = phi i5 [ %i_V, %6 ], [ 0, %.preheader187.preheader ]

ST_4: exitcond2 [1/1] 1.91ns
.preheader187:3  %exitcond2 = icmp eq i5 %p_s, -4

ST_4: stg_31 [1/1] 0.00ns
.preheader187:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_4: i_V [1/1] 1.72ns
.preheader187:5  %i_V = add i5 %p_s, 1

ST_4: stg_33 [1/1] 0.00ns
.preheader187:6  br i1 %exitcond2, label %7, label %1

ST_4: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_4: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_4: stg_36 [1/1] 1.57ns
:2  br label %2

ST_4: stg_37 [1/1] 0.00ns
:0  ret void


 <State 5>: 3.48ns
ST_5: eol_1 [1/1] 0.00ns
:0  %eol_1 = phi i1 [ %axi_last_V1, %1 ], [ %axi_last_V_2, %._crit_edge ]

ST_5: axi_data_V_1 [1/1] 0.00ns
:1  %axi_data_V_1 = phi i32 [ %axi_data_V1, %1 ], [ %p_Val2_s, %._crit_edge ]

ST_5: p_1 [1/1] 0.00ns
:2  %p_1 = phi i5 [ 0, %1 ], [ %j_V, %._crit_edge ]

ST_5: eol [1/1] 0.00ns
:3  %eol = phi i1 [ false, %1 ], [ %axi_last_V_2, %._crit_edge ]

ST_5: exitcond3 [1/1] 1.91ns
:4  %exitcond3 = icmp eq i5 %p_1, -4

ST_5: stg_43 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

ST_5: j_V [1/1] 1.72ns
:6  %j_V = add i5 %p_1, 1

ST_5: stg_45 [1/1] 1.57ns
:7  br i1 %exitcond3, label %.preheader, label %3

ST_5: sof_1_load [1/1] 0.00ns
:0  %sof_1_load = load i1* %sof_1

ST_5: brmerge [1/1] 1.37ns
:4  %brmerge = or i1 %sof_1_load, %eol

ST_5: stg_48 [1/1] 1.57ns
:5  br i1 %brmerge, label %._crit_edge, label %4

ST_5: empty_41 [1/1] 0.00ns
:0  %empty_41 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_41, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_41, 4

ST_5: stg_52 [1/1] 1.57ns
:3  br label %._crit_edge

ST_5: axi_last_V_2 [1/1] 0.00ns
._crit_edge:0  %axi_last_V_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %eol_1, %3 ]

ST_5: p_Val2_s [1/1] 0.00ns
._crit_edge:1  %p_Val2_s = phi i32 [ %tmp_data_V_1, %4 ], [ %axi_data_V_1, %3 ]

ST_5: tmp_104 [1/1] 0.00ns
._crit_edge:2  %tmp_104 = trunc i32 %p_Val2_s to i8

ST_5: tmp_4 [1/1] 0.00ns
._crit_edge:3  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 15)

ST_5: tmp_5 [1/1] 0.00ns
._crit_edge:4  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 23)

ST_5: stg_58 [1/1] 1.57ns
._crit_edge:12  store i1 false, i1* %sof_1


 <State 6>: 4.38ns
ST_6: stg_59 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_6: tmp_8 [1/1] 0.00ns
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_6: stg_61 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: tmp_1 [1/1] 0.00ns
._crit_edge:5  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1823)

ST_6: stg_63 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_64 [1/1] 4.38ns
._crit_edge:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_104)

ST_6: stg_65 [1/1] 4.38ns
._crit_edge:8  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_4)

ST_6: stg_66 [1/1] 4.38ns
._crit_edge:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_5)

ST_6: empty_42 [1/1] 0.00ns
._crit_edge:10  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1823, i32 %tmp_1)

ST_6: empty_43 [1/1] 0.00ns
._crit_edge:11  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_8)

ST_6: stg_69 [1/1] 0.00ns
._crit_edge:13  br label %2


 <State 7>: 0.00ns
ST_7: axi_last_V_3 [1/1] 0.00ns
.preheader:0  %axi_last_V_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol_1, %2 ]

ST_7: axi_data_V_3 [1/1] 0.00ns
.preheader:1  %axi_data_V_3 = phi i32 [ %tmp_data_V_2, %5 ], [ %axi_data_V_1, %2 ]

ST_7: eol_2 [1/1] 0.00ns
.preheader:2  %eol_2 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol, %2 ]

ST_7: stg_73 [1/1] 0.00ns
.preheader:3  br i1 %eol_2, label %6, label %5

ST_7: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1822) nounwind

ST_7: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1822)

ST_7: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_77 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: empty_44 [1/1] 0.00ns
:4  %empty_44 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_44, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_44, 4

ST_7: empty_45 [1/1] 0.00ns
:7  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1822, i32 %tmp_9)

ST_7: stg_82 [1/1] 0.00ns
:8  br label %.preheader


 <State 8>: 0.00ns
ST_8: empty_46 [1/1] 0.00ns
:0  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_s)

ST_8: stg_84 [1/1] 0.00ns
:1  br label %.preheader187



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9        (specinterface    ) [ 000000000]
stg_10       (specinterface    ) [ 000000000]
stg_11       (specinterface    ) [ 000000000]
stg_12       (specinterface    ) [ 000000000]
stg_13       (br               ) [ 000000000]
stg_14       (specloopname     ) [ 000000000]
tmp          (specregionbegin  ) [ 000000000]
stg_16       (specpipeline     ) [ 000000000]
stg_17       (speclooptripcount) [ 000000000]
empty        (read             ) [ 000000000]
tmp_data_V   (extractvalue     ) [ 000111111]
tmp_user_V   (extractvalue     ) [ 001000000]
tmp_last_V   (extractvalue     ) [ 000111111]
empty_40     (specregionend    ) [ 000000000]
stg_23       (br               ) [ 000000000]
sof_1        (alloca           ) [ 000111111]
stg_25       (store            ) [ 000000000]
stg_26       (br               ) [ 000111111]
axi_last_V1  (phi              ) [ 000011100]
axi_data_V1  (phi              ) [ 000011100]
p_s          (phi              ) [ 000010000]
exitcond2    (icmp             ) [ 000011111]
stg_31       (speclooptripcount) [ 000000000]
i_V          (add              ) [ 000111111]
stg_33       (br               ) [ 000000000]
stg_34       (specloopname     ) [ 000000000]
tmp_s        (specregionbegin  ) [ 000001111]
stg_36       (br               ) [ 000011111]
stg_37       (ret              ) [ 000000000]
eol_1        (phi              ) [ 000001010]
axi_data_V_1 (phi              ) [ 000001010]
p_1          (phi              ) [ 000001000]
eol          (phi              ) [ 000001010]
exitcond3    (icmp             ) [ 000011111]
stg_43       (speclooptripcount) [ 000000000]
j_V          (add              ) [ 000011111]
stg_45       (br               ) [ 000011111]
sof_1_load   (load             ) [ 000000000]
brmerge      (or               ) [ 000011111]
stg_48       (br               ) [ 000000000]
empty_41     (read             ) [ 000000000]
tmp_data_V_1 (extractvalue     ) [ 000000000]
tmp_last_V_1 (extractvalue     ) [ 000000000]
stg_52       (br               ) [ 000000000]
axi_last_V_2 (phi              ) [ 000011111]
p_Val2_s     (phi              ) [ 000011111]
tmp_104      (trunc            ) [ 000001100]
tmp_4        (partselect       ) [ 000001100]
tmp_5        (partselect       ) [ 000001100]
stg_58       (store            ) [ 000000000]
stg_59       (specloopname     ) [ 000000000]
tmp_8        (specregionbegin  ) [ 000000000]
stg_61       (specpipeline     ) [ 000000000]
tmp_1        (specregionbegin  ) [ 000000000]
stg_63       (specprotocol     ) [ 000000000]
stg_64       (write            ) [ 000000000]
stg_65       (write            ) [ 000000000]
stg_66       (write            ) [ 000000000]
empty_42     (specregionend    ) [ 000000000]
empty_43     (specregionend    ) [ 000000000]
stg_69       (br               ) [ 000011111]
axi_last_V_3 (phi              ) [ 000110011]
axi_data_V_3 (phi              ) [ 000110011]
eol_2        (phi              ) [ 000000010]
stg_73       (br               ) [ 000000000]
stg_74       (specloopname     ) [ 000000000]
tmp_9        (specregionbegin  ) [ 000000000]
stg_76       (specpipeline     ) [ 000000000]
stg_77       (speclooptripcount) [ 000000000]
empty_44     (read             ) [ 000000000]
tmp_data_V_2 (extractvalue     ) [ 000011111]
tmp_last_V_2 (extractvalue     ) [ 000011111]
empty_45     (specregionend    ) [ 000000000]
stg_82       (br               ) [ 000011111]
empty_46     (specregionend    ) [ 000000000]
stg_84       (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1823"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1822"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="sof_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="44" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="0"/>
<pin id="95" dir="0" index="6" bw="1" slack="0"/>
<pin id="96" dir="0" index="7" bw="1" slack="0"/>
<pin id="97" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_41/5 empty_44/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_64_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="1"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="stg_65_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="1"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_65/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="stg_66_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="1"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_66/6 "/>
</bind>
</comp>

<comp id="127" class="1005" name="axi_last_V1_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="axi_last_V1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="2"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="axi_data_V1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V1 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="axi_data_V1_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="2"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="p_s_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="1"/>
<pin id="149" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_s_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="eol_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="eol_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_1/5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="axi_data_V_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="axi_data_V_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1/5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="1"/>
<pin id="182" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_1_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="eol_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="eol_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="axi_last_V_2_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="axi_last_V_2_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="p_Val2_s_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_Val2_s_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="axi_last_V_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="axi_last_V_3_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3/7 "/>
</bind>
</comp>

<comp id="240" class="1005" name="axi_data_V_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="axi_data_V_3_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="32" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3/7 "/>
</bind>
</comp>

<comp id="252" class="1005" name="eol_2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="eol_2_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="44" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/5 tmp_data_V_2/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="44" slack="0"/>
<pin id="269" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/5 tmp_last_V_2/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_user_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="44" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="stg_25_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="exitcond3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="j_V_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sof_1_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="2"/>
<pin id="307" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_load/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="brmerge_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_104_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_104/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="5" slack="0"/>
<pin id="323" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="0" index="3" bw="6" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="stg_58_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="2"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/5 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_data_V_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2"/>
<pin id="345" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_last_V_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="2"/>
<pin id="353" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="356" class="1005" name="sof_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="exitcond2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="372" class="1005" name="exitcond3_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="j_V_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="381" class="1005" name="brmerge_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_104_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_5_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_data_V_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_last_V_2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="111"><net_src comp="80" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="80" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="80" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="130" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="146"><net_src comp="140" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="167"><net_src comp="127" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="178"><net_src comp="137" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="214"><net_src comp="161" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="226"><net_src comp="172" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="238"><net_src comp="158" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="250"><net_src comp="169" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="261"><net_src comp="191" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="88" pin="8"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="270"><net_src comp="88" pin="8"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="275"><net_src comp="88" pin="8"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="151" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="151" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="184" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="184" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="195" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="220" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="220" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="220" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="262" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="354"><net_src comp="267" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="359"><net_src comp="84" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="366"><net_src comp="281" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="287" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="375"><net_src comp="293" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="299" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="384"><net_src comp="308" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="314" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="393"><net_src comp="318" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="398"><net_src comp="328" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="403"><net_src comp="262" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="408"><net_src comp="267" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="255" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
 - Input state : 
	Port: net_AXIvideo2Mat<32, 28, 28, 4096> : AXI_video_strm_V_data_V | {2 5 7 }
	Port: net_AXIvideo2Mat<32, 28, 28, 4096> : AXI_video_strm_V_keep_V | {2 5 7 }
	Port: net_AXIvideo2Mat<32, 28, 28, 4096> : AXI_video_strm_V_strb_V | {2 5 7 }
	Port: net_AXIvideo2Mat<32, 28, 28, 4096> : AXI_video_strm_V_user_V | {2 5 7 }
	Port: net_AXIvideo2Mat<32, 28, 28, 4096> : AXI_video_strm_V_last_V | {2 5 7 }
	Port: net_AXIvideo2Mat<32, 28, 28, 4096> : AXI_video_strm_V_id_V | {2 5 7 }
	Port: net_AXIvideo2Mat<32, 28, 28, 4096> : AXI_video_strm_V_dest_V | {2 5 7 }
  - Chain level:
	State 1
	State 2
		empty_40 : 1
		stg_23 : 1
	State 3
		stg_25 : 1
	State 4
		exitcond2 : 1
		i_V : 1
		stg_33 : 2
	State 5
		exitcond3 : 1
		j_V : 1
		stg_45 : 2
		brmerge : 1
		stg_48 : 1
		axi_last_V_2 : 2
		p_Val2_s : 2
		tmp_104 : 3
		tmp_4 : 3
		tmp_5 : 3
	State 6
		empty_42 : 1
		empty_43 : 1
	State 7
		stg_73 : 1
		empty_45 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      i_V_fu_287     |    0    |    5    |
|          |      j_V_fu_299     |    0    |    5    |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond2_fu_281  |    0    |    2    |
|          |   exitcond3_fu_293  |    0    |    2    |
|----------|---------------------|---------|---------|
|    or    |    brmerge_fu_308   |    0    |    1    |
|----------|---------------------|---------|---------|
|   read   |    grp_read_fu_88   |    0    |    0    |
|----------|---------------------|---------|---------|
|          | stg_64_write_fu_106 |    0    |    0    |
|   write  | stg_65_write_fu_113 |    0    |    0    |
|          | stg_66_write_fu_120 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      grp_fu_262     |    0    |    0    |
|extractvalue|      grp_fu_267     |    0    |    0    |
|          |  tmp_user_V_fu_272  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_104_fu_314   |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     tmp_4_fu_318    |    0    |    0    |
|          |     tmp_5_fu_328    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    15   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_data_V1_reg_137|   32   |
|axi_data_V_1_reg_169|   32   |
|axi_data_V_3_reg_240|   32   |
| axi_last_V1_reg_127|    1   |
|axi_last_V_2_reg_203|    1   |
|axi_last_V_3_reg_228|    1   |
|   brmerge_reg_381  |    1   |
|    eol_1_reg_158   |    1   |
|    eol_2_reg_252   |    1   |
|     eol_reg_191    |    1   |
|  exitcond2_reg_363 |    1   |
|  exitcond3_reg_372 |    1   |
|     i_V_reg_367    |    5   |
|     j_V_reg_376    |    5   |
|     p_1_reg_180    |    5   |
|  p_Val2_s_reg_216  |   32   |
|     p_s_reg_147    |    5   |
|    sof_1_reg_356   |    1   |
|   tmp_104_reg_385  |    8   |
|    tmp_4_reg_390   |    8   |
|    tmp_5_reg_395   |    8   |
|tmp_data_V_2_reg_400|   32   |
| tmp_data_V_reg_343 |   32   |
|tmp_last_V_2_reg_405|    1   |
| tmp_last_V_reg_351 |    1   |
+--------------------+--------+
|        Total       |   248  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| eol_reg_191 |  p0  |   2  |   1  |    2   ||    1    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    2   ||  1.571  ||    1    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   15   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    1   |
|  Register |    -   |   248  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   248  |   16   |
+-----------+--------+--------+--------+
