module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);
    reg [3:0]q;
    always@(posedge clk)
        begin
            if(!resetn)
                q<=4'b0;
            else
                q[3:0]<={in,q[3:1]};
        end
    assign out=q[0];

endmodule
