{"vcs1":{"timestamp_begin":1680316505.801188912, "rt":0.76, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1680316506.594846064, "rt":0.86, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680316507.478958760, "rt":0.27, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680316505.510632338}
{"VCS_COMP_START_TIME": 1680316505.510632338}
{"VCS_COMP_END_TIME": 1680316508.578720772}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339896}}
{"stitch_vcselab": {"peak_mem": 239072}}
