<profile>

<section name = "Vivado HLS Report for 'readmemA'" level="0">
<item name = "Date">Fri Dec 25 17:01:12 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">proj_stable_content</item>
<item name = "Solution">Optimaized</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33 ns, 6.888 ns, 1.67 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.147 us, 0.147 us, 10, 10, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 62, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 175, -</column>
<column name="Register">-, -, 88, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_01001">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_137_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage6_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage7_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage8_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="in_strm_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="req_strm_V_blk_n">9, 2, 1, 2</column>
<column name="req_strm_V_din">21, 4, 32, 128</column>
<column name="tb_address0">50, 11, 4, 44</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln25_1_reg_217">1, 0, 1, 0</column>
<column name="icmp_ln25_2_reg_226">1, 0, 1, 0</column>
<column name="icmp_ln25_3_reg_235">1, 0, 1, 0</column>
<column name="icmp_ln25_4_reg_244">1, 0, 1, 0</column>
<column name="icmp_ln25_5_reg_253">1, 0, 1, 0</column>
<column name="icmp_ln25_6_reg_262">1, 0, 1, 0</column>
<column name="icmp_ln25_7_reg_271">1, 0, 1, 0</column>
<column name="icmp_ln25_8_reg_280">1, 0, 1, 0</column>
<column name="icmp_ln25_9_reg_289">1, 0, 1, 0</column>
<column name="icmp_ln25_reg_208">1, 0, 1, 0</column>
<column name="reg_143">32, 0, 32, 0</column>
<column name="reg_148">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, readmemA, return value</column>
<column name="req_strm_V_din">out, 32, ap_fifo, req_strm_V, pointer</column>
<column name="req_strm_V_full_n">in, 1, ap_fifo, req_strm_V, pointer</column>
<column name="req_strm_V_write">out, 1, ap_fifo, req_strm_V, pointer</column>
<column name="in_strm_V_dout">in, 32, ap_fifo, in_strm_V, pointer</column>
<column name="in_strm_V_empty_n">in, 1, ap_fifo, in_strm_V, pointer</column>
<column name="in_strm_V_read">out, 1, ap_fifo, in_strm_V, pointer</column>
<column name="tb_address0">out, 4, ap_memory, tb, array</column>
<column name="tb_ce0">out, 1, ap_memory, tb, array</column>
<column name="tb_q0">in, 32, ap_memory, tb, array</column>
</table>
</item>
</section>
</profile>
