#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jul 16 19:24:32 2018
# Process ID: 3104
# Current directory: C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.runs/synth_1
# Command line: vivado.exe -log TopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file: C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.runs/synth_1/TopModule.vds
# Journal file: C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8348 
WARNING: [Synth 8-2611] redeclaration of ansi port outup is not allowed [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/ultrasonic_proximity.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.070 ; gain = 112.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:60]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:32]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:83]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:109]
WARNING: [Synth 8-6014] Unused sequential element toggle_reg was removed.  [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:114]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (1#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:32]
INFO: [Synth 8-6157] synthesizing module 'ultrasonic_proximity' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/ultrasonic_proximity.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ultrasonic_proximity' (2#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/ultrasonic_proximity.v:21]
WARNING: [Synth 8-689] width (16) of port connection 'dist' does not match port width (1) of module 'ultrasonic_proximity' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:99]
INFO: [Synth 8-6157] synthesizing module 'Motor_Control' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Motor_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Encoder' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Encoder' (3#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/PWM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (4#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/PWM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Direction_Conversion' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Direction_Conversion.v:23]
INFO: [Synth 8-6157] synthesizing module 'Directional_Control' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Directional_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Directional_Control' (5#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Directional_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Direction_Conversion' (6#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Direction_Conversion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Motor_Control' (7#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Motor_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (8#1) [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v:60]
WARNING: [Synth 8-3331] design Encoder has unconnected port direction[2]
WARNING: [Synth 8-3331] design Encoder has unconnected port direction[1]
WARNING: [Synth 8-3331] design Encoder has unconnected port direction[0]
WARNING: [Synth 8-3331] design Encoder has unconnected port sw[5]
WARNING: [Synth 8-3331] design Encoder has unconnected port sw[4]
WARNING: [Synth 8-3331] design Encoder has unconnected port sw[3]
WARNING: [Synth 8-3331] design Encoder has unconnected port sw[2]
WARNING: [Synth 8-3331] design Encoder has unconnected port sw[1]
WARNING: [Synth 8-3331] design Encoder has unconnected port sw[0]
WARNING: [Synth 8-3331] design ultrasonic_proximity has unconnected port echo
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 405.102 ; gain = 145.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 405.102 ; gain = 145.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 405.102 ; gain = 145.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 747.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 747.805 ; gain = 488.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 747.805 ; gain = 488.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 747.805 ; gain = 488.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sseg_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'countf_reg' and it is trimmed from '16' to '1' bits. [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/ultrasonic_proximity.v:41]
INFO: [Synth 8-5546] ROM "outcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Encoder.v:42]
INFO: [Synth 8-5544] ROM "DirA_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DirB_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'sseg_temp_reg' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/seven_seg.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 747.805 ; gain = 488.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopModule 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module ultrasonic_proximity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PWM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Direction_Conversion 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module Motor_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Surface/Speedcontrol/swb_r_reg[5:0]' into 'Surface/Speedcontrol/swb_r_reg[5:0]' [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Encoder.v:42]
WARNING: [Synth 8-6014] Unused sequential element Surface/Speedcontrol/swb_r_reg was removed.  [C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Encoder.v:42]
INFO: [Synth 8-5546] ROM "Uultrasonic_proximity/outcnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP Surface/speedB/pwm1, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP Surface/speedB/pwm1.
DSP Report: operator Surface/speedB/pwm1 is absorbed into DSP Surface/speedB/pwm1.
DSP Report: Generating DSP Surface/speedA/pwm1, operation Mode is: A*B.
DSP Report: operator Surface/speedA/pwm1 is absorbed into DSP Surface/speedA/pwm1.
WARNING: [Synth 8-3331] design TopModule has unconnected port JA0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\us_hist_reg[0] )
INFO: [Synth 8-3886] merging instance 'Useven_seg/sseg_temp_reg[0]' (LD) to 'Useven_seg/sseg_temp_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Useven_seg/sseg_temp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Useven_seg/sseg_temp_reg[2] )
INFO: [Synth 8-3886] merging instance 'Useven_seg/sseg_temp_reg[3]' (LD) to 'Useven_seg/sseg_temp_reg[4]'
INFO: [Synth 8-3886] merging instance 'Useven_seg/sseg_temp_reg[4]' (LD) to 'Useven_seg/sseg_temp_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Useven_seg/sseg_temp_reg[6] )
INFO: [Synth 8-3886] merging instance 'us_hist_reg[0]' (FDE) to 'us_hist_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\us_hist_reg[1] )
INFO: [Synth 8-3886] merging instance 'us_hist_reg[2]' (FDE) to 'us_hist_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\us_hist_reg[1] )
INFO: [Synth 8-3886] merging instance 'us_hist_reg[3]' (FDE) to 'us_hist_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\us_hist_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (brake_reg)
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[6]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (Uultrasonic_proximity/outup_reg) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (us_hist_reg[4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (us_hist_reg[1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (brake_reg) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 747.805 ; gain = 488.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TopModule   | A*B2        | 15     | 6      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|PWM         | A*B         | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 792.398 ; gain = 532.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 814.176 ; gain = 554.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 816.070 ; gain = 556.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 816.070 ; gain = 556.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 816.070 ; gain = 556.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 816.070 ; gain = 556.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 816.070 ; gain = 556.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 816.070 ; gain = 556.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 816.070 ; gain = 556.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    45|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |LUT1      |     8|
|6     |LUT2      |    35|
|7     |LUT3      |     9|
|8     |LUT4      |    36|
|9     |LUT5      |     9|
|10    |LUT6      |    23|
|11    |FDRE      |   162|
|12    |IBUF      |    13|
|13    |OBUF      |    18|
+------+----------+------+

Report Instance Areas: 
+------+------------------------+---------------------+------+
|      |Instance                |Module               |Cells |
+------+------------------------+---------------------+------+
|1     |top                     |                     |   362|
|2     |  Surface               |Motor_Control        |   193|
|3     |    Decode              |Direction_Conversion |     2|
|4     |    Speedcontrol        |Encoder              |   125|
|5     |    speedA              |PWM                  |    22|
|6     |    speedB              |PWM_0                |    44|
|7     |  Useven_seg            |seven_seg            |    29|
|8     |  Uultrasonic_proximity |ultrasonic_proximity |   105|
+------+------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 816.070 ; gain = 556.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 816.070 ; gain = 213.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 816.070 ; gain = 556.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 816.070 ; gain = 569.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 816.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 16 19:25:23 2018...
