# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c"
# 1 "D:\\PrjCoreDalCMake\\prjcoredalcmake\\build-ninja//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_HOSTED__ 1
#define __GNUC__ 4
#define __GNUC_MINOR__ 9
#define __GNUC_PATCHLEVEL__ 4
#define __VERSION__ "4.9.4 build on 2018-10-25"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 4
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ long unsigned int
#define __PTRDIFF_TYPE__ long int
#define __WCHAR_TYPE__ int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ long int
#define __UINTPTR_TYPE__ long unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1002
#define __USING_SJLJ_EXCEPTIONS__ 1
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 2147483647
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
#define __WINT_MAX__ 4294967295U
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 2147483647L
#define __SIZE_MAX__ 4294967295UL
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 127
#define __INT16_MAX__ 32767
#define __INT32_MAX__ 2147483647L
#define __INT64_MAX__ 9223372036854775807LL
#define __UINT8_MAX__ 255
#define __UINT16_MAX__ 65535
#define __UINT32_MAX__ 4294967295UL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT_LEAST8_MAX__ 127
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 32767
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 2147483647L
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 255
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 65535
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 4294967295UL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 2147483647
#define __INT_FAST16_MAX__ 2147483647
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __UINT_FAST8_MAX__ 4294967295U
#define __UINT_FAST16_MAX__ 4294967295U
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __INTPTR_MAX__ 2147483647L
#define __UINTPTR_MAX__ 4294967295UL
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __REGISTER_PREFIX__ %
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __NO_INLINE__ 1
#define __STRICT_ANSI__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __HIGHTEC__ 1
#define __tricore 1
#define __tricore__ 1
#define __TRICORE__ 1
#define __TC162__ 1
#define __TRICORE_CORE__ 0x162
#define __TRICORE_HAVE_DIV__ 1
#define __TRICORE_HAVE_FTOIZ__ 1
#define __TRICORE_HAVE_MOV64__ 1
#define __TRICORE_HAVE_POPCNT__ 1
#define __TRICORE_HAVE_LHA__ 1
#define __TRICORE_HAVE_CRCN__ 1
#define __TRICORE_HAVE_SHUFFLE__ 1
#define __TRICORE_HAVE_FTOHP__ 1
#define __TRICORE_HAVE_HPTOF__ 1
#define __TRICORE_HAVE_FLOAT16__ 1
#define __BUILTIN_TRICORE_NOP 1
#define __BUILTIN_TRICORE_LROTATE 1
#define __BUILTIN_TRICORE_RROTATE 1
#define __BUILTIN_TRICORE_INSERT 1
#define __BUILTIN_TRICORE_IMASK 1
#define __BUILTIN_TRICORE_SWAPW 1
#define __BUILTIN_TRICORE_SWAPMSKW 1
#define __BUILTIN_TRICORE_CMPSWAPW 1
#define __BUILTIN_TRICORE_SATB 1
#define __BUILTIN_TRICORE_SATH 1
#define __BUILTIN_TRICORE_SATBU 1
#define __BUILTIN_TRICORE_SATHU 1
#define __BUILTIN_TRICORE_LDMST 1
#define __ELF__ 1
# 1 "<command-line>"
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdc-predef.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdc-predef.h" 3
#define _STDC_PREDEF_H 1
# 42 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\stdc-predef.h" 3
#undef __STDC_IEC_559__




#undef __STDC_IEC_559_COMPLEX__





#define __STDC_ISO_10646__ 200009L




#undef __STDC_NO_THREADS__
#define __STDC_NO_THREADS__ 1



#undef __STDC_NO_ATOMICS__
#define __STDC_NO_ATOMICS__ 1
# 1 "<command-line>" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c"
# 45 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg.h" 1
# 30 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg.h"
#define IFX_CFG_H 1





#define IFX_CFG_SCU_XTAL_FREQUENCY (20000000)

#define IFX_CFG_SCU_PLL_FREQUENCY (300000000)


#define IFX_CFG_SCU_PLL1_FREQUENCY (320000000)

#define IFX_CFG_SCU_PLL2_FREQUENCY (200000000)
# 53 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg.h"
#define IFX_CFG_EXTEND_TRAP_HOOKS 


#define IFX_CFG_SSW_ENABLE_PMS_INIT (0U)
#define IFX_CFG_SSW_ENABLE_PMS_INIT_CHECK (0U)
#define IFX_CFG_SSW_ENABLE_PLL_INIT (0U)
# 46 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw.h" 1
# 43 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw.h"
#define IFX_SSW_H_ 




# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Compilers.h" 1
# 43 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Compilers.h"
#define IFX_SSW_COMPILERS_H_ 
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Compilers.h"
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_CompilersGnuc.h" 1
# 42 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_CompilersGnuc.h"
#define IFX_SSW_COMPILERSGNUC_H_ 





# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __INTRINSICS_H__ 

#undef __STRINGIFY
#define __STRINGIFY(x) #x
# 82 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __bisr(irq_level) __tric_bisr(irq_level)
#define __BISR(irq_level) __tric_bisr(irq_level)

#define __tric_bisr(irq_level) __asm__ volatile ("bisr " __STRINGIFY (irq_level) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _bisr (const unsigned __irq_level)
{
  __asm__ volatile ("bisr %0" :: "i" (__irq_level) : "memory");
}






#define __MFCR(regaddr) __tric_mfcr (regaddr)
#define __mfcr(regaddr) __tric_mfcr (regaddr)

#define __tric_mfcr(regaddr) (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" __STRINGIFY (regaddr) : "=d" (__res) :: "memory"); __res; }))







static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
                    : "=d" (__res) : "i" (__regaddr) : "memory");
  return __res;
}






#define __MTCR(regaddr,val) __tric_mtcr (regaddr, val)
#define __mtcr(regaddr,val) __tric_mtcr (regaddr, val)

#define __tric_mtcr(regaddr,val) do { unsigned __newval = (unsigned) (val); __asm__ volatile ("mtcr LO:" __STRINGIFY (regaddr) ", %0" :: "d" (__newval) : "memory"); } while (0)






static __inline__ __attribute__((__always_inline__))
void _mtcr (const unsigned __regaddr, const unsigned __val)
{
  __asm__ volatile ("mtcr LO:%0, %1"
                    :: "i" (__regaddr), "d" (__val) : "memory");
}






#define __syscall(service) __tric_syscall (service)
#define __SYSCALL(service) __tric_syscall (service)

#define __tric_syscall(service) __asm__ volatile ("syscall "__STRINGIFY (service) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _syscall (const unsigned __service)
{
  __asm__ volatile ("syscall %0" :: "i" (__service) : "memory");
}






static __inline__ __attribute__((__always_inline__))
void _disable (void)
{
  __asm__ volatile ("disable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _debug (void)
{
  __asm__ volatile ("debug" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _isync (void)
{
  __asm__ volatile ("isync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _dsync (void)
{
  __asm__ volatile ("dsync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rstv (void)
{
  __asm__ volatile ("rstv" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rslcx (void)
{
    __asm__ volatile ("rslcx" ::: "memory",
                      "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7",
                      "a2", "a3", "a4", "a5", "a6", "a7", "a11");
}


static __inline__ __attribute__((__always_inline__))
void _svlcx (void)
{
  __asm__ volatile ("svlcx" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _nop (void)
{
  __asm__ volatile ("nop" ::: "memory");
}
# 227 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 3
static __inline__ __attribute__((__always_inline__))
void _restore (const int irqs_on)
{



  if (irqs_on)
    _enable();
  else
    _disable();

}
# 248 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __CLZ(val) __builtin_clz (val)

#define __CTZ(val) __builtin_ctz (val)

#define __ABS(val) __builtin_abs (val)
# 49 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_CompilersGnuc.h" 2
# 60 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_CompilersGnuc.h"
#define IFX_SSW_COMMON_LINKER_SYMBOLS() extern unsigned int __A0_MEM[]; extern unsigned int __A1_MEM[]; extern unsigned int __A8_MEM[]; extern unsigned int __A9_MEM[]; extern unsigned int __START0[]; extern unsigned int __START1[]; extern unsigned int __START2[]; extern unsigned int __START3[]; extern unsigned int __START4[]; extern unsigned int __START5[];
# 77 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_CompilersGnuc.h"
#define IFX_SSW_CORE_LINKER_SYMBOLS(cpu) extern unsigned int __USTACK ##cpu[]; extern unsigned int __ISTACK ##cpu[]; extern unsigned int __INTTAB_CPU ##cpu[]; extern unsigned int __TRAPTAB_CPU ##cpu[]; extern unsigned int __CSA ##cpu[]; extern unsigned int __CSA ##cpu ##_END[];







#define __USTACK(cpu) __USTACK ##cpu
#define __ISTACK(cpu) __ISTACK ##cpu
#define __INTTAB_CPU(cpu) __INTTAB_CPU ##cpu
#define __TRAPTAB_CPU(cpu) __TRAPTAB_CPU ##cpu
#define __CSA(cpu) __CSA ##cpu
#define __CSA_END(cpu) __CSA ##cpu ##_END
#define __START(cpu) __START ##cpu





#define __INTTAB(cpu) __INTTAB_CPU ##cpu


#define __TRAPTAB(cpu) __TRAPTAB_CPU ##cpu

#define __SDATA1(cpu) __A0_MEM
#define __SDATA2(cpu) __A1_MEM
#define __SDATA3(cpu) __A8_MEM
#define __SDATA4(cpu) __A9_MEM



#define IFX_SSW_INLINE static inline __attribute__ ((always_inline))

#define IFX_SSW_NULL_PTR ((void *)0x0U)

#define IFX_SSW_WEAK __attribute__ ((weak))




typedef volatile union
{
    unsigned char *ucPtr;
    unsigned short *usPtr;
    unsigned int *uiPtr;
    unsigned long long *ullPtr;
} Ifx_Ssw_CTablePtr;





#define Ifx_Ssw_MTCR(reg,val) __mtcr(reg, val);

#define Ifx_Ssw_MFCR(reg) __mfcr(reg);

static inline __attribute__ ((always_inline)) void Ifx_Ssw_NOP(void)
{
    __asm__ volatile ("nop" : : : "memory");
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_DSYNC(void)
{
    __asm__ volatile ("dsync" : : : "memory");
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_ISYNC(void)
{
    __asm__ volatile ("isync" : : : "memory");
}


static inline __attribute__ ((always_inline)) unsigned int Ifx_Ssw_MINU(unsigned int a, unsigned int b)
{
    unsigned int res;
    __asm__ volatile ("min.u %0, %1, %2" : "=d" (res) : "d" (a), "d" (b));
    return res;
}


#define Ifx_Ssw_CLZ(a) __builtin_clz(a)

#define Ifx_Ssw___setAddressReg(aReg,val) {__asm__ volatile ("movh.a\t %"#aReg ", hi:("#val ")\n\tlea\t %"#aReg ",[%"#aReg "] lo:("#val ")"); }


#define Ifx_Ssw_setAddressReg(regNum,val) Ifx_Ssw___setAddressReg(regNum, val)

static inline __attribute__ ((always_inline)) void Ifx_Ssw_moveToDataParam0(unsigned int var)
{
    __asm__ volatile ("mov\t %%d2, %0" ::"d" (var));
}


static inline __attribute__ ((always_inline)) unsigned int Ifx_Ssw_getDataParam0(void)
{
    unsigned int var;
    __asm__ volatile (" mov\t %0, %%d2" : "=d" (var));
    return var;
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_jumpToFunction(void (*fun)(void))
{
    __asm__ volatile ("ji %0" ::"a" (fun));
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_jumpToFunctionWithLink(void *fun)
{
    __asm__ volatile ("jli %0" ::"a" (fun));
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_jumpBackToLink(void)
{
    __asm__ volatile ("ji %a11");
}


extern unsigned int __clear_table[];
extern unsigned int __copy_table[];

static inline __attribute__ ((always_inline)) void Ifx_Ssw_C_InitInline(void)
{
    Ifx_Ssw_CTablePtr pBlockDest, pBlockSrc;
    unsigned int uiLength, uiCnt;
    unsigned int *pTable;

    pTable = (unsigned int *)&__clear_table;

    while (pTable)
    {
        pBlockDest.uiPtr = (unsigned int *)*pTable++;
        uiLength = *pTable++;


        if (uiLength == 0xFFFFFFFF)
        {
            break;
        }

        uiCnt = uiLength / 8;

        while (uiCnt--)
        {
            *pBlockDest.ullPtr++ = 0;
        }

        if (uiLength & 0x4)
        {
            *pBlockDest.uiPtr++ = 0;
        }

        if (uiLength & 0x2)
        {
            *pBlockDest.usPtr++ = 0;
        }

        if (uiLength & 0x1)
        {
            *pBlockDest.ucPtr = 0;
        }
    }


    pTable = (unsigned int *)&__copy_table;

    while (pTable)
    {
        pBlockSrc.uiPtr = (unsigned int *)*pTable++;
        pBlockDest.uiPtr = (unsigned int *)*pTable++;
        uiLength = *pTable++;


        if (uiLength == 0xFFFFFFFF)
        {
            break;
        }

        uiCnt = uiLength / 8;

        while (uiCnt--)
        {
            *pBlockDest.ullPtr++ = *pBlockSrc.ullPtr++;
        }

        if (uiLength & 0x4)
        {
            *pBlockDest.uiPtr++ = *pBlockSrc.uiPtr++;
        }

        if (uiLength & 0x2)
        {
            *pBlockDest.usPtr++ = *pBlockSrc.usPtr++;
        }

        if (uiLength & 0x1)
        {
            *pBlockDest.ucPtr = *pBlockSrc.ucPtr;
        }
    }
}

static inline __attribute__ ((always_inline)) void Ifx_Ssw_infiniteLoop(void)
{
    __asm("x: loopu\t x");
}
# 56 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Compilers.h" 2
# 49 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_LegacySwCfg.h" 1
# 43 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_LegacySwCfg.h"
#define IFX_SSW_DEFAULTCFG_H_ 
# 50 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw.h" 2






#define IFX_CFG_SSW_ENABLE_TRICORE0 (1U)



#define IFX_CFG_SSW_ENABLE_TRICORE1 (1U)



#define IFX_CFG_SSW_PSW_DEFAULT (0x00000980u)



#define IFX_CFG_SSW_ENABLE_INDIVIDUAL_C_INIT (0U)
# 89 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw.h"
typedef struct
{
    unsigned short bmi;
    unsigned short bmhdid;
    unsigned int stad;
    unsigned int crc;
    unsigned int crcInv;
    unsigned int reserved0[60];
    unsigned int pw[8];
    unsigned int reserved1[52];
    unsigned int confirmation;
} Ifx_Ssw_Bmhd;




void __Core1_start(void);
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h" 1
# 43 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
#define IFX_SSW_INFRA_H_ 


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg_Ssw.h" 1
# 30 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg_Ssw.h"
#define IFX_CFG_SSW_H_ 




# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg.h" 1
# 36 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg_Ssw.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw.h" 1
# 37 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg_Ssw.h" 2
# 53 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg_Ssw.h"
#define IFX_CFG_SSW_ENABLE_LBIST (0U)




#define IFX_CFG_SSW_ENABLE_MONBIST (0U)




#define IFX_CFG_SSW_ENABLE_MMIC_CHECK (0U)
# 73 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Configurations/Ifx_Cfg_Ssw.h"
#define IFX_CFG_SSW_ENABLE_MBIST (0U)




#define IFX_CFG_SSW_ENABLE_SMU (0U)




#define IFX_CFG_SSW_ENABLE_EMEM_INIT (0U)
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h" 1
# 54 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h"
#define IFXSCU_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
#define IFXSCU_REGDEF_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/Ifx_TypesReg.h" 1
# 71 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/Ifx_TypesReg.h"
#define IFX_TYPESREG_H 
# 84 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/Ifx_TypesReg.h"
#define Ifx_Strict_16Bit volatile unsigned short
#define Ifx_Strict_32Bit volatile unsigned int
# 96 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/Ifx_TypesReg.h"
typedef unsigned char Ifx_UReg_8Bit;
typedef unsigned short Ifx_UReg_16Bit;
typedef unsigned int Ifx_UReg_32Bit;
typedef signed char Ifx_SReg_8Bit;
typedef signed short Ifx_SReg_16Bit;
typedef signed int Ifx_SReg_32Bit;
# 58 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h" 2
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef struct _Ifx_SCU_ACCEN00_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit EN16:1;
    Ifx_UReg_32Bit EN17:1;
    Ifx_UReg_32Bit EN18:1;
    Ifx_UReg_32Bit EN19:1;
    Ifx_UReg_32Bit EN20:1;
    Ifx_UReg_32Bit EN21:1;
    Ifx_UReg_32Bit EN22:1;
    Ifx_UReg_32Bit EN23:1;
    Ifx_UReg_32Bit EN24:1;
    Ifx_UReg_32Bit EN25:1;
    Ifx_UReg_32Bit EN26:1;
    Ifx_UReg_32Bit EN27:1;
    Ifx_UReg_32Bit EN28:1;
    Ifx_UReg_32Bit EN29:1;
    Ifx_UReg_32Bit EN30:1;
    Ifx_UReg_32Bit EN31:1;
} Ifx_SCU_ACCEN00_Bits;


typedef struct _Ifx_SCU_ACCEN01_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_SCU_ACCEN01_Bits;


typedef struct _Ifx_SCU_ACCEN10_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit EN16:1;
    Ifx_UReg_32Bit EN17:1;
    Ifx_UReg_32Bit EN18:1;
    Ifx_UReg_32Bit EN19:1;
    Ifx_UReg_32Bit EN20:1;
    Ifx_UReg_32Bit EN21:1;
    Ifx_UReg_32Bit EN22:1;
    Ifx_UReg_32Bit EN23:1;
    Ifx_UReg_32Bit EN24:1;
    Ifx_UReg_32Bit EN25:1;
    Ifx_UReg_32Bit EN26:1;
    Ifx_UReg_32Bit EN27:1;
    Ifx_UReg_32Bit EN28:1;
    Ifx_UReg_32Bit EN29:1;
    Ifx_UReg_32Bit EN30:1;
    Ifx_UReg_32Bit EN31:1;
} Ifx_SCU_ACCEN10_Bits;


typedef struct _Ifx_SCU_ACCEN11_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_SCU_ACCEN11_Bits;


typedef struct _Ifx_SCU_ARSTDIS_Bits
{
    Ifx_UReg_32Bit STM0DIS:1;
    Ifx_UReg_32Bit STM1DIS:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:2;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_ARSTDIS_Bits;


typedef struct _Ifx_SCU_CCUCON0_Bits
{
    Ifx_UReg_32Bit STMDIV:4;
    Ifx_UReg_32Bit GTMDIV:4;
    Ifx_UReg_32Bit SRIDIV:4;
    Ifx_UReg_32Bit LPDIV:3;
    Ifx_UReg_32Bit reserved_15:1;
    Ifx_UReg_32Bit SPBDIV:4;
    Ifx_UReg_32Bit BBBDIV:4;
    Ifx_UReg_32Bit FSIDIV:2;
    Ifx_UReg_32Bit FSI2DIV:2;
    Ifx_UReg_32Bit CLKSEL:2;
    Ifx_UReg_32Bit UP:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON0_Bits;


typedef struct _Ifx_SCU_CCUCON1_Bits
{
    Ifx_UReg_32Bit MCANDIV:4;
    Ifx_UReg_32Bit CLKSELMCAN:2;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit PLL1DIVDIS:1;
    Ifx_UReg_32Bit I2CDIV:4;
    Ifx_UReg_32Bit reserved_12:4;
    Ifx_UReg_32Bit MSCDIV:4;
    Ifx_UReg_32Bit CLKSELMSC:2;
    Ifx_UReg_32Bit reserved_22:2;
    Ifx_UReg_32Bit QSPIDIV:4;
    Ifx_UReg_32Bit CLKSELQSPI:2;
    Ifx_UReg_32Bit reserved_30:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON1_Bits;


typedef struct _Ifx_SCU_CCUCON2_Bits
{
    Ifx_UReg_32Bit ASCLINFDIV:4;
    Ifx_UReg_32Bit reserved_4:4;
    Ifx_UReg_32Bit ASCLINSDIV:4;
    Ifx_UReg_32Bit CLKSELASCLINS:2;
    Ifx_UReg_32Bit reserved_14:10;
    Ifx_UReg_32Bit reserved_24:1;
    Ifx_UReg_32Bit ERAYPERON:1;
    Ifx_UReg_32Bit reserved_26:1;
    Ifx_UReg_32Bit reserved_27:4;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON2_Bits;


typedef struct _Ifx_SCU_CCUCON3_Bits
{
    Ifx_UReg_32Bit PLL0MONEN:1;
    Ifx_UReg_32Bit PLL1MONEN:1;
    Ifx_UReg_32Bit PLL2MONEN:1;
    Ifx_UReg_32Bit SPBMONEN:1;
    Ifx_UReg_32Bit BACKMONEN:1;
    Ifx_UReg_32Bit reserved_5:3;
    Ifx_UReg_32Bit PLL0MONTST:1;
    Ifx_UReg_32Bit PLL1MONTST:1;
    Ifx_UReg_32Bit PLL2MONTST:1;
    Ifx_UReg_32Bit SPBMONTST:1;
    Ifx_UReg_32Bit BACKMONTST:1;
    Ifx_UReg_32Bit reserved_13:11;
    Ifx_UReg_32Bit reserved_24:6;
    Ifx_UReg_32Bit UP:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON3_Bits;


typedef struct _Ifx_SCU_CCUCON4_Bits
{
    Ifx_UReg_32Bit LOTHR:12;
    Ifx_UReg_32Bit UPTHR:12;
    Ifx_UReg_32Bit MONEN:1;
    Ifx_UReg_32Bit MONTST:1;
    Ifx_UReg_32Bit reserved_26:4;
    Ifx_UReg_32Bit UP:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON4_Bits;


typedef struct _Ifx_SCU_CCUCON5_Bits
{
    Ifx_UReg_32Bit GETHDIV:4;
    Ifx_UReg_32Bit MCANHDIV:4;
    Ifx_UReg_32Bit reserved_8:4;
    Ifx_UReg_32Bit reserved_12:18;
    Ifx_UReg_32Bit UP:1;
    Ifx_UReg_32Bit LCK:1;
} Ifx_SCU_CCUCON5_Bits;


typedef struct _Ifx_SCU_CCUCON6_Bits
{
    Ifx_UReg_32Bit CPU0DIV:6;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_CCUCON6_Bits;


typedef struct _Ifx_SCU_CCUCON7_Bits
{
    Ifx_UReg_32Bit CPU1DIV:6;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_CCUCON7_Bits;


typedef struct _Ifx_SCU_CHIPID_Bits
{
    Ifx_UReg_32Bit CHREV:6;
    Ifx_UReg_32Bit CHTEC:2;
    Ifx_UReg_32Bit CHPK:4;
    Ifx_UReg_32Bit CHID:4;
    Ifx_UReg_32Bit EEA:1;
    Ifx_UReg_32Bit UCODE:7;
    Ifx_UReg_32Bit FSIZE:4;
    Ifx_UReg_32Bit VART:3;
    Ifx_UReg_32Bit SEC:1;
} Ifx_SCU_CHIPID_Bits;


typedef struct _Ifx_SCU_DTSCLIM_Bits
{
    Ifx_UReg_32Bit LOWER:12;
    Ifx_UReg_32Bit reserved_12:1;
    Ifx_UReg_32Bit BGPOK:1;
    Ifx_UReg_32Bit EN:1;
    Ifx_UReg_32Bit LLU:1;
    Ifx_UReg_32Bit UPPER:12;
    Ifx_UReg_32Bit INTEN:1;
    Ifx_UReg_32Bit reserved_29:1;
    Ifx_UReg_32Bit INT:1;
    Ifx_UReg_32Bit UOF:1;
} Ifx_SCU_DTSCLIM_Bits;


typedef struct _Ifx_SCU_DTSCSTAT_Bits
{
    Ifx_UReg_32Bit RESULT:12;
    Ifx_UReg_32Bit reserved_12:20;
} Ifx_SCU_DTSCSTAT_Bits;


typedef struct _Ifx_SCU_EICON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int ENDINIT:1;
    volatile unsigned int EPW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_EICON0_Bits;


typedef struct _Ifx_SCU_EICON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit IR0:1;
    Ifx_UReg_32Bit DR:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit IR1:1;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_EICON1_Bits;


typedef struct _Ifx_SCU_EICR_Bits
{
    Ifx_UReg_32Bit reserved_0:4;
    Ifx_UReg_32Bit EXIS0:3;
    Ifx_UReg_32Bit reserved_7:1;
    Ifx_UReg_32Bit FEN0:1;
    Ifx_UReg_32Bit REN0:1;
    Ifx_UReg_32Bit LDEN0:1;
    Ifx_UReg_32Bit EIEN0:1;
    Ifx_UReg_32Bit INP0:3;
    Ifx_UReg_32Bit reserved_15:5;
    Ifx_UReg_32Bit EXIS1:3;
    Ifx_UReg_32Bit reserved_23:1;
    Ifx_UReg_32Bit FEN1:1;
    Ifx_UReg_32Bit REN1:1;
    Ifx_UReg_32Bit LDEN1:1;
    Ifx_UReg_32Bit EIEN1:1;
    Ifx_UReg_32Bit INP1:3;
    Ifx_UReg_32Bit reserved_31:1;
} Ifx_SCU_EICR_Bits;


typedef struct _Ifx_SCU_EIFILT_Bits
{
    Ifx_UReg_32Bit FILRQ0A:1;
    Ifx_UReg_32Bit FILRQ5A:1;
    Ifx_UReg_32Bit FILRQ2A:1;
    Ifx_UReg_32Bit FILRQ3A:1;
    Ifx_UReg_32Bit FILRQ0C:1;
    Ifx_UReg_32Bit FILRQ1C:1;
    Ifx_UReg_32Bit FILRQ3C:1;
    Ifx_UReg_32Bit FILRQ2C:1;
    Ifx_UReg_32Bit FILRQ4A:1;
    Ifx_UReg_32Bit FILRQ6A:1;
    Ifx_UReg_32Bit FILRQ1A:1;
    Ifx_UReg_32Bit FILRQ7A:1;
    Ifx_UReg_32Bit FILRQ6D:1;
    Ifx_UReg_32Bit FILRQ4D:1;
    Ifx_UReg_32Bit FILRQ2B:1;
    Ifx_UReg_32Bit FILRQ3B:1;
    Ifx_UReg_32Bit FILRQ7C:1;
    Ifx_UReg_32Bit reserved_17:7;
    Ifx_UReg_32Bit FILTDIV:4;
    Ifx_UReg_32Bit DEPTH:4;
} Ifx_SCU_EIFILT_Bits;


typedef struct _Ifx_SCU_EIFR_Bits
{
    Ifx_UReg_32Bit INTF0:1;
    Ifx_UReg_32Bit INTF1:1;
    Ifx_UReg_32Bit INTF2:1;
    Ifx_UReg_32Bit INTF3:1;
    Ifx_UReg_32Bit INTF4:1;
    Ifx_UReg_32Bit INTF5:1;
    Ifx_UReg_32Bit INTF6:1;
    Ifx_UReg_32Bit INTF7:1;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_EIFR_Bits;


typedef struct _Ifx_SCU_EISR_Bits
{
    Ifx_UReg_32Bit AE:1;
    Ifx_UReg_32Bit OE:1;
    Ifx_UReg_32Bit IS0:1;
    Ifx_UReg_32Bit DS:1;
    Ifx_UReg_32Bit TO:1;
    Ifx_UReg_32Bit IS1:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit TIM:16;
} Ifx_SCU_EISR_Bits;


typedef struct _Ifx_SCU_EMSR_Bits
{
    Ifx_UReg_32Bit POL:1;
    Ifx_UReg_32Bit MODE:1;
    Ifx_UReg_32Bit ENON:1;
    Ifx_UReg_32Bit PSEL:1;
    Ifx_UReg_32Bit reserved_4:12;
    Ifx_UReg_32Bit EMSF:1;
    Ifx_UReg_32Bit SEMSF:1;
    Ifx_UReg_32Bit reserved_18:14;
} Ifx_SCU_EMSR_Bits;


typedef struct _Ifx_SCU_EMSSW_Bits
{
    Ifx_UReg_32Bit reserved_0:24;
    Ifx_UReg_32Bit EMSFM:2;
    Ifx_UReg_32Bit SEMSFM:2;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SCU_EMSSW_Bits;


typedef struct _Ifx_SCU_ESRCFGX_ESRCFGX_Bits
{
    Ifx_UReg_32Bit reserved_0:7;
    Ifx_UReg_32Bit EDCON:2;
    Ifx_UReg_32Bit reserved_9:23;
} Ifx_SCU_ESRCFGX_ESRCFGX_Bits;


typedef struct _Ifx_SCU_ESROCFG_Bits
{
    Ifx_UReg_32Bit ARI:1;
    Ifx_UReg_32Bit ARC:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SCU_ESROCFG_Bits;


typedef struct _Ifx_SCU_EXTCON_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit SEL0:4;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit NSEL:1;
    Ifx_UReg_32Bit SEL1:4;
    Ifx_UReg_32Bit reserved_22:2;
    Ifx_UReg_32Bit DIV1:8;
} Ifx_SCU_EXTCON_Bits;


typedef struct _Ifx_SCU_FDR_Bits
{
    Ifx_UReg_32Bit STEP:10;
    Ifx_UReg_32Bit reserved_10:4;
    Ifx_UReg_32Bit DM:2;
    Ifx_UReg_32Bit RESULT:10;
    Ifx_UReg_32Bit reserved_26:5;
    Ifx_UReg_32Bit DISCLK:1;
} Ifx_SCU_FDR_Bits;


typedef struct _Ifx_SCU_FMR_Bits
{
    Ifx_UReg_32Bit FS0:1;
    Ifx_UReg_32Bit FS1:1;
    Ifx_UReg_32Bit FS2:1;
    Ifx_UReg_32Bit FS3:1;
    Ifx_UReg_32Bit FS4:1;
    Ifx_UReg_32Bit FS5:1;
    Ifx_UReg_32Bit FS6:1;
    Ifx_UReg_32Bit FS7:1;
    Ifx_UReg_32Bit reserved_8:8;
    Ifx_UReg_32Bit FC0:1;
    Ifx_UReg_32Bit FC1:1;
    Ifx_UReg_32Bit FC2:1;
    Ifx_UReg_32Bit FC3:1;
    Ifx_UReg_32Bit FC4:1;
    Ifx_UReg_32Bit FC5:1;
    Ifx_UReg_32Bit FC6:1;
    Ifx_UReg_32Bit FC7:1;
    Ifx_UReg_32Bit reserved_24:8;
} Ifx_SCU_FMR_Bits;


typedef struct _Ifx_SCU_ID_Bits
{
    Ifx_UReg_32Bit MODREV:8;
    Ifx_UReg_32Bit MODTYPE:8;
    Ifx_UReg_32Bit MODNUMBER:16;
} Ifx_SCU_ID_Bits;


typedef struct _Ifx_SCU_IGCR_Bits
{
    Ifx_UReg_32Bit IPEN00:1;
    Ifx_UReg_32Bit IPEN01:1;
    Ifx_UReg_32Bit IPEN02:1;
    Ifx_UReg_32Bit IPEN03:1;
    Ifx_UReg_32Bit IPEN04:1;
    Ifx_UReg_32Bit IPEN05:1;
    Ifx_UReg_32Bit IPEN06:1;
    Ifx_UReg_32Bit IPEN07:1;
    Ifx_UReg_32Bit reserved_8:5;
    Ifx_UReg_32Bit GEEN0:1;
    Ifx_UReg_32Bit IGP0:2;
    Ifx_UReg_32Bit IPEN10:1;
    Ifx_UReg_32Bit IPEN11:1;
    Ifx_UReg_32Bit IPEN12:1;
    Ifx_UReg_32Bit IPEN13:1;
    Ifx_UReg_32Bit IPEN14:1;
    Ifx_UReg_32Bit IPEN15:1;
    Ifx_UReg_32Bit IPEN16:1;
    Ifx_UReg_32Bit IPEN17:1;
    Ifx_UReg_32Bit reserved_24:5;
    Ifx_UReg_32Bit GEEN1:1;
    Ifx_UReg_32Bit IGP1:2;
} Ifx_SCU_IGCR_Bits;


typedef struct _Ifx_SCU_IN_Bits
{
    Ifx_UReg_32Bit P0:1;
    Ifx_UReg_32Bit P1:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SCU_IN_Bits;


typedef struct _Ifx_SCU_IOCR_Bits
{
    Ifx_UReg_32Bit reserved_0:4;
    Ifx_UReg_32Bit PC0:4;
    Ifx_UReg_32Bit reserved_8:4;
    Ifx_UReg_32Bit PC1:4;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_IOCR_Bits;


typedef struct _Ifx_SCU_LBISTCTRL0_Bits
{
    Ifx_UReg_32Bit LBISTREQ:1;
    Ifx_UReg_32Bit LBISTRES:1;
    Ifx_UReg_32Bit PATTERNS:18;
    Ifx_UReg_32Bit reserved_20:8;
    Ifx_UReg_32Bit LBISTDONE:1;
    Ifx_UReg_32Bit reserved_29:1;
    Ifx_UReg_32Bit LBISTERRINJ:1;
    Ifx_UReg_32Bit LBISTREQRED:1;
} Ifx_SCU_LBISTCTRL0_Bits;


typedef struct _Ifx_SCU_LBISTCTRL1_Bits
{
    Ifx_UReg_32Bit SEED:19;
    Ifx_UReg_32Bit reserved_19:5;
    Ifx_UReg_32Bit SPLITSH:3;
    Ifx_UReg_32Bit BODY:1;
    Ifx_UReg_32Bit LBISTFREQU:4;
} Ifx_SCU_LBISTCTRL1_Bits;


typedef struct _Ifx_SCU_LBISTCTRL2_Bits
{
    Ifx_UReg_32Bit LENGTH:12;
    Ifx_UReg_32Bit reserved_12:20;
} Ifx_SCU_LBISTCTRL2_Bits;


typedef struct _Ifx_SCU_LBISTCTRL3_Bits
{
    Ifx_UReg_32Bit SIGNATURE:32;
} Ifx_SCU_LBISTCTRL3_Bits;


typedef struct _Ifx_SCU_LCLCON0_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:14;
    Ifx_UReg_32Bit reserved_15:1;
    Ifx_UReg_32Bit LS0:1;
    Ifx_UReg_32Bit reserved_17:14;
    Ifx_UReg_32Bit LSEN0:1;
} Ifx_SCU_LCLCON0_Bits;


typedef struct _Ifx_SCU_LCLCON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:14;
    Ifx_UReg_32Bit reserved_15:1;
    Ifx_UReg_32Bit LS1:1;
    Ifx_UReg_32Bit reserved_17:14;
    Ifx_UReg_32Bit LSEN1:1;
} Ifx_SCU_LCLCON1_Bits;


typedef struct _Ifx_SCU_LCLTEST_Bits
{
    Ifx_UReg_32Bit LCLT0:1;
    Ifx_UReg_32Bit LCLT1:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit PLCLT0:1;
    Ifx_UReg_32Bit PLCLT1:1;
    Ifx_UReg_32Bit reserved_18:1;
    Ifx_UReg_32Bit reserved_19:1;
    Ifx_UReg_32Bit reserved_20:1;
    Ifx_UReg_32Bit reserved_21:1;
    Ifx_UReg_32Bit reserved_22:10;
} Ifx_SCU_LCLTEST_Bits;


typedef struct _Ifx_SCU_MANID_Bits
{
    Ifx_UReg_32Bit DEPT:5;
    Ifx_UReg_32Bit MANUF:11;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_MANID_Bits;


typedef struct _Ifx_SCU_OMR_Bits
{
    Ifx_UReg_32Bit PS0:1;
    Ifx_UReg_32Bit PS1:1;
    Ifx_UReg_32Bit reserved_2:14;
    Ifx_UReg_32Bit PCL0:1;
    Ifx_UReg_32Bit PCL1:1;
    Ifx_UReg_32Bit reserved_18:14;
} Ifx_SCU_OMR_Bits;


typedef struct _Ifx_SCU_OSCCON_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit PLLLV:1;
    Ifx_UReg_32Bit OSCRES:1;
    Ifx_UReg_32Bit GAINSEL:2;
    Ifx_UReg_32Bit MODE:2;
    Ifx_UReg_32Bit SHBY:1;
    Ifx_UReg_32Bit PLLHV:1;
    Ifx_UReg_32Bit HYSEN:1;
    Ifx_UReg_32Bit HYSCTL:2;
    Ifx_UReg_32Bit AMPCTL:2;
    Ifx_UReg_32Bit reserved_14:2;
    Ifx_UReg_32Bit OSCVAL:5;
    Ifx_UReg_32Bit reserved_21:2;
    Ifx_UReg_32Bit APREN:1;
    Ifx_UReg_32Bit CAP0EN:1;
    Ifx_UReg_32Bit CAP1EN:1;
    Ifx_UReg_32Bit CAP2EN:1;
    Ifx_UReg_32Bit CAP3EN:1;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SCU_OSCCON_Bits;


typedef struct _Ifx_SCU_OUT_Bits
{
    Ifx_UReg_32Bit P0:1;
    Ifx_UReg_32Bit P1:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SCU_OUT_Bits;


typedef struct _Ifx_SCU_OVCCON_Bits
{
    Ifx_UReg_32Bit CSEL0:1;
    Ifx_UReg_32Bit CSEL1:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit OVSTRT:1;
    Ifx_UReg_32Bit OVSTP:1;
    Ifx_UReg_32Bit DCINVAL:1;
    Ifx_UReg_32Bit reserved_19:5;
    Ifx_UReg_32Bit OVCONF:1;
    Ifx_UReg_32Bit POVCONF:1;
    Ifx_UReg_32Bit reserved_26:6;
} Ifx_SCU_OVCCON_Bits;


typedef struct _Ifx_SCU_OVCENABLE_Bits
{
    Ifx_UReg_32Bit OVEN0:1;
    Ifx_UReg_32Bit OVEN1:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_OVCENABLE_Bits;


typedef struct _Ifx_SCU_PDISC_Bits
{
    Ifx_UReg_32Bit PDIS0:1;
    Ifx_UReg_32Bit PDIS1:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_SCU_PDISC_Bits;


typedef struct _Ifx_SCU_PDR_Bits
{
    Ifx_UReg_32Bit PD0:2;
    Ifx_UReg_32Bit PL0:2;
    Ifx_UReg_32Bit PD1:2;
    Ifx_UReg_32Bit PL1:2;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_PDR_Bits;


typedef struct _Ifx_SCU_PDRR_Bits
{
    Ifx_UReg_32Bit PDR0:1;
    Ifx_UReg_32Bit PDR1:1;
    Ifx_UReg_32Bit PDR2:1;
    Ifx_UReg_32Bit PDR3:1;
    Ifx_UReg_32Bit PDR4:1;
    Ifx_UReg_32Bit PDR5:1;
    Ifx_UReg_32Bit PDR6:1;
    Ifx_UReg_32Bit PDR7:1;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_PDRR_Bits;


typedef struct _Ifx_SCU_PERPLLCON0_Bits
{
    Ifx_UReg_32Bit DIVBY:1;
    Ifx_UReg_32Bit reserved_1:8;
    Ifx_UReg_32Bit NDIV:7;
    Ifx_UReg_32Bit PLLPWD:1;
    Ifx_UReg_32Bit reserved_17:1;
    Ifx_UReg_32Bit RESLD:1;
    Ifx_UReg_32Bit reserved_19:5;
    Ifx_UReg_32Bit PDIV:3;
    Ifx_UReg_32Bit reserved_27:5;
} Ifx_SCU_PERPLLCON0_Bits;


typedef struct _Ifx_SCU_PERPLLCON1_Bits
{
    Ifx_UReg_32Bit K2DIV:3;
    Ifx_UReg_32Bit reserved_3:5;
    Ifx_UReg_32Bit K3DIV:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PERPLLCON1_Bits;


typedef struct _Ifx_SCU_PERPLLSTAT_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit PWDSTAT:1;
    Ifx_UReg_32Bit LOCK:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit K3RDY:1;
    Ifx_UReg_32Bit K2RDY:1;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit reserved_7:25;
} Ifx_SCU_PERPLLSTAT_Bits;


typedef struct _Ifx_SCU_PMCSR0_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR0_Bits;


typedef struct _Ifx_SCU_PMCSR1_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR1_Bits;


typedef struct _Ifx_SCU_PMCSR2_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR2_Bits;


typedef struct _Ifx_SCU_PMCSR3_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR3_Bits;


typedef struct _Ifx_SCU_PMCSR4_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR4_Bits;


typedef struct _Ifx_SCU_PMCSR5_Bits
{
    Ifx_UReg_32Bit REQSLP:2;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit PMST:3;
    Ifx_UReg_32Bit reserved_11:21;
} Ifx_SCU_PMCSR5_Bits;


typedef struct _Ifx_SCU_PMSTAT0_Bits
{
    Ifx_UReg_32Bit CPU0:1;
    Ifx_UReg_32Bit CPU1:1;
    Ifx_UReg_32Bit CPU2:1;
    Ifx_UReg_32Bit CPU3:1;
    Ifx_UReg_32Bit CPU4:1;
    Ifx_UReg_32Bit CPU5:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit CPU0LS:1;
    Ifx_UReg_32Bit CPU1LS:1;
    Ifx_UReg_32Bit CPU2LS:1;
    Ifx_UReg_32Bit CPU3LS:1;
    Ifx_UReg_32Bit reserved_20:12;
} Ifx_SCU_PMSTAT0_Bits;


typedef struct _Ifx_SCU_PMSWCR1_Bits
{
    Ifx_UReg_32Bit reserved_0:8;
    Ifx_UReg_32Bit CPUIDLSEL:3;
    Ifx_UReg_32Bit reserved_11:1;
    Ifx_UReg_32Bit IRADIS:1;
    Ifx_UReg_32Bit reserved_13:11;
    Ifx_UReg_32Bit CPUSEL:3;
    Ifx_UReg_32Bit STBYEVEN:1;
    Ifx_UReg_32Bit STBYEV:3;
    Ifx_UReg_32Bit reserved_31:1;
} Ifx_SCU_PMSWCR1_Bits;


typedef struct _Ifx_SCU_PMTRCSR0_Bits
{
    Ifx_UReg_32Bit LJTEN:1;
    Ifx_UReg_32Bit LJTOVEN:1;
    Ifx_UReg_32Bit LJTOVIEN:1;
    Ifx_UReg_32Bit LJTSTRT:1;
    Ifx_UReg_32Bit LJTSTP:1;
    Ifx_UReg_32Bit LJTCLR:1;
    Ifx_UReg_32Bit reserved_6:6;
    Ifx_UReg_32Bit SDSTEP:4;
    Ifx_UReg_32Bit VDTEN:1;
    Ifx_UReg_32Bit VDTOVEN:1;
    Ifx_UReg_32Bit VDTOVIEN:1;
    Ifx_UReg_32Bit VDTSTRT:1;
    Ifx_UReg_32Bit VDTSTP:1;
    Ifx_UReg_32Bit VDTCLR:1;
    Ifx_UReg_32Bit reserved_22:7;
    Ifx_UReg_32Bit LPSLPEN:1;
    Ifx_UReg_32Bit reserved_30:2;
} Ifx_SCU_PMTRCSR0_Bits;


typedef struct _Ifx_SCU_PMTRCSR1_Bits
{
    Ifx_UReg_32Bit LJTCV:16;
    Ifx_UReg_32Bit VDTCV:10;
    Ifx_UReg_32Bit reserved_26:6;
} Ifx_SCU_PMTRCSR1_Bits;


typedef struct _Ifx_SCU_PMTRCSR2_Bits
{
    Ifx_UReg_32Bit LDJMPREQ:2;
    Ifx_UReg_32Bit reserved_2:2;
    Ifx_UReg_32Bit LJTRUN:2;
    Ifx_UReg_32Bit reserved_6:2;
    Ifx_UReg_32Bit LJTOV:1;
    Ifx_UReg_32Bit reserved_9:3;
    Ifx_UReg_32Bit LJTOVCLR:1;
    Ifx_UReg_32Bit reserved_13:3;
    Ifx_UReg_32Bit LJTCNT:16;
} Ifx_SCU_PMTRCSR2_Bits;


typedef struct _Ifx_SCU_PMTRCSR3_Bits
{
    Ifx_UReg_32Bit VDROOPREQ:2;
    Ifx_UReg_32Bit reserved_2:2;
    Ifx_UReg_32Bit VDTRUN:2;
    Ifx_UReg_32Bit reserved_6:2;
    Ifx_UReg_32Bit VDTOV:1;
    Ifx_UReg_32Bit reserved_9:3;
    Ifx_UReg_32Bit VDTOVCLR:1;
    Ifx_UReg_32Bit reserved_13:3;
    Ifx_UReg_32Bit VDTCNT:10;
    Ifx_UReg_32Bit reserved_26:6;
} Ifx_SCU_PMTRCSR3_Bits;


typedef struct _Ifx_SCU_RSTCON_Bits
{
    Ifx_UReg_32Bit ESR0:2;
    Ifx_UReg_32Bit ESR1:2;
    Ifx_UReg_32Bit reserved_4:2;
    Ifx_UReg_32Bit SMU:2;
    Ifx_UReg_32Bit SW:2;
    Ifx_UReg_32Bit STM0:2;
    Ifx_UReg_32Bit STM1:2;
    Ifx_UReg_32Bit reserved_14:2;
    Ifx_UReg_32Bit reserved_16:2;
    Ifx_UReg_32Bit reserved_18:2;
    Ifx_UReg_32Bit reserved_20:2;
    Ifx_UReg_32Bit reserved_22:10;
} Ifx_SCU_RSTCON_Bits;


typedef struct _Ifx_SCU_RSTCON2_Bits
{
    Ifx_UReg_32Bit FRTO:1;
    Ifx_UReg_32Bit CLRC:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit CSSX:6;
    Ifx_UReg_32Bit reserved_13:1;
    Ifx_UReg_32Bit reserved_14:1;
    Ifx_UReg_32Bit reserved_15:1;
    Ifx_UReg_32Bit USRINFO:16;
} Ifx_SCU_RSTCON2_Bits;


typedef struct _Ifx_SCU_RSTCON3_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_SCU_RSTCON3_Bits;


typedef struct _Ifx_SCU_RSTSTAT_Bits
{
    Ifx_UReg_32Bit ESR0:1;
    Ifx_UReg_32Bit ESR1:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit SMU:1;
    Ifx_UReg_32Bit SW:1;
    Ifx_UReg_32Bit STM0:1;
    Ifx_UReg_32Bit STM1:1;
    Ifx_UReg_32Bit reserved_7:1;
    Ifx_UReg_32Bit reserved_8:1;
    Ifx_UReg_32Bit reserved_9:1;
    Ifx_UReg_32Bit reserved_10:1;
    Ifx_UReg_32Bit reserved_11:5;
    Ifx_UReg_32Bit PORST:1;
    Ifx_UReg_32Bit reserved_17:1;
    Ifx_UReg_32Bit CB0:1;
    Ifx_UReg_32Bit CB1:1;
    Ifx_UReg_32Bit CB3:1;
    Ifx_UReg_32Bit reserved_21:1;
    Ifx_UReg_32Bit reserved_22:1;
    Ifx_UReg_32Bit EVRC:1;
    Ifx_UReg_32Bit EVR33:1;
    Ifx_UReg_32Bit SWD:1;
    Ifx_UReg_32Bit HSMS:1;
    Ifx_UReg_32Bit HSMA:1;
    Ifx_UReg_32Bit STBYR:1;
    Ifx_UReg_32Bit LBPORST:1;
    Ifx_UReg_32Bit LBTERM:1;
    Ifx_UReg_32Bit reserved_31:1;
} Ifx_SCU_RSTSTAT_Bits;


typedef struct _Ifx_SCU_SEICON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int ENDINIT:1;
    volatile unsigned int EPW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_SEICON0_Bits;


typedef struct _Ifx_SCU_SEICON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit IR0:1;
    Ifx_UReg_32Bit DR:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit IR1:1;
    Ifx_UReg_32Bit reserved_6:26;
} Ifx_SCU_SEICON1_Bits;


typedef struct _Ifx_SCU_SEISR_Bits
{
    Ifx_UReg_32Bit AE:1;
    Ifx_UReg_32Bit OE:1;
    Ifx_UReg_32Bit IS0:1;
    Ifx_UReg_32Bit DS:1;
    Ifx_UReg_32Bit TO:1;
    Ifx_UReg_32Bit IS1:1;
    Ifx_UReg_32Bit reserved_6:10;
    Ifx_UReg_32Bit TIM:16;
} Ifx_SCU_SEISR_Bits;


typedef struct _Ifx_SCU_STCON_Bits
{
    Ifx_UReg_32Bit reserved_0:13;
    Ifx_UReg_32Bit SFCBAE:1;
    Ifx_UReg_32Bit CFCBAE:1;
    Ifx_UReg_32Bit STP:1;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_STCON_Bits;


typedef struct _Ifx_SCU_STMEM1_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM1_Bits;


typedef struct _Ifx_SCU_STMEM2_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM2_Bits;


typedef struct _Ifx_SCU_STMEM3_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM3_Bits;


typedef struct _Ifx_SCU_STMEM4_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM4_Bits;


typedef struct _Ifx_SCU_STMEM5_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM5_Bits;


typedef struct _Ifx_SCU_STMEM6_Bits
{
    Ifx_UReg_32Bit MEM:32;
} Ifx_SCU_STMEM6_Bits;


typedef struct _Ifx_SCU_STSTAT_Bits
{
    Ifx_UReg_32Bit HWCFG:8;
    Ifx_UReg_32Bit FTM:7;
    Ifx_UReg_32Bit MODE:1;
    Ifx_UReg_32Bit FCBAE:1;
    Ifx_UReg_32Bit LUDIS:1;
    Ifx_UReg_32Bit reserved_18:1;
    Ifx_UReg_32Bit TRSTL:1;
    Ifx_UReg_32Bit SPDEN:1;
    Ifx_UReg_32Bit reserved_21:1;
    Ifx_UReg_32Bit reserved_22:1;
    Ifx_UReg_32Bit reserved_23:1;
    Ifx_UReg_32Bit RAMINT:1;
    Ifx_UReg_32Bit reserved_25:3;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SCU_STSTAT_Bits;


typedef struct _Ifx_SCU_SWAPCTRL_Bits
{
    Ifx_UReg_32Bit ADDRCFG:2;
    Ifx_UReg_32Bit SPARE:14;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_SWAPCTRL_Bits;


typedef struct _Ifx_SCU_SWRSTCON_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit SWRSTREQ:1;
    Ifx_UReg_32Bit reserved_2:6;
    Ifx_UReg_32Bit reserved_8:8;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_SWRSTCON_Bits;


typedef struct _Ifx_SCU_SYSCON_Bits
{
    Ifx_UReg_32Bit CCTRIG0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit RAMINTM:2;
    Ifx_UReg_32Bit SETLUDIS:1;
    Ifx_UReg_32Bit reserved_5:1;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit reserved_7:1;
    Ifx_UReg_32Bit DDC:1;
    Ifx_UReg_32Bit reserved_9:7;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_SYSCON_Bits;


typedef struct _Ifx_SCU_SYSPLLCON0_Bits
{
    Ifx_UReg_32Bit reserved_0:2;
    Ifx_UReg_32Bit MODEN:1;
    Ifx_UReg_32Bit reserved_3:6;
    Ifx_UReg_32Bit NDIV:7;
    Ifx_UReg_32Bit PLLPWD:1;
    Ifx_UReg_32Bit reserved_17:1;
    Ifx_UReg_32Bit RESLD:1;
    Ifx_UReg_32Bit reserved_19:5;
    Ifx_UReg_32Bit PDIV:3;
    Ifx_UReg_32Bit reserved_27:3;
    Ifx_UReg_32Bit INSEL:2;
} Ifx_SCU_SYSPLLCON0_Bits;


typedef struct _Ifx_SCU_SYSPLLCON1_Bits
{
    Ifx_UReg_32Bit K2DIV:3;
    Ifx_UReg_32Bit reserved_3:29;
} Ifx_SCU_SYSPLLCON1_Bits;


typedef struct _Ifx_SCU_SYSPLLCON2_Bits
{
    Ifx_UReg_32Bit MODCFG:16;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_SYSPLLCON2_Bits;


typedef struct _Ifx_SCU_SYSPLLSTAT_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit PWDSTAT:1;
    Ifx_UReg_32Bit LOCK:1;
    Ifx_UReg_32Bit reserved_3:2;
    Ifx_UReg_32Bit K2RDY:1;
    Ifx_UReg_32Bit reserved_6:1;
    Ifx_UReg_32Bit MODRUN:1;
    Ifx_UReg_32Bit reserved_8:24;
} Ifx_SCU_SYSPLLSTAT_Bits;


typedef struct _Ifx_SCU_TRAPCLR_Bits
{
    Ifx_UReg_32Bit ESR0T:1;
    Ifx_UReg_32Bit ESR1T:1;
    Ifx_UReg_32Bit TRAP2:1;
    Ifx_UReg_32Bit SMUT:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_SCU_TRAPCLR_Bits;


typedef struct _Ifx_SCU_TRAPDIS0_Bits
{
    Ifx_UReg_32Bit CPU0ESR0T:1;
    Ifx_UReg_32Bit CPU0ESR1T:1;
    Ifx_UReg_32Bit CPU0TRAP2T:1;
    Ifx_UReg_32Bit CPU0SMUT:1;
    Ifx_UReg_32Bit reserved_4:4;
    Ifx_UReg_32Bit CPU1ESR0T:1;
    Ifx_UReg_32Bit CPU1ESR1T:1;
    Ifx_UReg_32Bit CPU1TRAP2T:1;
    Ifx_UReg_32Bit CPU1SMUT:1;
    Ifx_UReg_32Bit reserved_12:4;
    Ifx_UReg_32Bit reserved_16:4;
    Ifx_UReg_32Bit reserved_20:4;
    Ifx_UReg_32Bit reserved_24:4;
    Ifx_UReg_32Bit reserved_28:4;
} Ifx_SCU_TRAPDIS0_Bits;


typedef struct _Ifx_SCU_TRAPDIS1_Bits
{
    Ifx_UReg_32Bit reserved_0:4;
    Ifx_UReg_32Bit reserved_4:4;
    Ifx_UReg_32Bit reserved_8:4;
    Ifx_UReg_32Bit reserved_12:4;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_TRAPDIS1_Bits;


typedef struct _Ifx_SCU_TRAPSET_Bits
{
    Ifx_UReg_32Bit ESR0T:1;
    Ifx_UReg_32Bit ESR1T:1;
    Ifx_UReg_32Bit TRAP2:1;
    Ifx_UReg_32Bit SMUT:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_SCU_TRAPSET_Bits;


typedef struct _Ifx_SCU_TRAPSTAT_Bits
{
    Ifx_UReg_32Bit ESR0T:1;
    Ifx_UReg_32Bit ESR1T:1;
    Ifx_UReg_32Bit TRAP2:1;
    Ifx_UReg_32Bit SMUT:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_SCU_TRAPSTAT_Bits;


typedef struct _Ifx_SCU_WDTCPU_CON0_Bits
{
    volatile unsigned int ENDINIT:1;
    volatile unsigned int LCK:1;
    volatile unsigned int PW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_WDTCPU_CON0_Bits;


typedef struct _Ifx_SCU_WDTCPU_CON1_Bits
{
    Ifx_UReg_32Bit reserved_0:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit IR0:1;
    Ifx_UReg_32Bit DR:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit IR1:1;
    Ifx_UReg_32Bit UR:1;
    Ifx_UReg_32Bit PAR:1;
    Ifx_UReg_32Bit TCR:1;
    Ifx_UReg_32Bit TCTR:7;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_WDTCPU_CON1_Bits;


typedef struct _Ifx_SCU_WDTCPU_SR_Bits
{
    Ifx_UReg_32Bit AE:1;
    Ifx_UReg_32Bit OE:1;
    Ifx_UReg_32Bit IS0:1;
    Ifx_UReg_32Bit DS:1;
    Ifx_UReg_32Bit TO:1;
    Ifx_UReg_32Bit IS1:1;
    Ifx_UReg_32Bit US:1;
    Ifx_UReg_32Bit PAS:1;
    Ifx_UReg_32Bit TCS:1;
    Ifx_UReg_32Bit TCT:7;
    Ifx_UReg_32Bit TIM:16;
} Ifx_SCU_WDTCPU_SR_Bits;


typedef struct _Ifx_SCU_WDTS_CON0_Bits
{
    volatile unsigned int ENDINIT:1;
    volatile unsigned int LCK:1;
    volatile unsigned int PW:14;
    volatile unsigned int REL:16;
} Ifx_SCU_WDTS_CON0_Bits;


typedef struct _Ifx_SCU_WDTS_CON1_Bits
{
    Ifx_UReg_32Bit CLRIRF:1;
    Ifx_UReg_32Bit reserved_1:1;
    Ifx_UReg_32Bit IR0:1;
    Ifx_UReg_32Bit DR:1;
    Ifx_UReg_32Bit reserved_4:1;
    Ifx_UReg_32Bit IR1:1;
    Ifx_UReg_32Bit UR:1;
    Ifx_UReg_32Bit PAR:1;
    Ifx_UReg_32Bit TCR:1;
    Ifx_UReg_32Bit TCTR:7;
    Ifx_UReg_32Bit reserved_16:16;
} Ifx_SCU_WDTS_CON1_Bits;


typedef struct _Ifx_SCU_WDTS_SR_Bits
{
    Ifx_UReg_32Bit AE:1;
    Ifx_UReg_32Bit OE:1;
    Ifx_UReg_32Bit IS0:1;
    Ifx_UReg_32Bit DS:1;
    Ifx_UReg_32Bit TO:1;
    Ifx_UReg_32Bit IS1:1;
    Ifx_UReg_32Bit US:1;
    Ifx_UReg_32Bit PAS:1;
    Ifx_UReg_32Bit TCS:1;
    Ifx_UReg_32Bit TCT:7;
    Ifx_UReg_32Bit TIM:16;
} Ifx_SCU_WDTS_SR_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ACCEN00_Bits B;
} Ifx_SCU_ACCEN00;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ACCEN01_Bits B;
} Ifx_SCU_ACCEN01;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ACCEN10_Bits B;
} Ifx_SCU_ACCEN10;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ACCEN11_Bits B;
} Ifx_SCU_ACCEN11;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ARSTDIS_Bits B;
} Ifx_SCU_ARSTDIS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON0_Bits B;
} Ifx_SCU_CCUCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON1_Bits B;
} Ifx_SCU_CCUCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON2_Bits B;
} Ifx_SCU_CCUCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON3_Bits B;
} Ifx_SCU_CCUCON3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON4_Bits B;
} Ifx_SCU_CCUCON4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON5_Bits B;
} Ifx_SCU_CCUCON5;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON6_Bits B;
} Ifx_SCU_CCUCON6;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CCUCON7_Bits B;
} Ifx_SCU_CCUCON7;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_CHIPID_Bits B;
} Ifx_SCU_CHIPID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_DTSCLIM_Bits B;
} Ifx_SCU_DTSCLIM;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_DTSCSTAT_Bits B;
} Ifx_SCU_DTSCSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EICON0_Bits B;
} Ifx_SCU_EICON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EICON1_Bits B;
} Ifx_SCU_EICON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EICR_Bits B;
} Ifx_SCU_EICR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EIFILT_Bits B;
} Ifx_SCU_EIFILT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EIFR_Bits B;
} Ifx_SCU_EIFR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EISR_Bits B;
} Ifx_SCU_EISR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EMSR_Bits B;
} Ifx_SCU_EMSR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EMSSW_Bits B;
} Ifx_SCU_EMSSW;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ESRCFGX_ESRCFGX_Bits B;
} Ifx_SCU_ESRCFGX_ESRCFGX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ESROCFG_Bits B;
} Ifx_SCU_ESROCFG;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_EXTCON_Bits B;
} Ifx_SCU_EXTCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_FDR_Bits B;
} Ifx_SCU_FDR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_FMR_Bits B;
} Ifx_SCU_FMR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_ID_Bits B;
} Ifx_SCU_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_IGCR_Bits B;
} Ifx_SCU_IGCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_IN_Bits B;
} Ifx_SCU_IN;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_IOCR_Bits B;
} Ifx_SCU_IOCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LBISTCTRL0_Bits B;
} Ifx_SCU_LBISTCTRL0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LBISTCTRL1_Bits B;
} Ifx_SCU_LBISTCTRL1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LBISTCTRL2_Bits B;
} Ifx_SCU_LBISTCTRL2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LBISTCTRL3_Bits B;
} Ifx_SCU_LBISTCTRL3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LCLCON0_Bits B;
} Ifx_SCU_LCLCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LCLCON1_Bits B;
} Ifx_SCU_LCLCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_LCLTEST_Bits B;
} Ifx_SCU_LCLTEST;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_MANID_Bits B;
} Ifx_SCU_MANID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OMR_Bits B;
} Ifx_SCU_OMR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OSCCON_Bits B;
} Ifx_SCU_OSCCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OUT_Bits B;
} Ifx_SCU_OUT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OVCCON_Bits B;
} Ifx_SCU_OVCCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_OVCENABLE_Bits B;
} Ifx_SCU_OVCENABLE;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PDISC_Bits B;
} Ifx_SCU_PDISC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PDR_Bits B;
} Ifx_SCU_PDR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PDRR_Bits B;
} Ifx_SCU_PDRR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PERPLLCON0_Bits B;
} Ifx_SCU_PERPLLCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PERPLLCON1_Bits B;
} Ifx_SCU_PERPLLCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PERPLLSTAT_Bits B;
} Ifx_SCU_PERPLLSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR0_Bits B;
} Ifx_SCU_PMCSR0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR1_Bits B;
} Ifx_SCU_PMCSR1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR2_Bits B;
} Ifx_SCU_PMCSR2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR3_Bits B;
} Ifx_SCU_PMCSR3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR4_Bits B;
} Ifx_SCU_PMCSR4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMCSR5_Bits B;
} Ifx_SCU_PMCSR5;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMSTAT0_Bits B;
} Ifx_SCU_PMSTAT0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMSWCR1_Bits B;
} Ifx_SCU_PMSWCR1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMTRCSR0_Bits B;
} Ifx_SCU_PMTRCSR0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMTRCSR1_Bits B;
} Ifx_SCU_PMTRCSR1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMTRCSR2_Bits B;
} Ifx_SCU_PMTRCSR2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_PMTRCSR3_Bits B;
} Ifx_SCU_PMTRCSR3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_RSTCON_Bits B;
} Ifx_SCU_RSTCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_RSTCON2_Bits B;
} Ifx_SCU_RSTCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_RSTCON3_Bits B;
} Ifx_SCU_RSTCON3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_RSTSTAT_Bits B;
} Ifx_SCU_RSTSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SEICON0_Bits B;
} Ifx_SCU_SEICON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SEICON1_Bits B;
} Ifx_SCU_SEICON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SEISR_Bits B;
} Ifx_SCU_SEISR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STCON_Bits B;
} Ifx_SCU_STCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM1_Bits B;
} Ifx_SCU_STMEM1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM2_Bits B;
} Ifx_SCU_STMEM2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM3_Bits B;
} Ifx_SCU_STMEM3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM4_Bits B;
} Ifx_SCU_STMEM4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM5_Bits B;
} Ifx_SCU_STMEM5;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STMEM6_Bits B;
} Ifx_SCU_STMEM6;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_STSTAT_Bits B;
} Ifx_SCU_STSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SWAPCTRL_Bits B;
} Ifx_SCU_SWAPCTRL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SWRSTCON_Bits B;
} Ifx_SCU_SWRSTCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSCON_Bits B;
} Ifx_SCU_SYSCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSPLLCON0_Bits B;
} Ifx_SCU_SYSPLLCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSPLLCON1_Bits B;
} Ifx_SCU_SYSPLLCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSPLLCON2_Bits B;
} Ifx_SCU_SYSPLLCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_SYSPLLSTAT_Bits B;
} Ifx_SCU_SYSPLLSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPCLR_Bits B;
} Ifx_SCU_TRAPCLR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPDIS0_Bits B;
} Ifx_SCU_TRAPDIS0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPDIS1_Bits B;
} Ifx_SCU_TRAPDIS1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPSET_Bits B;
} Ifx_SCU_TRAPSET;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_TRAPSTAT_Bits B;
} Ifx_SCU_TRAPSTAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTCPU_CON0_Bits B;
} Ifx_SCU_WDTCPU_CON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTCPU_CON1_Bits B;
} Ifx_SCU_WDTCPU_CON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTCPU_SR_Bits B;
} Ifx_SCU_WDTCPU_SR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTS_CON0_Bits B;
} Ifx_SCU_WDTS_CON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTS_CON1_Bits B;
} Ifx_SCU_WDTS_CON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_SCU_WDTS_SR_Bits B;
} Ifx_SCU_WDTS_SR;
# 2094 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef volatile struct _Ifx_SCU_ESRCFGX
{
       Ifx_SCU_ESRCFGX_ESRCFGX ESRCFGX;
} Ifx_SCU_ESRCFGX;
# 2112 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef volatile struct _Ifx_SCU_WDTCPU
{
       Ifx_SCU_WDTCPU_CON0 CON0;
       Ifx_SCU_WDTCPU_CON1 CON1;
       Ifx_SCU_WDTCPU_SR SR;
} Ifx_SCU_WDTCPU;
# 2132 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef volatile struct _Ifx_SCU_WDTS
{
       Ifx_SCU_WDTS_CON0 CON0;
       Ifx_SCU_WDTS_CON1 CON1;
       Ifx_SCU_WDTS_SR SR;
} Ifx_SCU_WDTS;
# 2152 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_regdef.h"
typedef volatile struct _Ifx_SCU
{
       Ifx_UReg_8Bit reserved_0[8];
       Ifx_SCU_ID ID;
       Ifx_UReg_8Bit reserved_C[4];
       Ifx_SCU_OSCCON OSCCON;
       Ifx_SCU_SYSPLLSTAT SYSPLLSTAT;
       Ifx_SCU_SYSPLLCON0 SYSPLLCON0;
       Ifx_SCU_SYSPLLCON1 SYSPLLCON1;
       Ifx_SCU_SYSPLLCON2 SYSPLLCON2;
       Ifx_SCU_PERPLLSTAT PERPLLSTAT;
       Ifx_SCU_PERPLLCON0 PERPLLCON0;
       Ifx_SCU_PERPLLCON1 PERPLLCON1;
       Ifx_SCU_CCUCON0 CCUCON0;
       Ifx_SCU_CCUCON1 CCUCON1;
       Ifx_SCU_FDR FDR;
       Ifx_SCU_EXTCON EXTCON;
       Ifx_SCU_CCUCON2 CCUCON2;
       Ifx_SCU_CCUCON3 CCUCON3;
       Ifx_SCU_CCUCON4 CCUCON4;
       Ifx_SCU_CCUCON5 CCUCON5;
       Ifx_SCU_RSTSTAT RSTSTAT;
       Ifx_UReg_8Bit reserved_54[4];
       Ifx_SCU_RSTCON RSTCON;
       Ifx_SCU_ARSTDIS ARSTDIS;
       Ifx_SCU_SWRSTCON SWRSTCON;
       Ifx_SCU_RSTCON2 RSTCON2;
       Ifx_SCU_RSTCON3 RSTCON3;
       Ifx_UReg_8Bit reserved_6C[4];
       Ifx_SCU_ESRCFGX ESRCFGX[2];
       Ifx_SCU_ESROCFG ESROCFG;
       Ifx_SCU_SYSCON SYSCON;
       Ifx_SCU_CCUCON6 CCUCON6;
       Ifx_SCU_CCUCON7 CCUCON7;
       Ifx_UReg_8Bit reserved_88[20];
       Ifx_SCU_PDR PDR;
       Ifx_SCU_IOCR IOCR;
       Ifx_SCU_OUT OUT;
       Ifx_SCU_OMR OMR;
       Ifx_SCU_IN IN;
       Ifx_UReg_8Bit reserved_B0[16];
       Ifx_SCU_STSTAT STSTAT;
       Ifx_SCU_STCON STCON;
       Ifx_SCU_PMCSR0 PMCSR0;
       Ifx_SCU_PMCSR1 PMCSR1;
       Ifx_SCU_PMCSR2 PMCSR2;
       Ifx_SCU_PMCSR3 PMCSR3;
       Ifx_SCU_PMCSR4 PMCSR4;
       Ifx_SCU_PMCSR5 PMCSR5;
       Ifx_UReg_8Bit reserved_E0[4];
       Ifx_SCU_PMSTAT0 PMSTAT0;
       Ifx_SCU_PMSWCR1 PMSWCR1;
       Ifx_UReg_8Bit reserved_EC[16];
       Ifx_SCU_EMSR EMSR;
       Ifx_SCU_EMSSW EMSSW;
       Ifx_SCU_DTSCSTAT DTSCSTAT;
       Ifx_SCU_DTSCLIM DTSCLIM;
       Ifx_UReg_8Bit reserved_10C[20];
       Ifx_SCU_TRAPDIS1 TRAPDIS1;
       Ifx_SCU_TRAPSTAT TRAPSTAT;
       Ifx_SCU_TRAPSET TRAPSET;
       Ifx_SCU_TRAPCLR TRAPCLR;
       Ifx_SCU_TRAPDIS0 TRAPDIS0;
       Ifx_SCU_LCLCON0 LCLCON0;
       Ifx_SCU_LCLCON1 LCLCON1;
       Ifx_SCU_LCLTEST LCLTEST;
       Ifx_SCU_CHIPID CHIPID;
       Ifx_SCU_MANID MANID;
       Ifx_UReg_8Bit reserved_148[4];
       Ifx_SCU_SWAPCTRL SWAPCTRL;
       Ifx_UReg_8Bit reserved_150[20];
       Ifx_SCU_LBISTCTRL0 LBISTCTRL0;
       Ifx_SCU_LBISTCTRL1 LBISTCTRL1;
       Ifx_SCU_LBISTCTRL2 LBISTCTRL2;
       Ifx_SCU_LBISTCTRL3 LBISTCTRL3;
       Ifx_UReg_8Bit reserved_174[16];
       Ifx_SCU_STMEM1 STMEM1;
       Ifx_SCU_STMEM2 STMEM2;
       Ifx_SCU_PDISC PDISC;
       Ifx_UReg_8Bit reserved_190[8];
       Ifx_SCU_PMTRCSR0 PMTRCSR0;
       Ifx_SCU_PMTRCSR1 PMTRCSR1;
       Ifx_SCU_PMTRCSR2 PMTRCSR2;
       Ifx_SCU_PMTRCSR3 PMTRCSR3;
       Ifx_UReg_8Bit reserved_1A8[24];
       Ifx_SCU_STMEM3 STMEM3;
       Ifx_SCU_STMEM4 STMEM4;
       Ifx_SCU_STMEM5 STMEM5;
       Ifx_SCU_STMEM6 STMEM6;
       Ifx_UReg_8Bit reserved_1D0[16];
       Ifx_SCU_OVCENABLE OVCENABLE;
       Ifx_SCU_OVCCON OVCCON;
       Ifx_UReg_8Bit reserved_1E8[36];
       Ifx_SCU_EIFILT EIFILT;
       Ifx_SCU_EICR EICR[4];
       Ifx_SCU_EIFR EIFR;
       Ifx_SCU_FMR FMR;
       Ifx_SCU_PDRR PDRR;
       Ifx_SCU_IGCR IGCR[4];
       Ifx_UReg_8Bit reserved_23C[16];
       Ifx_SCU_WDTCPU WDTCPU[2];
       Ifx_UReg_8Bit reserved_264[56];
       Ifx_SCU_EICON0 EICON0;
       Ifx_SCU_EICON1 EICON1;
       Ifx_SCU_EISR EISR;
       Ifx_SCU_WDTS WDTS;
       Ifx_SCU_SEICON0 SEICON0;
       Ifx_SCU_SEICON1 SEICON1;
       Ifx_SCU_SEISR SEISR;
       Ifx_UReg_8Bit reserved_2C0[304];
       Ifx_SCU_ACCEN11 ACCEN11;
       Ifx_SCU_ACCEN10 ACCEN10;
       Ifx_SCU_ACCEN01 ACCEN01;
       Ifx_SCU_ACCEN00 ACCEN00;
} Ifx_SCU;
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h" 2
# 67 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h"
#define MODULE_SCU ((*(Ifx_SCU*)0xF0036000u))
# 76 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_reg.h"
#define SCU_ID (*(volatile Ifx_SCU_ID*)0xF0036008u)


#define SCU_OSCCON (*(volatile Ifx_SCU_OSCCON*)0xF0036010u)


#define SCU_SYSPLLSTAT (*(volatile Ifx_SCU_SYSPLLSTAT*)0xF0036014u)


#define SCU_SYSPLLCON0 (*(volatile Ifx_SCU_SYSPLLCON0*)0xF0036018u)


#define SCU_SYSPLLCON1 (*(volatile Ifx_SCU_SYSPLLCON1*)0xF003601Cu)


#define SCU_SYSPLLCON2 (*(volatile Ifx_SCU_SYSPLLCON2*)0xF0036020u)


#define SCU_PERPLLSTAT (*(volatile Ifx_SCU_PERPLLSTAT*)0xF0036024u)


#define SCU_PERPLLCON0 (*(volatile Ifx_SCU_PERPLLCON0*)0xF0036028u)


#define SCU_PERPLLCON1 (*(volatile Ifx_SCU_PERPLLCON1*)0xF003602Cu)


#define SCU_CCUCON0 (*(volatile Ifx_SCU_CCUCON0*)0xF0036030u)


#define SCU_CCUCON1 (*(volatile Ifx_SCU_CCUCON1*)0xF0036034u)


#define SCU_FDR (*(volatile Ifx_SCU_FDR*)0xF0036038u)


#define SCU_EXTCON (*(volatile Ifx_SCU_EXTCON*)0xF003603Cu)


#define SCU_CCUCON2 (*(volatile Ifx_SCU_CCUCON2*)0xF0036040u)


#define SCU_CCUCON3 (*(volatile Ifx_SCU_CCUCON3*)0xF0036044u)


#define SCU_CCUCON4 (*(volatile Ifx_SCU_CCUCON4*)0xF0036048u)


#define SCU_CCUCON5 (*(volatile Ifx_SCU_CCUCON5*)0xF003604Cu)


#define SCU_RSTSTAT (*(volatile Ifx_SCU_RSTSTAT*)0xF0036050u)


#define SCU_RSTCON (*(volatile Ifx_SCU_RSTCON*)0xF0036058u)


#define SCU_ARSTDIS (*(volatile Ifx_SCU_ARSTDIS*)0xF003605Cu)


#define SCU_SWRSTCON (*(volatile Ifx_SCU_SWRSTCON*)0xF0036060u)


#define SCU_RSTCON2 (*(volatile Ifx_SCU_RSTCON2*)0xF0036064u)


#define SCU_RSTCON3 (*(volatile Ifx_SCU_RSTCON3*)0xF0036068u)


#define SCU_ESRCFGX0_ESRCFGX (*(volatile Ifx_SCU_ESRCFGX_ESRCFGX*)0xF0036070u)



#define SCU_ESRCFG0 (SCU_ESRCFGX0_ESRCFGX)


#define SCU_ESRCFGX1_ESRCFGX (*(volatile Ifx_SCU_ESRCFGX_ESRCFGX*)0xF0036074u)



#define SCU_ESRCFG1 (SCU_ESRCFGX1_ESRCFGX)


#define SCU_ESROCFG (*(volatile Ifx_SCU_ESROCFG*)0xF0036078u)


#define SCU_SYSCON (*(volatile Ifx_SCU_SYSCON*)0xF003607Cu)


#define SCU_CCUCON6 (*(volatile Ifx_SCU_CCUCON6*)0xF0036080u)


#define SCU_CCUCON7 (*(volatile Ifx_SCU_CCUCON7*)0xF0036084u)


#define SCU_PDR (*(volatile Ifx_SCU_PDR*)0xF003609Cu)


#define SCU_IOCR (*(volatile Ifx_SCU_IOCR*)0xF00360A0u)


#define SCU_OUT (*(volatile Ifx_SCU_OUT*)0xF00360A4u)


#define SCU_OMR (*(volatile Ifx_SCU_OMR*)0xF00360A8u)


#define SCU_IN (*(volatile Ifx_SCU_IN*)0xF00360ACu)


#define SCU_STSTAT (*(volatile Ifx_SCU_STSTAT*)0xF00360C0u)


#define SCU_STCON (*(volatile Ifx_SCU_STCON*)0xF00360C4u)


#define SCU_PMCSR0 (*(volatile Ifx_SCU_PMCSR0*)0xF00360C8u)


#define SCU_PMCSR1 (*(volatile Ifx_SCU_PMCSR1*)0xF00360CCu)


#define SCU_PMCSR2 (*(volatile Ifx_SCU_PMCSR2*)0xF00360D0u)


#define SCU_PMCSR3 (*(volatile Ifx_SCU_PMCSR3*)0xF00360D4u)


#define SCU_PMCSR4 (*(volatile Ifx_SCU_PMCSR4*)0xF00360D8u)


#define SCU_PMCSR5 (*(volatile Ifx_SCU_PMCSR5*)0xF00360DCu)


#define SCU_PMSTAT0 (*(volatile Ifx_SCU_PMSTAT0*)0xF00360E4u)


#define SCU_PMSWCR1 (*(volatile Ifx_SCU_PMSWCR1*)0xF00360E8u)


#define SCU_EMSR (*(volatile Ifx_SCU_EMSR*)0xF00360FCu)


#define SCU_EMSSW (*(volatile Ifx_SCU_EMSSW*)0xF0036100u)


#define SCU_DTSCSTAT (*(volatile Ifx_SCU_DTSCSTAT*)0xF0036104u)


#define SCU_DTSCLIM (*(volatile Ifx_SCU_DTSCLIM*)0xF0036108u)


#define SCU_TRAPDIS1 (*(volatile Ifx_SCU_TRAPDIS1*)0xF0036120u)


#define SCU_TRAPSTAT (*(volatile Ifx_SCU_TRAPSTAT*)0xF0036124u)


#define SCU_TRAPSET (*(volatile Ifx_SCU_TRAPSET*)0xF0036128u)


#define SCU_TRAPCLR (*(volatile Ifx_SCU_TRAPCLR*)0xF003612Cu)


#define SCU_TRAPDIS0 (*(volatile Ifx_SCU_TRAPDIS0*)0xF0036130u)


#define SCU_LCLCON0 (*(volatile Ifx_SCU_LCLCON0*)0xF0036134u)


#define SCU_LCLCON1 (*(volatile Ifx_SCU_LCLCON1*)0xF0036138u)


#define SCU_LCLTEST (*(volatile Ifx_SCU_LCLTEST*)0xF003613Cu)


#define SCU_CHIPID (*(volatile Ifx_SCU_CHIPID*)0xF0036140u)


#define SCU_MANID (*(volatile Ifx_SCU_MANID*)0xF0036144u)


#define SCU_SWAPCTRL (*(volatile Ifx_SCU_SWAPCTRL*)0xF003614Cu)


#define SCU_LBISTCTRL0 (*(volatile Ifx_SCU_LBISTCTRL0*)0xF0036164u)


#define SCU_LBISTCTRL1 (*(volatile Ifx_SCU_LBISTCTRL1*)0xF0036168u)


#define SCU_LBISTCTRL2 (*(volatile Ifx_SCU_LBISTCTRL2*)0xF003616Cu)


#define SCU_LBISTCTRL3 (*(volatile Ifx_SCU_LBISTCTRL3*)0xF0036170u)


#define SCU_STMEM1 (*(volatile Ifx_SCU_STMEM1*)0xF0036184u)


#define SCU_STMEM2 (*(volatile Ifx_SCU_STMEM2*)0xF0036188u)


#define SCU_PDISC (*(volatile Ifx_SCU_PDISC*)0xF003618Cu)


#define SCU_PMTRCSR0 (*(volatile Ifx_SCU_PMTRCSR0*)0xF0036198u)


#define SCU_PMTRCSR1 (*(volatile Ifx_SCU_PMTRCSR1*)0xF003619Cu)


#define SCU_PMTRCSR2 (*(volatile Ifx_SCU_PMTRCSR2*)0xF00361A0u)


#define SCU_PMTRCSR3 (*(volatile Ifx_SCU_PMTRCSR3*)0xF00361A4u)


#define SCU_STMEM3 (*(volatile Ifx_SCU_STMEM3*)0xF00361C0u)


#define SCU_STMEM4 (*(volatile Ifx_SCU_STMEM4*)0xF00361C4u)


#define SCU_STMEM5 (*(volatile Ifx_SCU_STMEM5*)0xF00361C8u)


#define SCU_STMEM6 (*(volatile Ifx_SCU_STMEM6*)0xF00361CCu)


#define SCU_OVCENABLE (*(volatile Ifx_SCU_OVCENABLE*)0xF00361E0u)


#define SCU_OVCCON (*(volatile Ifx_SCU_OVCCON*)0xF00361E4u)


#define SCU_EIFILT (*(volatile Ifx_SCU_EIFILT*)0xF003620Cu)


#define SCU_EICR0 (*(volatile Ifx_SCU_EICR*)0xF0036210u)


#define SCU_EICR1 (*(volatile Ifx_SCU_EICR*)0xF0036214u)


#define SCU_EICR2 (*(volatile Ifx_SCU_EICR*)0xF0036218u)


#define SCU_EICR3 (*(volatile Ifx_SCU_EICR*)0xF003621Cu)


#define SCU_EIFR (*(volatile Ifx_SCU_EIFR*)0xF0036220u)


#define SCU_FMR (*(volatile Ifx_SCU_FMR*)0xF0036224u)


#define SCU_PDRR (*(volatile Ifx_SCU_PDRR*)0xF0036228u)


#define SCU_IGCR0 (*(volatile Ifx_SCU_IGCR*)0xF003622Cu)


#define SCU_IGCR1 (*(volatile Ifx_SCU_IGCR*)0xF0036230u)


#define SCU_IGCR2 (*(volatile Ifx_SCU_IGCR*)0xF0036234u)


#define SCU_IGCR3 (*(volatile Ifx_SCU_IGCR*)0xF0036238u)


#define SCU_WDTCPU0_CON0 (*(volatile Ifx_SCU_WDTCPU_CON0*)0xF003624Cu)



#define SCU_WDTCPU0CON0 (SCU_WDTCPU0_CON0)


#define SCU_WDTCPU0_CON1 (*(volatile Ifx_SCU_WDTCPU_CON1*)0xF0036250u)



#define SCU_WDTCPU0CON1 (SCU_WDTCPU0_CON1)


#define SCU_WDTCPU0_SR (*(volatile Ifx_SCU_WDTCPU_SR*)0xF0036254u)



#define SCU_WDTCPU0SR (SCU_WDTCPU0_SR)


#define SCU_WDTCPU1_CON0 (*(volatile Ifx_SCU_WDTCPU_CON0*)0xF0036258u)



#define SCU_WDTCPU1CON0 (SCU_WDTCPU1_CON0)


#define SCU_WDTCPU1_CON1 (*(volatile Ifx_SCU_WDTCPU_CON1*)0xF003625Cu)



#define SCU_WDTCPU1CON1 (SCU_WDTCPU1_CON1)


#define SCU_WDTCPU1_SR (*(volatile Ifx_SCU_WDTCPU_SR*)0xF0036260u)



#define SCU_WDTCPU1SR (SCU_WDTCPU1_SR)


#define SCU_EICON0 (*(volatile Ifx_SCU_EICON0*)0xF003629Cu)


#define SCU_EICON1 (*(volatile Ifx_SCU_EICON1*)0xF00362A0u)


#define SCU_EISR (*(volatile Ifx_SCU_EISR*)0xF00362A4u)


#define SCU_WDTS_CON0 (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u)



#define SCU_WDTSCON0 (SCU_WDTS_CON0)


#define SCU_WDTS_CON1 (*(volatile Ifx_SCU_WDTS_CON1*)0xF00362ACu)



#define SCU_WDTSCON1 (SCU_WDTS_CON1)


#define SCU_WDTS_SR (*(volatile Ifx_SCU_WDTS_SR*)0xF00362B0u)



#define SCU_WDTSSR (SCU_WDTS_SR)


#define SCU_SEICON0 (*(volatile Ifx_SCU_SEICON0*)0xF00362B4u)


#define SCU_SEICON1 (*(volatile Ifx_SCU_SEICON1*)0xF00362B8u)


#define SCU_SEISR (*(volatile Ifx_SCU_SEISR*)0xF00362BCu)


#define SCU_ACCEN11 (*(volatile Ifx_SCU_ACCEN11*)0xF00363F0u)


#define SCU_ACCEN10 (*(volatile Ifx_SCU_ACCEN10*)0xF00363F4u)


#define SCU_ACCEN01 (*(volatile Ifx_SCU_ACCEN01*)0xF00363F8u)


#define SCU_ACCEN00 (*(volatile Ifx_SCU_ACCEN00*)0xF00363FCu)
# 48 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_reg.h" 1
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_reg.h"
#define IFXCPU_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
#define IFXCPU_REGDEF_H 1
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef struct _Ifx_CPU_A_Bits
{
    volatile unsigned int ADDR:32;
} Ifx_CPU_A_Bits;


typedef struct _Ifx_CPU_BIV_Bits
{
    volatile unsigned int VSS:1;
    volatile unsigned int BIV:31;
} Ifx_CPU_BIV_Bits;


typedef struct _Ifx_CPU_BLK_OMASK_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int OMASK:12;
    volatile unsigned int ONE:11;
    volatile unsigned int reserved_28:4;
} Ifx_CPU_BLK_OMASK_Bits;


typedef struct _Ifx_CPU_BLK_OTAR_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int TBASE:23;
    volatile unsigned int reserved_28:4;
} Ifx_CPU_BLK_OTAR_Bits;


typedef struct _Ifx_CPU_BLK_RABR_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int OBASE:17;
    volatile unsigned int reserved_22:2;
    volatile unsigned int OMEM:4;
    volatile unsigned int reserved_28:3;
    volatile unsigned int OVEN:1;
} Ifx_CPU_BLK_RABR_Bits;


typedef struct _Ifx_CPU_BTV_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int BTV:31;
} Ifx_CPU_BTV_Bits;


typedef struct _Ifx_CPU_CCNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_CCNT_Bits;


typedef struct _Ifx_CPU_CCTRL_Bits
{
    volatile unsigned int CM:1;
    volatile unsigned int CE:1;
    volatile unsigned int M1:3;
    volatile unsigned int M2:3;
    volatile unsigned int M3:3;
    volatile unsigned int reserved_11:21;
} Ifx_CPU_CCTRL_Bits;


typedef struct _Ifx_CPU_COMPAT_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int RM:1;
    volatile unsigned int SP:1;
    volatile unsigned int reserved_5:27;
} Ifx_CPU_COMPAT_Bits;


typedef struct _Ifx_CPU_CORE_ID_Bits
{
    volatile unsigned int CORE_ID:3;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_CORE_ID_Bits;


typedef struct _Ifx_CPU_CPR_L_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int LOWBND:27;
} Ifx_CPU_CPR_L_Bits;


typedef struct _Ifx_CPU_CPR_U_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int UPPBND:27;
} Ifx_CPU_CPR_U_Bits;


typedef struct _Ifx_CPU_CPU_ID_Bits
{
    volatile unsigned int MOD_REV:8;
    volatile unsigned int MOD_32B:8;
    volatile unsigned int MOD:16;
} Ifx_CPU_CPU_ID_Bits;


typedef struct _Ifx_CPU_CPXE_Bits
{
    volatile unsigned int XE_N:10;
    volatile unsigned int reserved_10:22;
} Ifx_CPU_CPXE_Bits;


typedef struct _Ifx_CPU_CREVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_CREVT_Bits;


typedef struct _Ifx_CPU_CUS_ID_Bits
{
    volatile unsigned int CID:3;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_CUS_ID_Bits;


typedef struct _Ifx_CPU_D_Bits
{
    volatile unsigned int DATA:32;
} Ifx_CPU_D_Bits;


typedef struct _Ifx_CPU_DATR_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int SBE:1;
    volatile unsigned int reserved_4:5;
    volatile unsigned int CWE:1;
    volatile unsigned int CFE:1;
    volatile unsigned int reserved_11:3;
    volatile unsigned int SOE:1;
    volatile unsigned int reserved_15:1;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_DATR_Bits;


typedef struct _Ifx_CPU_DBGSR_Bits
{
    volatile unsigned int DE:1;
    volatile unsigned int HALT:2;
    volatile unsigned int SIH:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int reserved_5:1;
    volatile unsigned int PREVSUSP:1;
    volatile unsigned int PEVT:1;
    volatile unsigned int EVTSRC:5;
    volatile unsigned int reserved_13:19;
} Ifx_CPU_DBGSR_Bits;


typedef struct _Ifx_CPU_DBGTCR_Bits
{
    volatile unsigned int DTA:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_DBGTCR_Bits;


typedef struct _Ifx_CPU_DCON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int DCBYP:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_DCON0_Bits;


typedef struct _Ifx_CPU_DCON2_Bits
{
    volatile unsigned int DCACHE_SZE:16;
    volatile unsigned int DSCRATCH_SZE:16;
} Ifx_CPU_DCON2_Bits;


typedef struct _Ifx_CPU_DCX_Bits
{
    volatile unsigned int reserved_0:6;
    volatile unsigned int DCXVALUE:26;
} Ifx_CPU_DCX_Bits;


typedef struct _Ifx_CPU_DEADD_Bits
{
    volatile unsigned int ERROR_ADDRESS:32;
} Ifx_CPU_DEADD_Bits;


typedef struct _Ifx_CPU_DIEAR_Bits
{
    volatile unsigned int TA:32;
} Ifx_CPU_DIEAR_Bits;


typedef struct _Ifx_CPU_DIETR_Bits
{
    volatile unsigned int IED:1;
    volatile unsigned int IE_T:1;
    volatile unsigned int IE_C:1;
    volatile unsigned int IE_S:1;
    volatile unsigned int IE_BI:1;
    volatile unsigned int E_INFO:6;
    volatile unsigned int IE_UNC:1;
    volatile unsigned int IE_SP:1;
    volatile unsigned int IE_BS:1;
    volatile unsigned int IE_DLMU:1;
    volatile unsigned int IE_LPB:1;
    volatile unsigned int IE_MTMV:1;
    volatile unsigned int reserved_17:15;
} Ifx_CPU_DIETR_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNLA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_DLMU_SPROT_RGNLA_Bits;


typedef struct _Ifx_CPU_DLMU_SPROT_RGNUA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_DLMU_SPROT_RGNUA_Bits;


typedef struct _Ifx_CPU_DMS_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int DMSVALUE:31;
} Ifx_CPU_DMS_Bits;


typedef struct _Ifx_CPU_DPRE_Bits
{
    volatile unsigned int RE_N:18;
    volatile unsigned int reserved_18:14;
} Ifx_CPU_DPRE_Bits;


typedef struct _Ifx_CPU_DPR_L_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int LOWBND:29;
} Ifx_CPU_DPR_L_Bits;


typedef struct _Ifx_CPU_DPR_U_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int UPPBND:29;
} Ifx_CPU_DPR_U_Bits;


typedef struct _Ifx_CPU_DPWE_Bits
{
    volatile unsigned int WE_N:18;
    volatile unsigned int reserved_18:14;
} Ifx_CPU_DPWE_Bits;


typedef struct _Ifx_CPU_DSTR_Bits
{
    volatile unsigned int SRE:1;
    volatile unsigned int GAE:1;
    volatile unsigned int LBE:1;
    volatile unsigned int DRE:1;
    volatile unsigned int reserved_4:2;
    volatile unsigned int CRE:1;
    volatile unsigned int reserved_7:7;
    volatile unsigned int DTME:1;
    volatile unsigned int LOE:1;
    volatile unsigned int SDE:1;
    volatile unsigned int SCE:1;
    volatile unsigned int CAC:1;
    volatile unsigned int MPE:1;
    volatile unsigned int CLE:1;
    volatile unsigned int reserved_21:3;
    volatile unsigned int ALN:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_DSTR_Bits;


typedef struct _Ifx_CPU_EXEVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_EXEVT_Bits;


typedef struct _Ifx_CPU_FCX_Bits
{
    volatile unsigned int FCXO:16;
    volatile unsigned int FCXS:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_FCX_Bits;


typedef struct _Ifx_CPU_FLASHCON0_Bits
{
    volatile unsigned int TAG1:6;
    volatile unsigned int reserved_6:2;
    volatile unsigned int TAG2:6;
    volatile unsigned int reserved_14:2;
    volatile unsigned int TAG3:6;
    volatile unsigned int reserved_22:2;
    volatile unsigned int TAG4:6;
    volatile unsigned int reserved_30:2;
} Ifx_CPU_FLASHCON0_Bits;


typedef struct _Ifx_CPU_FLASHCON1_Bits
{
    volatile unsigned int STALL:1;
    volatile unsigned int reserved_1:15;
    volatile unsigned int MASKUECC:2;
    volatile unsigned int reserved_18:6;
    volatile unsigned int reserved_24:2;
    volatile unsigned int reserved_26:6;
} Ifx_CPU_FLASHCON1_Bits;


typedef struct _Ifx_CPU_FLASHCON2_Bits
{
    volatile unsigned int RECDIS:2;
    volatile unsigned int ECCCORDIS:2;
    volatile unsigned int reserved_4:4;
    volatile unsigned int HMARGIN:2;
    volatile unsigned int MSEL:2;
    volatile unsigned int reserved_12:4;
    volatile unsigned int ECCSCLR:2;
    volatile unsigned int reserved_18:6;
    volatile unsigned int SBABCLR:2;
    volatile unsigned int DBABCLR:2;
    volatile unsigned int MBABCLR:2;
    volatile unsigned int ZBABCLR:2;
} Ifx_CPU_FLASHCON2_Bits;


typedef struct _Ifx_CPU_FLASHCON3_Bits
{
    volatile unsigned int ECCERRINJ:1;
    volatile unsigned int EDCERRINJ:1;
    volatile unsigned int SBABERRINJ:1;
    volatile unsigned int DBABERRINJ:1;
    volatile unsigned int MBABERRINJ:1;
    volatile unsigned int ZBABERRINJ:1;
    volatile unsigned int SBERERRINJ:1;
    volatile unsigned int DBERERRINJ:1;
    volatile unsigned int NVMCERRINJ:1;
    volatile unsigned int FLCONERRINJ:1;
    volatile unsigned int reserved_10:22;
} Ifx_CPU_FLASHCON3_Bits;


typedef struct _Ifx_CPU_FLASHCON4_Bits
{
    volatile unsigned int DDIS:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_FLASHCON4_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_CON_Bits
{
    volatile unsigned int TST:1;
    volatile unsigned int TCL:1;
    volatile unsigned int reserved_2:6;
    volatile unsigned int RM:2;
    volatile unsigned int reserved_10:8;
    volatile unsigned int FXE:1;
    volatile unsigned int FUE:1;
    volatile unsigned int FZE:1;
    volatile unsigned int FVE:1;
    volatile unsigned int FIE:1;
    volatile unsigned int reserved_23:3;
    volatile unsigned int FX:1;
    volatile unsigned int FU:1;
    volatile unsigned int FZ:1;
    volatile unsigned int FV:1;
    volatile unsigned int FI:1;
    volatile unsigned int reserved_31:1;
} Ifx_CPU_FPU_TRAP_CON_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_OPC_Bits
{
    volatile unsigned int OPC:8;
    volatile unsigned int FMT:1;
    volatile unsigned int reserved_9:7;
    volatile unsigned int DREG:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_FPU_TRAP_OPC_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_PC_Bits
{
    volatile unsigned int PC:32;
} Ifx_CPU_FPU_TRAP_PC_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC1_Bits
{
    volatile unsigned int SRC1:32;
} Ifx_CPU_FPU_TRAP_SRC1_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC2_Bits
{
    volatile unsigned int SRC2:32;
} Ifx_CPU_FPU_TRAP_SRC2_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC3_Bits
{
    volatile unsigned int SRC3:32;
} Ifx_CPU_FPU_TRAP_SRC3_Bits;


typedef struct _Ifx_CPU_ICNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_ICNT_Bits;


typedef struct _Ifx_CPU_ICR_Bits
{
    volatile unsigned int CCPN:8;
    volatile unsigned int reserved_8:7;
    volatile unsigned int IE:1;
    volatile unsigned int PIPN:8;
    volatile unsigned int reserved_24:8;
} Ifx_CPU_ICR_Bits;


typedef struct _Ifx_CPU_ISP_Bits
{
    volatile unsigned int ISP:32;
} Ifx_CPU_ISP_Bits;


typedef struct _Ifx_CPU_KRST0_Bits
{
    volatile unsigned int RST:1;
    volatile unsigned int RSTSTAT:2;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_KRST0_Bits;


typedef struct _Ifx_CPU_KRST1_Bits
{
    volatile unsigned int RST:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_KRST1_Bits;


typedef struct _Ifx_CPU_KRSTCLR_Bits
{
    volatile unsigned int CLR:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_KRSTCLR_Bits;


typedef struct _Ifx_CPU_LCX_Bits
{
    volatile unsigned int LCXO:16;
    volatile unsigned int LCXS:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_LCX_Bits;


typedef struct _Ifx_CPU_LPB_SPROT_ACCENA_R_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_LPB_SPROT_ACCENA_R_Bits;


typedef struct _Ifx_CPU_LPB_SPROT_ACCENB_R_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_LPB_SPROT_ACCENB_R_Bits;


typedef struct _Ifx_CPU_M1CNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_M1CNT_Bits;


typedef struct _Ifx_CPU_M2CNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_M2CNT_Bits;


typedef struct _Ifx_CPU_M3CNT_Bits
{
    volatile unsigned int COUNTVALUE:31;
    volatile unsigned int SOVF:1;
} Ifx_CPU_M3CNT_Bits;


typedef struct _Ifx_CPU_OSEL_Bits
{
    volatile unsigned int SHOVEN_X:32;
} Ifx_CPU_OSEL_Bits;


typedef struct _Ifx_CPU_PC_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int PC:31;
} Ifx_CPU_PC_Bits;


typedef struct _Ifx_CPU_PCON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int PCBYP:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_PCON0_Bits;


typedef struct _Ifx_CPU_PCON1_Bits
{
    volatile unsigned int PCINV:1;
    volatile unsigned int PBINV:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_PCON1_Bits;


typedef struct _Ifx_CPU_PCON2_Bits
{
    volatile unsigned int PCACHE_SZE:16;
    volatile unsigned int PSCRATCH_SZE:16;
} Ifx_CPU_PCON2_Bits;


typedef struct _Ifx_CPU_PCXI_Bits
{
    volatile unsigned int PCXO:16;
    volatile unsigned int PCXS:4;
    volatile unsigned int UL:1;
    volatile unsigned int PIE:1;
    volatile unsigned int PCPN:8;
    volatile unsigned int reserved_30:2;
} Ifx_CPU_PCXI_Bits;


typedef struct _Ifx_CPU_PIEAR_Bits
{
    volatile unsigned int TA:32;
} Ifx_CPU_PIEAR_Bits;


typedef struct _Ifx_CPU_PIETR_Bits
{
    volatile unsigned int IED:1;
    volatile unsigned int IE_T:1;
    volatile unsigned int IE_C:1;
    volatile unsigned int IE_S:1;
    volatile unsigned int IE_BI:1;
    volatile unsigned int E_INFO:6;
    volatile unsigned int IE_UNC:1;
    volatile unsigned int IE_SP:1;
    volatile unsigned int IE_BS:1;
    volatile unsigned int IE_ADDR:1;
    volatile unsigned int IE_LPB:1;
    volatile unsigned int IE_MTMV:1;
    volatile unsigned int reserved_17:15;
} Ifx_CPU_PIETR_Bits;


typedef struct _Ifx_CPU_PMA0_Bits
{
    volatile unsigned int DAC:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA0_Bits;


typedef struct _Ifx_CPU_PMA1_Bits
{
    volatile unsigned int CAC:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA1_Bits;


typedef struct _Ifx_CPU_PMA2_Bits
{
    volatile unsigned int PSI:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA2_Bits;


typedef struct _Ifx_CPU_PSTR_Bits
{
    volatile unsigned int FRE:1;
    volatile unsigned int reserved_1:1;
    volatile unsigned int FBE:1;
    volatile unsigned int reserved_3:9;
    volatile unsigned int FPE:1;
    volatile unsigned int reserved_13:1;
    volatile unsigned int FME:1;
    volatile unsigned int reserved_15:17;
} Ifx_CPU_PSTR_Bits;


typedef struct _Ifx_CPU_PSW_Bits
{
    volatile unsigned int CDC:7;
    volatile unsigned int CDE:1;
    volatile unsigned int GW:1;
    volatile unsigned int IS:1;
    volatile unsigned int IO:2;
    volatile unsigned int PRS:2;
    volatile unsigned int S:1;
    volatile unsigned int PRS2:1;
    volatile unsigned int reserved_16:8;
    volatile unsigned int USB:8;
} Ifx_CPU_PSW_Bits;


typedef struct _Ifx_CPU_RGN_ACCENA_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_RGN_ACCENA_Bits;


typedef struct _Ifx_CPU_RGN_ACCENB_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_RGN_ACCENB_Bits;


typedef struct _Ifx_CPU_RGN_LA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_RGN_LA_Bits;


typedef struct _Ifx_CPU_RGN_UA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_RGN_UA_Bits;


typedef struct _Ifx_CPU_SEGEN_Bits
{
    volatile unsigned int ADFLIP:8;
    volatile unsigned int ADTYPE:2;
    volatile unsigned int reserved_10:21;
    volatile unsigned int AE:1;
} Ifx_CPU_SEGEN_Bits;


typedef struct _Ifx_CPU_SFR_SPROT_ACCENA_W_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_SFR_SPROT_ACCENA_W_Bits;


typedef struct _Ifx_CPU_SFR_SPROT_ACCENB_W_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_SFR_SPROT_ACCENB_W_Bits;


typedef struct _Ifx_CPU_SMACON_Bits
{
    volatile unsigned int reserved_0:24;
    volatile unsigned int IODT:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_SMACON_Bits;


typedef struct _Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits
{
    volatile unsigned int EN0:1;
    volatile unsigned int EN1:1;
    volatile unsigned int EN2:1;
    volatile unsigned int EN3:1;
    volatile unsigned int EN4:1;
    volatile unsigned int EN5:1;
    volatile unsigned int EN6:1;
    volatile unsigned int EN7:1;
    volatile unsigned int EN8:1;
    volatile unsigned int EN9:1;
    volatile unsigned int EN10:1;
    volatile unsigned int EN11:1;
    volatile unsigned int EN12:1;
    volatile unsigned int EN13:1;
    volatile unsigned int EN14:1;
    volatile unsigned int EN15:1;
    volatile unsigned int EN16:1;
    volatile unsigned int EN17:1;
    volatile unsigned int EN18:1;
    volatile unsigned int EN19:1;
    volatile unsigned int EN20:1;
    volatile unsigned int EN21:1;
    volatile unsigned int EN22:1;
    volatile unsigned int EN23:1;
    volatile unsigned int EN24:1;
    volatile unsigned int EN25:1;
    volatile unsigned int EN26:1;
    volatile unsigned int EN27:1;
    volatile unsigned int EN28:1;
    volatile unsigned int EN29:1;
    volatile unsigned int EN30:1;
    volatile unsigned int EN31:1;
} Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits;


typedef struct _Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits
{
    volatile unsigned int EN32:1;
    volatile unsigned int EN33:1;
    volatile unsigned int EN34:1;
    volatile unsigned int EN35:1;
    volatile unsigned int EN36:1;
    volatile unsigned int EN37:1;
    volatile unsigned int EN38:1;
    volatile unsigned int EN39:1;
    volatile unsigned int EN40:1;
    volatile unsigned int EN41:1;
    volatile unsigned int EN42:1;
    volatile unsigned int EN43:1;
    volatile unsigned int EN44:1;
    volatile unsigned int EN45:1;
    volatile unsigned int EN46:1;
    volatile unsigned int EN47:1;
    volatile unsigned int EN48:1;
    volatile unsigned int EN49:1;
    volatile unsigned int EN50:1;
    volatile unsigned int EN51:1;
    volatile unsigned int EN52:1;
    volatile unsigned int EN53:1;
    volatile unsigned int EN54:1;
    volatile unsigned int EN55:1;
    volatile unsigned int EN56:1;
    volatile unsigned int EN57:1;
    volatile unsigned int EN58:1;
    volatile unsigned int EN59:1;
    volatile unsigned int EN60:1;
    volatile unsigned int EN61:1;
    volatile unsigned int EN62:1;
    volatile unsigned int EN63:1;
} Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits;


typedef struct _Ifx_CPU_SWEVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_SWEVT_Bits;


typedef struct _Ifx_CPU_SYSCON_Bits
{
    volatile unsigned int FCDSF:1;
    volatile unsigned int PROTEN:1;
    volatile unsigned int TPROTEN:1;
    volatile unsigned int IS:1;
    volatile unsigned int TS:1;
    volatile unsigned int reserved_5:3;
    volatile unsigned int ESDIS:1;
    volatile unsigned int reserved_9:7;
    volatile unsigned int U1_IED:1;
    volatile unsigned int U1_IOS:1;
    volatile unsigned int reserved_18:6;
    volatile unsigned int BHALT:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_SYSCON_Bits;


typedef struct _Ifx_CPU_TASK_ASI_Bits
{
    volatile unsigned int ASI:5;
    volatile unsigned int reserved_5:27;
} Ifx_CPU_TASK_ASI_Bits;


typedef struct _Ifx_CPU_TPS_CON_Bits
{
    volatile unsigned int TEXP0:1;
    volatile unsigned int TEXP1:1;
    volatile unsigned int TEXP2:1;
    volatile unsigned int reserved_3:13;
    volatile unsigned int TTRAP:1;
    volatile unsigned int reserved_17:15;
} Ifx_CPU_TPS_CON_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits
{
    volatile unsigned int EXTIM_CLASS_EN:8;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits
{
    volatile unsigned int ENTRY_CVAL:12;
    volatile unsigned int reserved_12:20;
} Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits
{
    volatile unsigned int reserved_0:4;
    volatile unsigned int ENTRY_LVAL:8;
    volatile unsigned int reserved_12:20;
} Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits
{
    volatile unsigned int EXIT_CVAL:24;
    volatile unsigned int reserved_24:8;
} Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits
{
    volatile unsigned int reserved_0:4;
    volatile unsigned int EXIT_LVAL:20;
    volatile unsigned int reserved_24:8;
} Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_FCX_Bits
{
    volatile unsigned int EXIT_FCX:20;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_TPS_EXTIM_FCX_Bits;


typedef struct _Ifx_CPU_TPS_EXTIM_STAT_Bits
{
    volatile unsigned int EXIT_TIN:8;
    volatile unsigned int EXIT_CLASS:3;
    volatile unsigned int reserved_11:4;
    volatile unsigned int EXIT_AT:1;
    volatile unsigned int ENTRY_TIN:8;
    volatile unsigned int ENTRY_CLASS:3;
    volatile unsigned int reserved_27:4;
    volatile unsigned int ENTRY_AT:1;
} Ifx_CPU_TPS_EXTIM_STAT_Bits;


typedef struct _Ifx_CPU_TPS_TIMER_Bits
{
    volatile unsigned int TIMER:32;
} Ifx_CPU_TPS_TIMER_Bits;


typedef struct _Ifx_CPU_TRIG_ACC_Bits
{
    volatile unsigned int T0:1;
    volatile unsigned int T1:1;
    volatile unsigned int T2:1;
    volatile unsigned int T3:1;
    volatile unsigned int T4:1;
    volatile unsigned int T5:1;
    volatile unsigned int T6:1;
    volatile unsigned int T7:1;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_TRIG_ACC_Bits;


typedef struct _Ifx_CPU_TR_ADR_Bits
{
    volatile unsigned int ADDR:32;
} Ifx_CPU_TR_ADR_Bits;


typedef struct _Ifx_CPU_TR_EVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:4;
    volatile unsigned int TYP:1;
    volatile unsigned int RNG:1;
    volatile unsigned int reserved_14:1;
    volatile unsigned int ASI_EN:1;
    volatile unsigned int ASI:5;
    volatile unsigned int reserved_21:6;
    volatile unsigned int AST:1;
    volatile unsigned int ALD:1;
    volatile unsigned int reserved_29:3;
} Ifx_CPU_TR_EVT_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_A_Bits B;
} Ifx_CPU_A;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BIV_Bits B;
} Ifx_CPU_BIV;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BLK_OMASK_Bits B;
} Ifx_CPU_BLK_OMASK;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BLK_OTAR_Bits B;
} Ifx_CPU_BLK_OTAR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BLK_RABR_Bits B;
} Ifx_CPU_BLK_RABR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_BTV_Bits B;
} Ifx_CPU_BTV;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CCNT_Bits B;
} Ifx_CPU_CCNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CCTRL_Bits B;
} Ifx_CPU_CCTRL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_COMPAT_Bits B;
} Ifx_CPU_COMPAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CORE_ID_Bits B;
} Ifx_CPU_CORE_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CPR_L_Bits B;
} Ifx_CPU_CPR_L;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CPR_U_Bits B;
} Ifx_CPU_CPR_U;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CPU_ID_Bits B;
} Ifx_CPU_CPU_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CPXE_Bits B;
} Ifx_CPU_CPXE;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CREVT_Bits B;
} Ifx_CPU_CREVT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_CUS_ID_Bits B;
} Ifx_CPU_CUS_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_D_Bits B;
} Ifx_CPU_D;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DATR_Bits B;
} Ifx_CPU_DATR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DBGSR_Bits B;
} Ifx_CPU_DBGSR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DBGTCR_Bits B;
} Ifx_CPU_DBGTCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DCON0_Bits B;
} Ifx_CPU_DCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DCON2_Bits B;
} Ifx_CPU_DCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DCX_Bits B;
} Ifx_CPU_DCX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DEADD_Bits B;
} Ifx_CPU_DEADD;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DIEAR_Bits B;
} Ifx_CPU_DIEAR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DIETR_Bits B;
} Ifx_CPU_DIETR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNACCENA_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNACCENA_W;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNACCENB_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNACCENB_W;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNLA_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNLA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DLMU_SPROT_RGNUA_Bits B;
} Ifx_CPU_DLMU_SPROT_RGNUA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DMS_Bits B;
} Ifx_CPU_DMS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DPRE_Bits B;
} Ifx_CPU_DPRE;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DPR_L_Bits B;
} Ifx_CPU_DPR_L;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DPR_U_Bits B;
} Ifx_CPU_DPR_U;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DPWE_Bits B;
} Ifx_CPU_DPWE;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_DSTR_Bits B;
} Ifx_CPU_DSTR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_EXEVT_Bits B;
} Ifx_CPU_EXEVT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FCX_Bits B;
} Ifx_CPU_FCX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON0_Bits B;
} Ifx_CPU_FLASHCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON1_Bits B;
} Ifx_CPU_FLASHCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON2_Bits B;
} Ifx_CPU_FLASHCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON3_Bits B;
} Ifx_CPU_FLASHCON3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FLASHCON4_Bits B;
} Ifx_CPU_FLASHCON4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_CON_Bits B;
} Ifx_CPU_FPU_TRAP_CON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_OPC_Bits B;
} Ifx_CPU_FPU_TRAP_OPC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_PC_Bits B;
} Ifx_CPU_FPU_TRAP_PC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_SRC1_Bits B;
} Ifx_CPU_FPU_TRAP_SRC1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_SRC2_Bits B;
} Ifx_CPU_FPU_TRAP_SRC2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_FPU_TRAP_SRC3_Bits B;
} Ifx_CPU_FPU_TRAP_SRC3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_ICNT_Bits B;
} Ifx_CPU_ICNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_ICR_Bits B;
} Ifx_CPU_ICR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_ISP_Bits B;
} Ifx_CPU_ISP;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_KRST0_Bits B;
} Ifx_CPU_KRST0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_KRST1_Bits B;
} Ifx_CPU_KRST1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_KRSTCLR_Bits B;
} Ifx_CPU_KRSTCLR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_LCX_Bits B;
} Ifx_CPU_LCX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_LPB_SPROT_ACCENA_R_Bits B;
} Ifx_CPU_LPB_SPROT_ACCENA_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_LPB_SPROT_ACCENB_R_Bits B;
} Ifx_CPU_LPB_SPROT_ACCENB_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_M1CNT_Bits B;
} Ifx_CPU_M1CNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_M2CNT_Bits B;
} Ifx_CPU_M2CNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_M3CNT_Bits B;
} Ifx_CPU_M3CNT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_OSEL_Bits B;
} Ifx_CPU_OSEL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PC_Bits B;
} Ifx_CPU_PC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PCON0_Bits B;
} Ifx_CPU_PCON0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PCON1_Bits B;
} Ifx_CPU_PCON1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PCON2_Bits B;
} Ifx_CPU_PCON2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PCXI_Bits B;
} Ifx_CPU_PCXI;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PIEAR_Bits B;
} Ifx_CPU_PIEAR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PIETR_Bits B;
} Ifx_CPU_PIETR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PMA0_Bits B;
} Ifx_CPU_PMA0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PMA1_Bits B;
} Ifx_CPU_PMA1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PMA2_Bits B;
} Ifx_CPU_PMA2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PSTR_Bits B;
} Ifx_CPU_PSTR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_PSW_Bits B;
} Ifx_CPU_PSW;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_RGN_ACCENA_Bits B;
} Ifx_CPU_RGN_ACCENA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_RGN_ACCENB_Bits B;
} Ifx_CPU_RGN_ACCENB;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_RGN_LA_Bits B;
} Ifx_CPU_RGN_LA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_RGN_UA_Bits B;
} Ifx_CPU_RGN_UA;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SEGEN_Bits B;
} Ifx_CPU_SEGEN;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SFR_SPROT_ACCENA_W_Bits B;
} Ifx_CPU_SFR_SPROT_ACCENA_W;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SFR_SPROT_ACCENB_W_Bits B;
} Ifx_CPU_SFR_SPROT_ACCENB_W;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SMACON_Bits B;
} Ifx_CPU_SMACON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits B;
} Ifx_CPU_SPR_SPROT_RGNACCENA_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits B;
} Ifx_CPU_SPR_SPROT_RGNACCENB_R;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SWEVT_Bits B;
} Ifx_CPU_SWEVT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_SYSCON_Bits B;
} Ifx_CPU_SYSCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TASK_ASI_Bits B;
} Ifx_CPU_TASK_ASI;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_CON_Bits B;
} Ifx_CPU_TPS_CON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits B;
} Ifx_CPU_TPS_EXTIM_CLASS_EN;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits B;
} Ifx_CPU_TPS_EXTIM_ENTRY_CVAL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits B;
} Ifx_CPU_TPS_EXTIM_ENTRY_LVAL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits B;
} Ifx_CPU_TPS_EXTIM_EXIT_CVAL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits B;
} Ifx_CPU_TPS_EXTIM_EXIT_LVAL;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_FCX_Bits B;
} Ifx_CPU_TPS_EXTIM_FCX;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_EXTIM_STAT_Bits B;
} Ifx_CPU_TPS_EXTIM_STAT;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TPS_TIMER_Bits B;
} Ifx_CPU_TPS_TIMER;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TRIG_ACC_Bits B;
} Ifx_CPU_TRIG_ACC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TR_ADR_Bits B;
} Ifx_CPU_TR_ADR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_CPU_TR_EVT_Bits B;
} Ifx_CPU_TR_EVT;
# 2141 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_RGN
{
       Ifx_CPU_RGN_LA LA;
       Ifx_CPU_RGN_UA UA;
       Ifx_CPU_RGN_ACCENA ACCENA;
       Ifx_CPU_RGN_ACCENB ACCENB;
} Ifx_CPU_RGN;
# 2162 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_BLK
{
       Ifx_CPU_BLK_RABR RABR;
       Ifx_CPU_BLK_OTAR OTAR;
       Ifx_CPU_BLK_OMASK OMASK;
} Ifx_CPU_BLK;
# 2182 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_FPU_TRAP
{
       Ifx_CPU_FPU_TRAP_CON CON;
       Ifx_CPU_FPU_TRAP_PC PC;
       Ifx_CPU_FPU_TRAP_OPC OPC;
       Ifx_UReg_8Bit reserved_C[4];
       Ifx_CPU_FPU_TRAP_SRC1 SRC1;
       Ifx_CPU_FPU_TRAP_SRC2 SRC2;
       Ifx_CPU_FPU_TRAP_SRC3 SRC3;
} Ifx_CPU_FPU_TRAP;
# 2206 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_DPR
{
       Ifx_CPU_DPR_L L;
       Ifx_CPU_DPR_U U;
} Ifx_CPU_DPR;
# 2225 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_CPR
{
       Ifx_CPU_CPR_L L;
       Ifx_CPU_CPR_U U;
} Ifx_CPU_CPR;
# 2244 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_TPS
{
       Ifx_CPU_TPS_CON CON;
       Ifx_CPU_TPS_TIMER TIMER[3];
} Ifx_CPU_TPS;
# 2263 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_TPS_EXTIM
{
       Ifx_CPU_TPS_EXTIM_ENTRY_LVAL ENTRY_LVAL;
       Ifx_CPU_TPS_EXTIM_ENTRY_CVAL ENTRY_CVAL;
       Ifx_CPU_TPS_EXTIM_EXIT_LVAL EXIT_LVAL;
       Ifx_CPU_TPS_EXTIM_EXIT_CVAL EXIT_CVAL;
       Ifx_CPU_TPS_EXTIM_CLASS_EN CLASS_EN;
       Ifx_CPU_TPS_EXTIM_STAT STAT;
       Ifx_CPU_TPS_EXTIM_FCX FCX;
} Ifx_CPU_TPS_EXTIM;
# 2287 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU_TR
{
       Ifx_CPU_TR_EVT EVT;
       Ifx_CPU_TR_ADR ADR;
} Ifx_CPU_TR;
# 2306 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_regdef.h"
typedef volatile struct _Ifx_CPU
{
       Ifx_UReg_8Bit reserved_0[4352];
       Ifx_CPU_FLASHCON0 FLASHCON0;
       Ifx_CPU_FLASHCON1 FLASHCON1;
       Ifx_CPU_FLASHCON2 FLASHCON2;
       Ifx_CPU_FLASHCON3 FLASHCON3;
       Ifx_CPU_FLASHCON4 FLASHCON4;
       Ifx_UReg_8Bit reserved_1114[48876];
       Ifx_CPU_KRST0 KRST0;
       Ifx_CPU_KRST1 KRST1;
       Ifx_CPU_KRSTCLR KRSTCLR;
       Ifx_UReg_8Bit reserved_D00C[4084];
       Ifx_CPU_RGN RGN[8];
       Ifx_UReg_8Bit reserved_E080[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R0;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R0;
       Ifx_UReg_8Bit reserved_E090[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R1;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R1;
       Ifx_UReg_8Bit reserved_E0A0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R2;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R2;
       Ifx_UReg_8Bit reserved_E0B0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R3;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R3;
       Ifx_UReg_8Bit reserved_E0C0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R4;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R4;
       Ifx_UReg_8Bit reserved_E0D0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R5;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R5;
       Ifx_UReg_8Bit reserved_E0E0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R6;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R6;
       Ifx_UReg_8Bit reserved_E0F0[8];
       Ifx_CPU_SPR_SPROT_RGNACCENA_R SPR_SPROT_RGNACCENA_R7;
       Ifx_CPU_SPR_SPROT_RGNACCENB_R SPR_SPROT_RGNACCENB_R7;
       Ifx_CPU_SFR_SPROT_ACCENA_W SFR_SPROT_ACCENA_W;
       Ifx_CPU_SFR_SPROT_ACCENB_W SFR_SPROT_ACCENB_W;
       Ifx_UReg_8Bit reserved_E108[8];
       Ifx_CPU_LPB_SPROT_ACCENA_R LPB_SPROT_ACCENA_R;
       Ifx_CPU_LPB_SPROT_ACCENB_R LPB_SPROT_ACCENB_R;
       Ifx_UReg_8Bit reserved_E118[232];
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA0;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA0;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W0;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W0;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA1;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA1;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W1;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W1;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA2;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA2;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W2;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W2;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA3;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA3;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W3;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W3;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA4;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA4;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W4;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W4;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA5;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA5;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W5;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W5;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA6;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA6;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W6;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W6;
       Ifx_CPU_DLMU_SPROT_RGNLA DLMU_SPROT_RGNLA7;
       Ifx_CPU_DLMU_SPROT_RGNUA DLMU_SPROT_RGNUA7;
       Ifx_CPU_DLMU_SPROT_RGNACCENA_W DLMU_SPROT_RGNACCENA_W7;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_W DLMU_SPROT_RGNACCENB_W7;
       Ifx_UReg_8Bit reserved_E280[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R0;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R0;
       Ifx_UReg_8Bit reserved_E290[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R1;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R1;
       Ifx_UReg_8Bit reserved_E2A0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R2;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R2;
       Ifx_UReg_8Bit reserved_E2B0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R3;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R3;
       Ifx_UReg_8Bit reserved_E2C0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R4;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R4;
       Ifx_UReg_8Bit reserved_E2D0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R5;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R5;
       Ifx_UReg_8Bit reserved_E2E0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R6;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R6;
       Ifx_UReg_8Bit reserved_E2F0[8];
       Ifx_CPU_DLMU_SPROT_RGNACCENA_R DLMU_SPROT_RGNACCENA_R7;
       Ifx_CPU_DLMU_SPROT_RGNACCENB_R DLMU_SPROT_RGNACCENB_R7;
       Ifx_UReg_8Bit reserved_E300[6144];
       Ifx_CPU_OSEL OSEL;
       Ifx_UReg_8Bit reserved_FB04[12];
       Ifx_CPU_BLK BLK[32];
       Ifx_UReg_8Bit reserved_FC90[5024];
       Ifx_CPU_SEGEN SEGEN;
       Ifx_UReg_8Bit reserved_11034[28624];
       Ifx_CPU_TASK_ASI TASK_ASI;
       Ifx_UReg_8Bit reserved_18008[248];
       Ifx_CPU_PMA0 PMA0;
       Ifx_CPU_PMA1 PMA1;
       Ifx_CPU_PMA2 PMA2;
       Ifx_UReg_8Bit reserved_1810C[3828];
       Ifx_CPU_DCON2 DCON2;
       Ifx_UReg_8Bit reserved_19004[8];
       Ifx_CPU_SMACON SMACON;
       Ifx_CPU_DSTR DSTR;
       Ifx_UReg_8Bit reserved_19014[4];
       Ifx_CPU_DATR DATR;
       Ifx_CPU_DEADD DEADD;
       Ifx_CPU_DIEAR DIEAR;
       Ifx_CPU_DIETR DIETR;
       Ifx_UReg_8Bit reserved_19028[24];
       Ifx_CPU_DCON0 DCON0;
       Ifx_UReg_8Bit reserved_19044[444];
       Ifx_CPU_PSTR PSTR;
       Ifx_CPU_PCON1 PCON1;
       Ifx_CPU_PCON2 PCON2;
       Ifx_CPU_PCON0 PCON0;
       Ifx_CPU_PIEAR PIEAR;
       Ifx_CPU_PIETR PIETR;
       Ifx_UReg_8Bit reserved_19218[488];
       Ifx_CPU_COMPAT COMPAT;
       Ifx_UReg_8Bit reserved_19404[3068];
       Ifx_CPU_FPU_TRAP FPU_TRAP;
       Ifx_UReg_8Bit reserved_1A01C[8164];
       Ifx_CPU_DPR DPR[18];
       Ifx_UReg_8Bit reserved_1C090[3952];
       Ifx_CPU_CPR CPR[10];
       Ifx_UReg_8Bit reserved_1D050[4016];
       Ifx_CPU_CPXE CPXE_0;
       Ifx_CPU_CPXE CPXE_1;
       Ifx_CPU_CPXE CPXE_2;
       Ifx_CPU_CPXE CPXE_3;
       Ifx_CPU_DPRE DPRE_0;
       Ifx_CPU_DPRE DPRE_1;
       Ifx_CPU_DPRE DPRE_2;
       Ifx_CPU_DPRE DPRE_3;
       Ifx_CPU_DPWE DPWE_0;
       Ifx_CPU_DPWE DPWE_1;
       Ifx_CPU_DPWE DPWE_2;
       Ifx_CPU_DPWE DPWE_3;
       Ifx_UReg_8Bit reserved_1E030[16];
       Ifx_CPU_CPXE CPXE_4;
       Ifx_CPU_CPXE CPXE_5;
       Ifx_UReg_8Bit reserved_1E048[8];
       Ifx_CPU_DPRE DPRE_4;
       Ifx_CPU_DPRE DPRE_5;
       Ifx_UReg_8Bit reserved_1E058[8];
       Ifx_CPU_DPWE DPWE_4;
       Ifx_CPU_DPWE DPWE_5;
       Ifx_UReg_8Bit reserved_1E068[920];
       Ifx_CPU_TPS TPS;
       Ifx_UReg_8Bit reserved_1E410[48];
       Ifx_CPU_TPS_EXTIM TPS_EXTIM;
       Ifx_UReg_8Bit reserved_1E45C[2980];
       Ifx_CPU_TR TR[8];
       Ifx_UReg_8Bit reserved_1F040[3008];
       Ifx_CPU_CCTRL CCTRL;
       Ifx_CPU_CCNT CCNT;
       Ifx_CPU_ICNT ICNT;
       Ifx_CPU_M1CNT M1CNT;
       Ifx_CPU_M2CNT M2CNT;
       Ifx_CPU_M3CNT M3CNT;
       Ifx_UReg_8Bit reserved_1FC18[232];
       Ifx_CPU_DBGSR DBGSR;
       Ifx_UReg_8Bit reserved_1FD04[4];
       Ifx_CPU_EXEVT EXEVT;
       Ifx_CPU_CREVT CREVT;
       Ifx_CPU_SWEVT SWEVT;
       Ifx_UReg_8Bit reserved_1FD14[28];
       Ifx_CPU_TRIG_ACC TRIG_ACC;
       Ifx_UReg_8Bit reserved_1FD34[12];
       Ifx_CPU_DMS DMS;
       Ifx_CPU_DCX DCX;
       Ifx_CPU_DBGTCR DBGTCR;
       Ifx_UReg_8Bit reserved_1FD4C[180];
       Ifx_CPU_PCXI PCXI;
       Ifx_CPU_PSW PSW;
       Ifx_CPU_PC PC;
       Ifx_UReg_8Bit reserved_1FE0C[8];
       Ifx_CPU_SYSCON SYSCON;
       Ifx_CPU_CPU_ID CPU_ID;
       Ifx_CPU_CORE_ID CORE_ID;
       Ifx_CPU_BIV BIV;
       Ifx_CPU_BTV BTV;
       Ifx_CPU_ISP ISP;
       Ifx_CPU_ICR ICR;
       Ifx_UReg_8Bit reserved_1FE30[8];
       Ifx_CPU_FCX FCX;
       Ifx_CPU_LCX LCX;
       Ifx_UReg_8Bit reserved_1FE40[16];
       Ifx_CPU_CUS_ID CUS_ID;
       Ifx_UReg_8Bit reserved_1FE54[172];
       Ifx_CPU_D D[16];
       Ifx_UReg_8Bit reserved_1FF40[64];
       Ifx_CPU_A A[16];
       Ifx_UReg_8Bit reserved_1FFC0[64];
} Ifx_CPU;
# 60 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_reg.h" 2
# 70 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_reg.h"
#define MODULE_CPU0 ((*(Ifx_CPU*)0xF8800000u))
#define MODULE_CPU1 ((*(Ifx_CPU*)0xF8820000u))



#define CPU_SEGEN 0x1030


#define CPU_TASK_ASI 0x8004


#define CPU_PMA0 0x8100


#define CPU_PMA1 0x8104


#define CPU_PMA2 0x8108


#define CPU_DCON2 0x9000


#define CPU_SMACON 0x900C


#define CPU_DSTR 0x9010


#define CPU_DATR 0x9018


#define CPU_DEADD 0x901C


#define CPU_DIEAR 0x9020


#define CPU_DIETR 0x9024


#define CPU_DCON0 0x9040


#define CPU_PSTR 0x9200


#define CPU_PCON1 0x9204


#define CPU_PCON2 0x9208


#define CPU_PCON0 0x920C


#define CPU_PIEAR 0x9210


#define CPU_PIETR 0x9214


#define CPU_COMPAT 0x9400


#define CPU_FPU_TRAP_CON 0xA000


#define CPU_FPU_TRAP_PC 0xA004


#define CPU_FPU_TRAP_OPC 0xA008


#define CPU_FPU_TRAP_SRC1 0xA010


#define CPU_FPU_TRAP_SRC2 0xA014


#define CPU_FPU_TRAP_SRC3 0xA018


#define CPU_DPR0_L 0xC000


#define CPU_DPR0_U 0xC004


#define CPU_DPR1_L 0xC008


#define CPU_DPR1_U 0xC00C


#define CPU_DPR2_L 0xC010


#define CPU_DPR2_U 0xC014


#define CPU_DPR3_L 0xC018


#define CPU_DPR3_U 0xC01C


#define CPU_DPR4_L 0xC020


#define CPU_DPR4_U 0xC024


#define CPU_DPR5_L 0xC028


#define CPU_DPR5_U 0xC02C


#define CPU_DPR6_L 0xC030


#define CPU_DPR6_U 0xC034


#define CPU_DPR7_L 0xC038


#define CPU_DPR7_U 0xC03C


#define CPU_DPR8_L 0xC040


#define CPU_DPR8_U 0xC044


#define CPU_DPR9_L 0xC048


#define CPU_DPR9_U 0xC04C


#define CPU_DPR10_L 0xC050


#define CPU_DPR10_U 0xC054


#define CPU_DPR11_L 0xC058


#define CPU_DPR11_U 0xC05C


#define CPU_DPR12_L 0xC060


#define CPU_DPR12_U 0xC064


#define CPU_DPR13_L 0xC068


#define CPU_DPR13_U 0xC06C


#define CPU_DPR14_L 0xC070


#define CPU_DPR14_U 0xC074


#define CPU_DPR15_L 0xC078


#define CPU_DPR15_U 0xC07C


#define CPU_DPR16_L 0xC080


#define CPU_DPR16_U 0xC084


#define CPU_DPR17_L 0xC088


#define CPU_DPR17_U 0xC08C


#define CPU_CPR0_L 0xD000


#define CPU_CPR0_U 0xD004


#define CPU_CPR1_L 0xD008


#define CPU_CPR1_U 0xD00C


#define CPU_CPR2_L 0xD010


#define CPU_CPR2_U 0xD014


#define CPU_CPR3_L 0xD018


#define CPU_CPR3_U 0xD01C


#define CPU_CPR4_L 0xD020


#define CPU_CPR4_U 0xD024


#define CPU_CPR5_L 0xD028


#define CPU_CPR5_U 0xD02C


#define CPU_CPR6_L 0xD030


#define CPU_CPR6_U 0xD034


#define CPU_CPR7_L 0xD038


#define CPU_CPR7_U 0xD03C


#define CPU_CPR8_L 0xD040


#define CPU_CPR8_U 0xD044


#define CPU_CPR9_L 0xD048


#define CPU_CPR9_U 0xD04C


#define CPU_CPXE_0 0xE000


#define CPU_CPXE_1 0xE004


#define CPU_CPXE_2 0xE008


#define CPU_CPXE_3 0xE00C


#define CPU_DPRE_0 0xE010


#define CPU_DPRE_1 0xE014


#define CPU_DPRE_2 0xE018


#define CPU_DPRE_3 0xE01C


#define CPU_DPWE_0 0xE020


#define CPU_DPWE_1 0xE024


#define CPU_DPWE_2 0xE028


#define CPU_DPWE_3 0xE02C


#define CPU_CPXE_4 0xE040


#define CPU_CPXE_5 0xE044


#define CPU_DPRE_4 0xE050


#define CPU_DPRE_5 0xE054


#define CPU_DPWE_4 0xE060


#define CPU_DPWE_5 0xE064


#define CPU_TPS_CON 0xE400


#define CPU_TPS_TIMER0 0xE404


#define CPU_TPS_TIMER1 0xE408


#define CPU_TPS_TIMER2 0xE40C


#define CPU_TPS_EXTIM_ENTRY_LVAL 0xE440


#define CPU_TPS_EXTIM_ENTRY_CVAL 0xE444


#define CPU_TPS_EXTIM_EXIT_LVAL 0xE448


#define CPU_TPS_EXTIM_EXIT_CVAL 0xE44C


#define CPU_TPS_EXTIM_CLASS_EN 0xE450


#define CPU_TPS_EXTIM_STAT 0xE454


#define CPU_TPS_EXTIM_FCX 0xE458


#define CPU_TR0_EVT 0xF000



#define CPU_TR0EVT (CPU_TR0_EVT)


#define CPU_TR0_ADR 0xF004



#define CPU_TR0ADR (CPU_TR0_ADR)


#define CPU_TR1_EVT 0xF008



#define CPU_TR1EVT (CPU_TR1_EVT)


#define CPU_TR1_ADR 0xF00C



#define CPU_TR1ADR (CPU_TR1_ADR)


#define CPU_TR2_EVT 0xF010



#define CPU_TR2EVT (CPU_TR2_EVT)


#define CPU_TR2_ADR 0xF014



#define CPU_TR2ADR (CPU_TR2_ADR)


#define CPU_TR3_EVT 0xF018



#define CPU_TR3EVT (CPU_TR3_EVT)


#define CPU_TR3_ADR 0xF01C



#define CPU_TR3ADR (CPU_TR3_ADR)


#define CPU_TR4_EVT 0xF020



#define CPU_TR4EVT (CPU_TR4_EVT)


#define CPU_TR4_ADR 0xF024



#define CPU_TR4ADR (CPU_TR4_ADR)


#define CPU_TR5_EVT 0xF028



#define CPU_TR5EVT (CPU_TR5_EVT)


#define CPU_TR5_ADR 0xF02C



#define CPU_TR5ADR (CPU_TR5_ADR)


#define CPU_TR6_EVT 0xF030



#define CPU_TR6EVT (CPU_TR6_EVT)


#define CPU_TR6_ADR 0xF034



#define CPU_TR6ADR (CPU_TR6_ADR)


#define CPU_TR7_EVT 0xF038



#define CPU_TR7EVT (CPU_TR7_EVT)


#define CPU_TR7_ADR 0xF03C



#define CPU_TR7ADR (CPU_TR7_ADR)


#define CPU_CCTRL 0xFC00


#define CPU_CCNT 0xFC04


#define CPU_ICNT 0xFC08


#define CPU_M1CNT 0xFC0C


#define CPU_M2CNT 0xFC10


#define CPU_M3CNT 0xFC14


#define CPU_DBGSR 0xFD00


#define CPU_EXEVT 0xFD08


#define CPU_CREVT 0xFD0C


#define CPU_SWEVT 0xFD10


#define CPU_TRIG_ACC 0xFD30


#define CPU_DMS 0xFD40


#define CPU_DCX 0xFD44


#define CPU_DBGTCR 0xFD48


#define CPU_PCXI 0xFE00


#define CPU_PSW 0xFE04


#define CPU_PC 0xFE08


#define CPU_SYSCON 0xFE14


#define CPU_CPU_ID 0xFE18


#define CPU_CORE_ID 0xFE1C


#define CPU_BIV 0xFE20


#define CPU_BTV 0xFE24


#define CPU_ISP 0xFE28


#define CPU_ICR 0xFE2C


#define CPU_FCX 0xFE38


#define CPU_LCX 0xFE3C


#define CPU_CUS_ID 0xFE50


#define CPU_D0 0xFF00


#define CPU_D1 0xFF04


#define CPU_D2 0xFF08


#define CPU_D3 0xFF0C


#define CPU_D4 0xFF10


#define CPU_D5 0xFF14


#define CPU_D6 0xFF18


#define CPU_D7 0xFF1C


#define CPU_D8 0xFF20


#define CPU_D9 0xFF24


#define CPU_D10 0xFF28


#define CPU_D11 0xFF2C


#define CPU_D12 0xFF30


#define CPU_D13 0xFF34


#define CPU_D14 0xFF38


#define CPU_D15 0xFF3C


#define CPU_A0 0xFF80


#define CPU_A1 0xFF84


#define CPU_A2 0xFF88


#define CPU_A3 0xFF8C


#define CPU_A4 0xFF90


#define CPU_A5 0xFF94


#define CPU_A6 0xFF98


#define CPU_A7 0xFF9C


#define CPU_A8 0xFFA0


#define CPU_A9 0xFFA4


#define CPU_A10 0xFFA8


#define CPU_A11 0xFFAC


#define CPU_A12 0xFFB0


#define CPU_A13 0xFFB4


#define CPU_A14 0xFFB8


#define CPU_A15 0xFFBC







#define CPU0_FLASHCON0 (*(volatile Ifx_CPU_FLASHCON0*)0xF8801100u)


#define CPU0_FLASHCON1 (*(volatile Ifx_CPU_FLASHCON1*)0xF8801104u)


#define CPU0_FLASHCON2 (*(volatile Ifx_CPU_FLASHCON2*)0xF8801108u)


#define CPU0_FLASHCON3 (*(volatile Ifx_CPU_FLASHCON3*)0xF880110Cu)


#define CPU0_FLASHCON4 (*(volatile Ifx_CPU_FLASHCON4*)0xF8801110u)


#define CPU0_KRST0 (*(volatile Ifx_CPU_KRST0*)0xF880D000u)


#define CPU0_KRST1 (*(volatile Ifx_CPU_KRST1*)0xF880D004u)


#define CPU0_KRSTCLR (*(volatile Ifx_CPU_KRSTCLR*)0xF880D008u)


#define CPU0_RGN0_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E000u)



#define CPU0_SPR_SPROT_RGNLA0 (CPU0_RGN0_LA)


#define CPU0_RGN0_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E004u)



#define CPU0_SPR_SPROT_RGNUA0 (CPU0_RGN0_UA)


#define CPU0_RGN0_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E008u)



#define CPU0_SPR_SPROT_RGNACCENA0_W (CPU0_RGN0_ACCENA)


#define CPU0_RGN0_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E00Cu)



#define CPU0_SPR_SPROT_RGNACCENB0_W (CPU0_RGN0_ACCENB)


#define CPU0_RGN1_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E010u)



#define CPU0_SPR_SPROT_RGNLA1 (CPU0_RGN1_LA)


#define CPU0_RGN1_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E014u)



#define CPU0_SPR_SPROT_RGNUA1 (CPU0_RGN1_UA)


#define CPU0_RGN1_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E018u)



#define CPU0_SPR_SPROT_RGNACCENA1_W (CPU0_RGN1_ACCENA)


#define CPU0_RGN1_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E01Cu)



#define CPU0_SPR_SPROT_RGNACCENB1_W (CPU0_RGN1_ACCENB)


#define CPU0_RGN2_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E020u)



#define CPU0_SPR_SPROT_RGNLA2 (CPU0_RGN2_LA)


#define CPU0_RGN2_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E024u)



#define CPU0_SPR_SPROT_RGNUA2 (CPU0_RGN2_UA)


#define CPU0_RGN2_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E028u)



#define CPU0_SPR_SPROT_RGNACCENA2_W (CPU0_RGN2_ACCENA)


#define CPU0_RGN2_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E02Cu)



#define CPU0_SPR_SPROT_RGNACCENB2_W (CPU0_RGN2_ACCENB)


#define CPU0_RGN3_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E030u)



#define CPU0_SPR_SPROT_RGNLA3 (CPU0_RGN3_LA)


#define CPU0_RGN3_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E034u)



#define CPU0_SPR_SPROT_RGNUA3 (CPU0_RGN3_UA)


#define CPU0_RGN3_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E038u)



#define CPU0_SPR_SPROT_RGNACCENA3_W (CPU0_RGN3_ACCENA)


#define CPU0_RGN3_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E03Cu)



#define CPU0_SPR_SPROT_RGNACCENB3_W (CPU0_RGN3_ACCENB)


#define CPU0_RGN4_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E040u)



#define CPU0_SPR_SPROT_RGNLA4 (CPU0_RGN4_LA)


#define CPU0_RGN4_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E044u)



#define CPU0_SPR_SPROT_RGNUA4 (CPU0_RGN4_UA)


#define CPU0_RGN4_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E048u)



#define CPU0_SPR_SPROT_RGNACCENA4_W (CPU0_RGN4_ACCENA)


#define CPU0_RGN4_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E04Cu)



#define CPU0_SPR_SPROT_RGNACCENB4_W (CPU0_RGN4_ACCENB)


#define CPU0_RGN5_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E050u)



#define CPU0_SPR_SPROT_RGNLA5 (CPU0_RGN5_LA)


#define CPU0_RGN5_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E054u)



#define CPU0_SPR_SPROT_RGNUA5 (CPU0_RGN5_UA)


#define CPU0_RGN5_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E058u)



#define CPU0_SPR_SPROT_RGNACCENA5_W (CPU0_RGN5_ACCENA)


#define CPU0_RGN5_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E05Cu)



#define CPU0_SPR_SPROT_RGNACCENB5_W (CPU0_RGN5_ACCENB)


#define CPU0_RGN6_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E060u)



#define CPU0_SPR_SPROT_RGNLA6 (CPU0_RGN6_LA)


#define CPU0_RGN6_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E064u)



#define CPU0_SPR_SPROT_RGNUA6 (CPU0_RGN6_UA)


#define CPU0_RGN6_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E068u)



#define CPU0_SPR_SPROT_RGNACCENA6_W (CPU0_RGN6_ACCENA)


#define CPU0_RGN6_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E06Cu)



#define CPU0_SPR_SPROT_RGNACCENB6_W (CPU0_RGN6_ACCENB)


#define CPU0_RGN7_LA (*(volatile Ifx_CPU_RGN_LA*)0xF880E070u)



#define CPU0_SPR_SPROT_RGNLA7 (CPU0_RGN7_LA)


#define CPU0_RGN7_UA (*(volatile Ifx_CPU_RGN_UA*)0xF880E074u)



#define CPU0_SPR_SPROT_RGNUA7 (CPU0_RGN7_UA)


#define CPU0_RGN7_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E078u)



#define CPU0_SPR_SPROT_RGNACCENA7_W (CPU0_RGN7_ACCENA)


#define CPU0_RGN7_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E07Cu)



#define CPU0_SPR_SPROT_RGNACCENB7_W (CPU0_RGN7_ACCENB)


#define CPU0_SPR_SPROT_RGNACCENA_R0 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E088u)



#define CPU0_SPR_SPROT_RGNACCENA0_R (CPU0_SPR_SPROT_RGNACCENA_R0)


#define CPU0_SPR_SPROT_RGNACCENB_R0 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E08Cu)



#define CPU0_SPR_SPROT_RGNACCENB0_R (CPU0_SPR_SPROT_RGNACCENB_R0)


#define CPU0_SPR_SPROT_RGNACCENA_R1 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E098u)



#define CPU0_SPR_SPROT_RGNACCENA1_R (CPU0_SPR_SPROT_RGNACCENA_R1)


#define CPU0_SPR_SPROT_RGNACCENB_R1 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E09Cu)



#define CPU0_SPR_SPROT_RGNACCENB1_R (CPU0_SPR_SPROT_RGNACCENB_R1)


#define CPU0_SPR_SPROT_RGNACCENA_R2 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0A8u)



#define CPU0_SPR_SPROT_RGNACCENA2_R (CPU0_SPR_SPROT_RGNACCENA_R2)


#define CPU0_SPR_SPROT_RGNACCENB_R2 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0ACu)



#define CPU0_SPR_SPROT_RGNACCENB2_R (CPU0_SPR_SPROT_RGNACCENB_R2)


#define CPU0_SPR_SPROT_RGNACCENA_R3 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0B8u)



#define CPU0_SPR_SPROT_RGNACCENA3_R (CPU0_SPR_SPROT_RGNACCENA_R3)


#define CPU0_SPR_SPROT_RGNACCENB_R3 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0BCu)



#define CPU0_SPR_SPROT_RGNACCENB3_R (CPU0_SPR_SPROT_RGNACCENB_R3)


#define CPU0_SPR_SPROT_RGNACCENA_R4 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0C8u)



#define CPU0_SPR_SPROT_RGNACCENA4_R (CPU0_SPR_SPROT_RGNACCENA_R4)


#define CPU0_SPR_SPROT_RGNACCENB_R4 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0CCu)



#define CPU0_SPR_SPROT_RGNACCENB4_R (CPU0_SPR_SPROT_RGNACCENB_R4)


#define CPU0_SPR_SPROT_RGNACCENA_R5 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0D8u)



#define CPU0_SPR_SPROT_RGNACCENA5_R (CPU0_SPR_SPROT_RGNACCENA_R5)


#define CPU0_SPR_SPROT_RGNACCENB_R5 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0DCu)



#define CPU0_SPR_SPROT_RGNACCENB5_R (CPU0_SPR_SPROT_RGNACCENB_R5)


#define CPU0_SPR_SPROT_RGNACCENA_R6 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0E8u)



#define CPU0_SPR_SPROT_RGNACCENA6_R (CPU0_SPR_SPROT_RGNACCENA_R6)


#define CPU0_SPR_SPROT_RGNACCENB_R6 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0ECu)



#define CPU0_SPR_SPROT_RGNACCENB6_R (CPU0_SPR_SPROT_RGNACCENB_R6)


#define CPU0_SPR_SPROT_RGNACCENA_R7 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0F8u)



#define CPU0_SPR_SPROT_RGNACCENA7_R (CPU0_SPR_SPROT_RGNACCENA_R7)


#define CPU0_SPR_SPROT_RGNACCENB_R7 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0FCu)



#define CPU0_SPR_SPROT_RGNACCENB7_R (CPU0_SPR_SPROT_RGNACCENB_R7)


#define CPU0_SFR_SPROT_ACCENA_W (*(volatile Ifx_CPU_SFR_SPROT_ACCENA_W*)0xF880E100u)


#define CPU0_SFR_SPROT_ACCENB_W (*(volatile Ifx_CPU_SFR_SPROT_ACCENB_W*)0xF880E104u)


#define CPU0_LPB_SPROT_ACCENA_R (*(volatile Ifx_CPU_LPB_SPROT_ACCENA_R*)0xF880E110u)


#define CPU0_LPB_SPROT_ACCENB_R (*(volatile Ifx_CPU_LPB_SPROT_ACCENB_R*)0xF880E114u)


#define CPU0_DLMU_SPROT_RGNLA0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E200u)


#define CPU0_DLMU_SPROT_RGNUA0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E204u)


#define CPU0_DLMU_SPROT_RGNACCENA_W0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E208u)



#define CPU0_DLMU_SPROT_RGNACCENA0_W (CPU0_DLMU_SPROT_RGNACCENA_W0)


#define CPU0_DLMU_SPROT_RGNACCENB_W0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E20Cu)



#define CPU0_DLMU_SPROT_RGNACCENB0_W (CPU0_DLMU_SPROT_RGNACCENB_W0)


#define CPU0_DLMU_SPROT_RGNLA1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E210u)


#define CPU0_DLMU_SPROT_RGNUA1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E214u)


#define CPU0_DLMU_SPROT_RGNACCENA_W1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E218u)



#define CPU0_DLMU_SPROT_RGNACCENA1_W (CPU0_DLMU_SPROT_RGNACCENA_W1)


#define CPU0_DLMU_SPROT_RGNACCENB_W1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E21Cu)



#define CPU0_DLMU_SPROT_RGNACCENB1_W (CPU0_DLMU_SPROT_RGNACCENB_W1)


#define CPU0_DLMU_SPROT_RGNLA2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E220u)


#define CPU0_DLMU_SPROT_RGNUA2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E224u)


#define CPU0_DLMU_SPROT_RGNACCENA_W2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E228u)



#define CPU0_DLMU_SPROT_RGNACCENA2_W (CPU0_DLMU_SPROT_RGNACCENA_W2)


#define CPU0_DLMU_SPROT_RGNACCENB_W2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E22Cu)



#define CPU0_DLMU_SPROT_RGNACCENB2_W (CPU0_DLMU_SPROT_RGNACCENB_W2)


#define CPU0_DLMU_SPROT_RGNLA3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E230u)


#define CPU0_DLMU_SPROT_RGNUA3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E234u)


#define CPU0_DLMU_SPROT_RGNACCENA_W3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E238u)



#define CPU0_DLMU_SPROT_RGNACCENA3_W (CPU0_DLMU_SPROT_RGNACCENA_W3)


#define CPU0_DLMU_SPROT_RGNACCENB_W3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E23Cu)



#define CPU0_DLMU_SPROT_RGNACCENB3_W (CPU0_DLMU_SPROT_RGNACCENB_W3)


#define CPU0_DLMU_SPROT_RGNLA4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E240u)


#define CPU0_DLMU_SPROT_RGNUA4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E244u)


#define CPU0_DLMU_SPROT_RGNACCENA_W4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E248u)



#define CPU0_DLMU_SPROT_RGNACCENA4_W (CPU0_DLMU_SPROT_RGNACCENA_W4)


#define CPU0_DLMU_SPROT_RGNACCENB_W4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E24Cu)



#define CPU0_DLMU_SPROT_RGNACCENB4_W (CPU0_DLMU_SPROT_RGNACCENB_W4)


#define CPU0_DLMU_SPROT_RGNLA5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E250u)


#define CPU0_DLMU_SPROT_RGNUA5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E254u)


#define CPU0_DLMU_SPROT_RGNACCENA_W5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E258u)



#define CPU0_DLMU_SPROT_RGNACCENA5_W (CPU0_DLMU_SPROT_RGNACCENA_W5)


#define CPU0_DLMU_SPROT_RGNACCENB_W5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E25Cu)



#define CPU0_DLMU_SPROT_RGNACCENB5_W (CPU0_DLMU_SPROT_RGNACCENB_W5)


#define CPU0_DLMU_SPROT_RGNLA6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E260u)


#define CPU0_DLMU_SPROT_RGNUA6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E264u)


#define CPU0_DLMU_SPROT_RGNACCENA_W6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E268u)



#define CPU0_DLMU_SPROT_RGNACCENA6_W (CPU0_DLMU_SPROT_RGNACCENA_W6)


#define CPU0_DLMU_SPROT_RGNACCENB_W6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E26Cu)



#define CPU0_DLMU_SPROT_RGNACCENB6_W (CPU0_DLMU_SPROT_RGNACCENB_W6)


#define CPU0_DLMU_SPROT_RGNLA7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E270u)


#define CPU0_DLMU_SPROT_RGNUA7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E274u)


#define CPU0_DLMU_SPROT_RGNACCENA_W7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E278u)



#define CPU0_DLMU_SPROT_RGNACCENA7_W (CPU0_DLMU_SPROT_RGNACCENA_W7)


#define CPU0_DLMU_SPROT_RGNACCENB_W7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E27Cu)



#define CPU0_DLMU_SPROT_RGNACCENB7_W (CPU0_DLMU_SPROT_RGNACCENB_W7)


#define CPU0_DLMU_SPROT_RGNACCENA_R0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E288u)



#define CPU0_DLMU_SPROT_RGNACCENA0_R (CPU0_DLMU_SPROT_RGNACCENA_R0)


#define CPU0_DLMU_SPROT_RGNACCENB_R0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E28Cu)



#define CPU0_DLMU_SPROT_RGNACCENB0_R (CPU0_DLMU_SPROT_RGNACCENB_R0)


#define CPU0_DLMU_SPROT_RGNACCENA_R1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E298u)



#define CPU0_DLMU_SPROT_RGNACCENA1_R (CPU0_DLMU_SPROT_RGNACCENA_R1)


#define CPU0_DLMU_SPROT_RGNACCENB_R1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E29Cu)



#define CPU0_DLMU_SPROT_RGNACCENB1_R (CPU0_DLMU_SPROT_RGNACCENB_R1)


#define CPU0_DLMU_SPROT_RGNACCENA_R2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2A8u)



#define CPU0_DLMU_SPROT_RGNACCENA2_R (CPU0_DLMU_SPROT_RGNACCENA_R2)


#define CPU0_DLMU_SPROT_RGNACCENB_R2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2ACu)



#define CPU0_DLMU_SPROT_RGNACCENB2_R (CPU0_DLMU_SPROT_RGNACCENB_R2)


#define CPU0_DLMU_SPROT_RGNACCENA_R3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2B8u)



#define CPU0_DLMU_SPROT_RGNACCENA3_R (CPU0_DLMU_SPROT_RGNACCENA_R3)


#define CPU0_DLMU_SPROT_RGNACCENB_R3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2BCu)



#define CPU0_DLMU_SPROT_RGNACCENB3_R (CPU0_DLMU_SPROT_RGNACCENB_R3)


#define CPU0_DLMU_SPROT_RGNACCENA_R4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2C8u)



#define CPU0_DLMU_SPROT_RGNACCENA4_R (CPU0_DLMU_SPROT_RGNACCENA_R4)


#define CPU0_DLMU_SPROT_RGNACCENB_R4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2CCu)



#define CPU0_DLMU_SPROT_RGNACCENB4_R (CPU0_DLMU_SPROT_RGNACCENB_R4)


#define CPU0_DLMU_SPROT_RGNACCENA_R5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2D8u)



#define CPU0_DLMU_SPROT_RGNACCENA5_R (CPU0_DLMU_SPROT_RGNACCENA_R5)


#define CPU0_DLMU_SPROT_RGNACCENB_R5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2DCu)



#define CPU0_DLMU_SPROT_RGNACCENB5_R (CPU0_DLMU_SPROT_RGNACCENB_R5)


#define CPU0_DLMU_SPROT_RGNACCENA_R6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2E8u)



#define CPU0_DLMU_SPROT_RGNACCENA6_R (CPU0_DLMU_SPROT_RGNACCENA_R6)


#define CPU0_DLMU_SPROT_RGNACCENB_R6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2ECu)



#define CPU0_DLMU_SPROT_RGNACCENB6_R (CPU0_DLMU_SPROT_RGNACCENB_R6)


#define CPU0_DLMU_SPROT_RGNACCENA_R7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2F8u)



#define CPU0_DLMU_SPROT_RGNACCENA7_R (CPU0_DLMU_SPROT_RGNACCENA_R7)


#define CPU0_DLMU_SPROT_RGNACCENB_R7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2FCu)



#define CPU0_DLMU_SPROT_RGNACCENB7_R (CPU0_DLMU_SPROT_RGNACCENB_R7)


#define CPU0_OSEL (*(volatile Ifx_CPU_OSEL*)0xF880FB00u)


#define CPU0_BLK0_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB10u)



#define CPU0_RABR0 (CPU0_BLK0_RABR)


#define CPU0_BLK0_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB14u)



#define CPU0_OTAR0 (CPU0_BLK0_OTAR)


#define CPU0_BLK0_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB18u)



#define CPU0_OMASK0 (CPU0_BLK0_OMASK)


#define CPU0_BLK1_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB1Cu)



#define CPU0_RABR1 (CPU0_BLK1_RABR)


#define CPU0_BLK1_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB20u)



#define CPU0_OTAR1 (CPU0_BLK1_OTAR)


#define CPU0_BLK1_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB24u)



#define CPU0_OMASK1 (CPU0_BLK1_OMASK)


#define CPU0_BLK2_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB28u)



#define CPU0_RABR2 (CPU0_BLK2_RABR)


#define CPU0_BLK2_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB2Cu)



#define CPU0_OTAR2 (CPU0_BLK2_OTAR)


#define CPU0_BLK2_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB30u)



#define CPU0_OMASK2 (CPU0_BLK2_OMASK)


#define CPU0_BLK3_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB34u)



#define CPU0_RABR3 (CPU0_BLK3_RABR)


#define CPU0_BLK3_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB38u)



#define CPU0_OTAR3 (CPU0_BLK3_OTAR)


#define CPU0_BLK3_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB3Cu)



#define CPU0_OMASK3 (CPU0_BLK3_OMASK)


#define CPU0_BLK4_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB40u)



#define CPU0_RABR4 (CPU0_BLK4_RABR)


#define CPU0_BLK4_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB44u)



#define CPU0_OTAR4 (CPU0_BLK4_OTAR)


#define CPU0_BLK4_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB48u)



#define CPU0_OMASK4 (CPU0_BLK4_OMASK)


#define CPU0_BLK5_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB4Cu)



#define CPU0_RABR5 (CPU0_BLK5_RABR)


#define CPU0_BLK5_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB50u)



#define CPU0_OTAR5 (CPU0_BLK5_OTAR)


#define CPU0_BLK5_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB54u)



#define CPU0_OMASK5 (CPU0_BLK5_OMASK)


#define CPU0_BLK6_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB58u)



#define CPU0_RABR6 (CPU0_BLK6_RABR)


#define CPU0_BLK6_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB5Cu)



#define CPU0_OTAR6 (CPU0_BLK6_OTAR)


#define CPU0_BLK6_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB60u)



#define CPU0_OMASK6 (CPU0_BLK6_OMASK)


#define CPU0_BLK7_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB64u)



#define CPU0_RABR7 (CPU0_BLK7_RABR)


#define CPU0_BLK7_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB68u)



#define CPU0_OTAR7 (CPU0_BLK7_OTAR)


#define CPU0_BLK7_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB6Cu)



#define CPU0_OMASK7 (CPU0_BLK7_OMASK)


#define CPU0_BLK8_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB70u)



#define CPU0_RABR8 (CPU0_BLK8_RABR)


#define CPU0_BLK8_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB74u)



#define CPU0_OTAR8 (CPU0_BLK8_OTAR)


#define CPU0_BLK8_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB78u)



#define CPU0_OMASK8 (CPU0_BLK8_OMASK)


#define CPU0_BLK9_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB7Cu)



#define CPU0_RABR9 (CPU0_BLK9_RABR)


#define CPU0_BLK9_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB80u)



#define CPU0_OTAR9 (CPU0_BLK9_OTAR)


#define CPU0_BLK9_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB84u)



#define CPU0_OMASK9 (CPU0_BLK9_OMASK)


#define CPU0_BLK10_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB88u)



#define CPU0_RABR10 (CPU0_BLK10_RABR)


#define CPU0_BLK10_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB8Cu)



#define CPU0_OTAR10 (CPU0_BLK10_OTAR)


#define CPU0_BLK10_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB90u)



#define CPU0_OMASK10 (CPU0_BLK10_OMASK)


#define CPU0_BLK11_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB94u)



#define CPU0_RABR11 (CPU0_BLK11_RABR)


#define CPU0_BLK11_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB98u)



#define CPU0_OTAR11 (CPU0_BLK11_OTAR)


#define CPU0_BLK11_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB9Cu)



#define CPU0_OMASK11 (CPU0_BLK11_OMASK)


#define CPU0_BLK12_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBA0u)



#define CPU0_RABR12 (CPU0_BLK12_RABR)


#define CPU0_BLK12_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBA4u)



#define CPU0_OTAR12 (CPU0_BLK12_OTAR)


#define CPU0_BLK12_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBA8u)



#define CPU0_OMASK12 (CPU0_BLK12_OMASK)


#define CPU0_BLK13_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBACu)



#define CPU0_RABR13 (CPU0_BLK13_RABR)


#define CPU0_BLK13_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBB0u)



#define CPU0_OTAR13 (CPU0_BLK13_OTAR)


#define CPU0_BLK13_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBB4u)



#define CPU0_OMASK13 (CPU0_BLK13_OMASK)


#define CPU0_BLK14_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBB8u)



#define CPU0_RABR14 (CPU0_BLK14_RABR)


#define CPU0_BLK14_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBBCu)



#define CPU0_OTAR14 (CPU0_BLK14_OTAR)


#define CPU0_BLK14_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBC0u)



#define CPU0_OMASK14 (CPU0_BLK14_OMASK)


#define CPU0_BLK15_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBC4u)



#define CPU0_RABR15 (CPU0_BLK15_RABR)


#define CPU0_BLK15_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBC8u)



#define CPU0_OTAR15 (CPU0_BLK15_OTAR)


#define CPU0_BLK15_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBCCu)



#define CPU0_OMASK15 (CPU0_BLK15_OMASK)


#define CPU0_BLK16_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBD0u)



#define CPU0_RABR16 (CPU0_BLK16_RABR)


#define CPU0_BLK16_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBD4u)



#define CPU0_OTAR16 (CPU0_BLK16_OTAR)


#define CPU0_BLK16_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBD8u)



#define CPU0_OMASK16 (CPU0_BLK16_OMASK)


#define CPU0_BLK17_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBDCu)



#define CPU0_RABR17 (CPU0_BLK17_RABR)


#define CPU0_BLK17_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBE0u)



#define CPU0_OTAR17 (CPU0_BLK17_OTAR)


#define CPU0_BLK17_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBE4u)



#define CPU0_OMASK17 (CPU0_BLK17_OMASK)


#define CPU0_BLK18_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBE8u)



#define CPU0_RABR18 (CPU0_BLK18_RABR)


#define CPU0_BLK18_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBECu)



#define CPU0_OTAR18 (CPU0_BLK18_OTAR)


#define CPU0_BLK18_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBF0u)



#define CPU0_OMASK18 (CPU0_BLK18_OMASK)


#define CPU0_BLK19_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBF4u)



#define CPU0_RABR19 (CPU0_BLK19_RABR)


#define CPU0_BLK19_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBF8u)



#define CPU0_OTAR19 (CPU0_BLK19_OTAR)


#define CPU0_BLK19_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBFCu)



#define CPU0_OMASK19 (CPU0_BLK19_OMASK)


#define CPU0_BLK20_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC00u)



#define CPU0_RABR20 (CPU0_BLK20_RABR)


#define CPU0_BLK20_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC04u)



#define CPU0_OTAR20 (CPU0_BLK20_OTAR)


#define CPU0_BLK20_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC08u)



#define CPU0_OMASK20 (CPU0_BLK20_OMASK)


#define CPU0_BLK21_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC0Cu)



#define CPU0_RABR21 (CPU0_BLK21_RABR)


#define CPU0_BLK21_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC10u)



#define CPU0_OTAR21 (CPU0_BLK21_OTAR)


#define CPU0_BLK21_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC14u)



#define CPU0_OMASK21 (CPU0_BLK21_OMASK)


#define CPU0_BLK22_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC18u)



#define CPU0_RABR22 (CPU0_BLK22_RABR)


#define CPU0_BLK22_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC1Cu)



#define CPU0_OTAR22 (CPU0_BLK22_OTAR)


#define CPU0_BLK22_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC20u)



#define CPU0_OMASK22 (CPU0_BLK22_OMASK)


#define CPU0_BLK23_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC24u)



#define CPU0_RABR23 (CPU0_BLK23_RABR)


#define CPU0_BLK23_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC28u)



#define CPU0_OTAR23 (CPU0_BLK23_OTAR)


#define CPU0_BLK23_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC2Cu)



#define CPU0_OMASK23 (CPU0_BLK23_OMASK)


#define CPU0_BLK24_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC30u)



#define CPU0_RABR24 (CPU0_BLK24_RABR)


#define CPU0_BLK24_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC34u)



#define CPU0_OTAR24 (CPU0_BLK24_OTAR)


#define CPU0_BLK24_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC38u)



#define CPU0_OMASK24 (CPU0_BLK24_OMASK)


#define CPU0_BLK25_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC3Cu)



#define CPU0_RABR25 (CPU0_BLK25_RABR)


#define CPU0_BLK25_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC40u)



#define CPU0_OTAR25 (CPU0_BLK25_OTAR)


#define CPU0_BLK25_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC44u)



#define CPU0_OMASK25 (CPU0_BLK25_OMASK)


#define CPU0_BLK26_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC48u)



#define CPU0_RABR26 (CPU0_BLK26_RABR)


#define CPU0_BLK26_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC4Cu)



#define CPU0_OTAR26 (CPU0_BLK26_OTAR)


#define CPU0_BLK26_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC50u)



#define CPU0_OMASK26 (CPU0_BLK26_OMASK)


#define CPU0_BLK27_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC54u)



#define CPU0_RABR27 (CPU0_BLK27_RABR)


#define CPU0_BLK27_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC58u)



#define CPU0_OTAR27 (CPU0_BLK27_OTAR)


#define CPU0_BLK27_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC5Cu)



#define CPU0_OMASK27 (CPU0_BLK27_OMASK)


#define CPU0_BLK28_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC60u)



#define CPU0_RABR28 (CPU0_BLK28_RABR)


#define CPU0_BLK28_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC64u)



#define CPU0_OTAR28 (CPU0_BLK28_OTAR)


#define CPU0_BLK28_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC68u)



#define CPU0_OMASK28 (CPU0_BLK28_OMASK)


#define CPU0_BLK29_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC6Cu)



#define CPU0_RABR29 (CPU0_BLK29_RABR)


#define CPU0_BLK29_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC70u)



#define CPU0_OTAR29 (CPU0_BLK29_OTAR)


#define CPU0_BLK29_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC74u)



#define CPU0_OMASK29 (CPU0_BLK29_OMASK)


#define CPU0_BLK30_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC78u)



#define CPU0_RABR30 (CPU0_BLK30_RABR)


#define CPU0_BLK30_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC7Cu)



#define CPU0_OTAR30 (CPU0_BLK30_OTAR)


#define CPU0_BLK30_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC80u)



#define CPU0_OMASK30 (CPU0_BLK30_OMASK)


#define CPU0_BLK31_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC84u)



#define CPU0_RABR31 (CPU0_BLK31_RABR)


#define CPU0_BLK31_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC88u)



#define CPU0_OTAR31 (CPU0_BLK31_OTAR)


#define CPU0_BLK31_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC8Cu)



#define CPU0_OMASK31 (CPU0_BLK31_OMASK)


#define CPU0_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8811030u)


#define CPU0_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8818004u)


#define CPU0_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8818100u)


#define CPU0_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8818104u)


#define CPU0_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8818108u)


#define CPU0_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8819000u)


#define CPU0_SMACON (*(volatile Ifx_CPU_SMACON*)0xF881900Cu)


#define CPU0_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8819010u)


#define CPU0_DATR (*(volatile Ifx_CPU_DATR*)0xF8819018u)


#define CPU0_DEADD (*(volatile Ifx_CPU_DEADD*)0xF881901Cu)


#define CPU0_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8819020u)


#define CPU0_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8819024u)


#define CPU0_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8819040u)


#define CPU0_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8819200u)


#define CPU0_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8819204u)


#define CPU0_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8819208u)


#define CPU0_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF881920Cu)


#define CPU0_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8819210u)


#define CPU0_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8819214u)


#define CPU0_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8819400u)


#define CPU0_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF881A000u)


#define CPU0_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF881A004u)


#define CPU0_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF881A008u)


#define CPU0_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF881A010u)


#define CPU0_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF881A014u)


#define CPU0_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF881A018u)


#define CPU0_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF881C000u)


#define CPU0_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF881C004u)


#define CPU0_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF881C008u)


#define CPU0_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF881C00Cu)


#define CPU0_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF881C010u)


#define CPU0_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF881C014u)


#define CPU0_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF881C018u)


#define CPU0_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF881C01Cu)


#define CPU0_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF881C020u)


#define CPU0_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF881C024u)


#define CPU0_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF881C028u)


#define CPU0_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF881C02Cu)


#define CPU0_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF881C030u)


#define CPU0_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF881C034u)


#define CPU0_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF881C038u)


#define CPU0_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF881C03Cu)


#define CPU0_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF881C040u)


#define CPU0_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF881C044u)


#define CPU0_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF881C048u)


#define CPU0_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF881C04Cu)


#define CPU0_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF881C050u)


#define CPU0_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF881C054u)


#define CPU0_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF881C058u)


#define CPU0_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF881C05Cu)


#define CPU0_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF881C060u)


#define CPU0_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF881C064u)


#define CPU0_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF881C068u)


#define CPU0_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF881C06Cu)


#define CPU0_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF881C070u)


#define CPU0_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF881C074u)


#define CPU0_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF881C078u)


#define CPU0_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF881C07Cu)


#define CPU0_DPR16_L (*(volatile Ifx_CPU_DPR_L*)0xF881C080u)


#define CPU0_DPR16_U (*(volatile Ifx_CPU_DPR_U*)0xF881C084u)


#define CPU0_DPR17_L (*(volatile Ifx_CPU_DPR_L*)0xF881C088u)


#define CPU0_DPR17_U (*(volatile Ifx_CPU_DPR_U*)0xF881C08Cu)


#define CPU0_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF881D000u)


#define CPU0_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF881D004u)


#define CPU0_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF881D008u)


#define CPU0_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF881D00Cu)


#define CPU0_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF881D010u)


#define CPU0_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF881D014u)


#define CPU0_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF881D018u)


#define CPU0_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF881D01Cu)


#define CPU0_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF881D020u)


#define CPU0_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF881D024u)


#define CPU0_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF881D028u)


#define CPU0_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF881D02Cu)


#define CPU0_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF881D030u)


#define CPU0_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF881D034u)


#define CPU0_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF881D038u)


#define CPU0_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF881D03Cu)


#define CPU0_CPR8_L (*(volatile Ifx_CPU_CPR_L*)0xF881D040u)


#define CPU0_CPR8_U (*(volatile Ifx_CPU_CPR_U*)0xF881D044u)


#define CPU0_CPR9_L (*(volatile Ifx_CPU_CPR_L*)0xF881D048u)


#define CPU0_CPR9_U (*(volatile Ifx_CPU_CPR_U*)0xF881D04Cu)


#define CPU0_CPXE_0 (*(volatile Ifx_CPU_CPXE*)0xF881E000u)


#define CPU0_CPXE_1 (*(volatile Ifx_CPU_CPXE*)0xF881E004u)


#define CPU0_CPXE_2 (*(volatile Ifx_CPU_CPXE*)0xF881E008u)


#define CPU0_CPXE_3 (*(volatile Ifx_CPU_CPXE*)0xF881E00Cu)


#define CPU0_DPRE_0 (*(volatile Ifx_CPU_DPRE*)0xF881E010u)


#define CPU0_DPRE_1 (*(volatile Ifx_CPU_DPRE*)0xF881E014u)


#define CPU0_DPRE_2 (*(volatile Ifx_CPU_DPRE*)0xF881E018u)


#define CPU0_DPRE_3 (*(volatile Ifx_CPU_DPRE*)0xF881E01Cu)


#define CPU0_DPWE_0 (*(volatile Ifx_CPU_DPWE*)0xF881E020u)


#define CPU0_DPWE_1 (*(volatile Ifx_CPU_DPWE*)0xF881E024u)


#define CPU0_DPWE_2 (*(volatile Ifx_CPU_DPWE*)0xF881E028u)


#define CPU0_DPWE_3 (*(volatile Ifx_CPU_DPWE*)0xF881E02Cu)


#define CPU0_CPXE_4 (*(volatile Ifx_CPU_CPXE*)0xF881E040u)


#define CPU0_CPXE_5 (*(volatile Ifx_CPU_CPXE*)0xF881E044u)


#define CPU0_DPRE_4 (*(volatile Ifx_CPU_DPRE*)0xF881E050u)


#define CPU0_DPRE_5 (*(volatile Ifx_CPU_DPRE*)0xF881E054u)


#define CPU0_DPWE_4 (*(volatile Ifx_CPU_DPWE*)0xF881E060u)


#define CPU0_DPWE_5 (*(volatile Ifx_CPU_DPWE*)0xF881E064u)


#define CPU0_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF881E400u)


#define CPU0_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E404u)


#define CPU0_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E408u)


#define CPU0_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E40Cu)


#define CPU0_TPS_EXTIM_ENTRY_LVAL (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_LVAL*)0xF881E440u)


#define CPU0_TPS_EXTIM_ENTRY_CVAL (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_CVAL*)0xF881E444u)


#define CPU0_TPS_EXTIM_EXIT_LVAL (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_LVAL*)0xF881E448u)


#define CPU0_TPS_EXTIM_EXIT_CVAL (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_CVAL*)0xF881E44Cu)


#define CPU0_TPS_EXTIM_CLASS_EN (*(volatile Ifx_CPU_TPS_EXTIM_CLASS_EN*)0xF881E450u)


#define CPU0_TPS_EXTIM_STAT (*(volatile Ifx_CPU_TPS_EXTIM_STAT*)0xF881E454u)


#define CPU0_TPS_EXTIM_FCX (*(volatile Ifx_CPU_TPS_EXTIM_FCX*)0xF881E458u)


#define CPU0_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F000u)



#define CPU0_TR0EVT (CPU0_TR0_EVT)


#define CPU0_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F004u)



#define CPU0_TR0ADR (CPU0_TR0_ADR)


#define CPU0_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F008u)



#define CPU0_TR1EVT (CPU0_TR1_EVT)


#define CPU0_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F00Cu)



#define CPU0_TR1ADR (CPU0_TR1_ADR)


#define CPU0_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F010u)



#define CPU0_TR2EVT (CPU0_TR2_EVT)


#define CPU0_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F014u)



#define CPU0_TR2ADR (CPU0_TR2_ADR)


#define CPU0_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F018u)



#define CPU0_TR3EVT (CPU0_TR3_EVT)


#define CPU0_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F01Cu)



#define CPU0_TR3ADR (CPU0_TR3_ADR)


#define CPU0_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F020u)



#define CPU0_TR4EVT (CPU0_TR4_EVT)


#define CPU0_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F024u)



#define CPU0_TR4ADR (CPU0_TR4_ADR)


#define CPU0_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F028u)



#define CPU0_TR5EVT (CPU0_TR5_EVT)


#define CPU0_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F02Cu)



#define CPU0_TR5ADR (CPU0_TR5_ADR)


#define CPU0_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F030u)



#define CPU0_TR6EVT (CPU0_TR6_EVT)


#define CPU0_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F034u)



#define CPU0_TR6ADR (CPU0_TR6_ADR)


#define CPU0_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F038u)



#define CPU0_TR7EVT (CPU0_TR7_EVT)


#define CPU0_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F03Cu)



#define CPU0_TR7ADR (CPU0_TR7_ADR)


#define CPU0_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF881FC00u)


#define CPU0_CCNT (*(volatile Ifx_CPU_CCNT*)0xF881FC04u)


#define CPU0_ICNT (*(volatile Ifx_CPU_ICNT*)0xF881FC08u)


#define CPU0_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF881FC0Cu)


#define CPU0_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF881FC10u)


#define CPU0_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF881FC14u)


#define CPU0_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF881FD00u)


#define CPU0_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF881FD08u)


#define CPU0_CREVT (*(volatile Ifx_CPU_CREVT*)0xF881FD0Cu)


#define CPU0_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF881FD10u)


#define CPU0_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF881FD30u)


#define CPU0_DMS (*(volatile Ifx_CPU_DMS*)0xF881FD40u)


#define CPU0_DCX (*(volatile Ifx_CPU_DCX*)0xF881FD44u)


#define CPU0_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF881FD48u)


#define CPU0_PCXI (*(volatile Ifx_CPU_PCXI*)0xF881FE00u)


#define CPU0_PSW (*(volatile Ifx_CPU_PSW*)0xF881FE04u)


#define CPU0_PC (*(volatile Ifx_CPU_PC*)0xF881FE08u)


#define CPU0_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF881FE14u)


#define CPU0_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF881FE18u)


#define CPU0_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF881FE1Cu)


#define CPU0_BIV (*(volatile Ifx_CPU_BIV*)0xF881FE20u)


#define CPU0_BTV (*(volatile Ifx_CPU_BTV*)0xF881FE24u)


#define CPU0_ISP (*(volatile Ifx_CPU_ISP*)0xF881FE28u)


#define CPU0_ICR (*(volatile Ifx_CPU_ICR*)0xF881FE2Cu)


#define CPU0_FCX (*(volatile Ifx_CPU_FCX*)0xF881FE38u)


#define CPU0_LCX (*(volatile Ifx_CPU_LCX*)0xF881FE3Cu)


#define CPU0_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF881FE50u)


#define CPU0_D0 (*(volatile Ifx_CPU_D*)0xF881FF00u)


#define CPU0_D1 (*(volatile Ifx_CPU_D*)0xF881FF04u)


#define CPU0_D2 (*(volatile Ifx_CPU_D*)0xF881FF08u)


#define CPU0_D3 (*(volatile Ifx_CPU_D*)0xF881FF0Cu)


#define CPU0_D4 (*(volatile Ifx_CPU_D*)0xF881FF10u)


#define CPU0_D5 (*(volatile Ifx_CPU_D*)0xF881FF14u)


#define CPU0_D6 (*(volatile Ifx_CPU_D*)0xF881FF18u)


#define CPU0_D7 (*(volatile Ifx_CPU_D*)0xF881FF1Cu)


#define CPU0_D8 (*(volatile Ifx_CPU_D*)0xF881FF20u)


#define CPU0_D9 (*(volatile Ifx_CPU_D*)0xF881FF24u)


#define CPU0_D10 (*(volatile Ifx_CPU_D*)0xF881FF28u)


#define CPU0_D11 (*(volatile Ifx_CPU_D*)0xF881FF2Cu)


#define CPU0_D12 (*(volatile Ifx_CPU_D*)0xF881FF30u)


#define CPU0_D13 (*(volatile Ifx_CPU_D*)0xF881FF34u)


#define CPU0_D14 (*(volatile Ifx_CPU_D*)0xF881FF38u)


#define CPU0_D15 (*(volatile Ifx_CPU_D*)0xF881FF3Cu)


#define CPU0_A0 (*(volatile Ifx_CPU_A*)0xF881FF80u)


#define CPU0_A1 (*(volatile Ifx_CPU_A*)0xF881FF84u)


#define CPU0_A2 (*(volatile Ifx_CPU_A*)0xF881FF88u)


#define CPU0_A3 (*(volatile Ifx_CPU_A*)0xF881FF8Cu)


#define CPU0_A4 (*(volatile Ifx_CPU_A*)0xF881FF90u)


#define CPU0_A5 (*(volatile Ifx_CPU_A*)0xF881FF94u)


#define CPU0_A6 (*(volatile Ifx_CPU_A*)0xF881FF98u)


#define CPU0_A7 (*(volatile Ifx_CPU_A*)0xF881FF9Cu)


#define CPU0_A8 (*(volatile Ifx_CPU_A*)0xF881FFA0u)


#define CPU0_A9 (*(volatile Ifx_CPU_A*)0xF881FFA4u)


#define CPU0_A10 (*(volatile Ifx_CPU_A*)0xF881FFA8u)


#define CPU0_A11 (*(volatile Ifx_CPU_A*)0xF881FFACu)


#define CPU0_A12 (*(volatile Ifx_CPU_A*)0xF881FFB0u)


#define CPU0_A13 (*(volatile Ifx_CPU_A*)0xF881FFB4u)


#define CPU0_A14 (*(volatile Ifx_CPU_A*)0xF881FFB8u)


#define CPU0_A15 (*(volatile Ifx_CPU_A*)0xF881FFBCu)






#define CPU1_FLASHCON0 (*(volatile Ifx_CPU_FLASHCON0*)0xF8821100u)


#define CPU1_FLASHCON1 (*(volatile Ifx_CPU_FLASHCON1*)0xF8821104u)


#define CPU1_FLASHCON2 (*(volatile Ifx_CPU_FLASHCON2*)0xF8821108u)


#define CPU1_FLASHCON3 (*(volatile Ifx_CPU_FLASHCON3*)0xF882110Cu)


#define CPU1_FLASHCON4 (*(volatile Ifx_CPU_FLASHCON4*)0xF8821110u)


#define CPU1_KRST0 (*(volatile Ifx_CPU_KRST0*)0xF882D000u)


#define CPU1_KRST1 (*(volatile Ifx_CPU_KRST1*)0xF882D004u)


#define CPU1_KRSTCLR (*(volatile Ifx_CPU_KRSTCLR*)0xF882D008u)


#define CPU1_RGN0_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E000u)



#define CPU1_SPR_SPROT_RGNLA0 (CPU1_RGN0_LA)


#define CPU1_RGN0_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E004u)



#define CPU1_SPR_SPROT_RGNUA0 (CPU1_RGN0_UA)


#define CPU1_RGN0_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E008u)



#define CPU1_SPR_SPROT_RGNACCENA0_W (CPU1_RGN0_ACCENA)


#define CPU1_RGN0_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E00Cu)



#define CPU1_SPR_SPROT_RGNACCENB0_W (CPU1_RGN0_ACCENB)


#define CPU1_RGN1_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E010u)



#define CPU1_SPR_SPROT_RGNLA1 (CPU1_RGN1_LA)


#define CPU1_RGN1_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E014u)



#define CPU1_SPR_SPROT_RGNUA1 (CPU1_RGN1_UA)


#define CPU1_RGN1_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E018u)



#define CPU1_SPR_SPROT_RGNACCENA1_W (CPU1_RGN1_ACCENA)


#define CPU1_RGN1_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E01Cu)



#define CPU1_SPR_SPROT_RGNACCENB1_W (CPU1_RGN1_ACCENB)


#define CPU1_RGN2_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E020u)



#define CPU1_SPR_SPROT_RGNLA2 (CPU1_RGN2_LA)


#define CPU1_RGN2_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E024u)



#define CPU1_SPR_SPROT_RGNUA2 (CPU1_RGN2_UA)


#define CPU1_RGN2_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E028u)



#define CPU1_SPR_SPROT_RGNACCENA2_W (CPU1_RGN2_ACCENA)


#define CPU1_RGN2_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E02Cu)



#define CPU1_SPR_SPROT_RGNACCENB2_W (CPU1_RGN2_ACCENB)


#define CPU1_RGN3_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E030u)



#define CPU1_SPR_SPROT_RGNLA3 (CPU1_RGN3_LA)


#define CPU1_RGN3_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E034u)



#define CPU1_SPR_SPROT_RGNUA3 (CPU1_RGN3_UA)


#define CPU1_RGN3_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E038u)



#define CPU1_SPR_SPROT_RGNACCENA3_W (CPU1_RGN3_ACCENA)


#define CPU1_RGN3_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E03Cu)



#define CPU1_SPR_SPROT_RGNACCENB3_W (CPU1_RGN3_ACCENB)


#define CPU1_RGN4_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E040u)



#define CPU1_SPR_SPROT_RGNLA4 (CPU1_RGN4_LA)


#define CPU1_RGN4_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E044u)



#define CPU1_SPR_SPROT_RGNUA4 (CPU1_RGN4_UA)


#define CPU1_RGN4_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E048u)



#define CPU1_SPR_SPROT_RGNACCENA4_W (CPU1_RGN4_ACCENA)


#define CPU1_RGN4_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E04Cu)



#define CPU1_SPR_SPROT_RGNACCENB4_W (CPU1_RGN4_ACCENB)


#define CPU1_RGN5_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E050u)



#define CPU1_SPR_SPROT_RGNLA5 (CPU1_RGN5_LA)


#define CPU1_RGN5_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E054u)



#define CPU1_SPR_SPROT_RGNUA5 (CPU1_RGN5_UA)


#define CPU1_RGN5_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E058u)



#define CPU1_SPR_SPROT_RGNACCENA5_W (CPU1_RGN5_ACCENA)


#define CPU1_RGN5_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E05Cu)



#define CPU1_SPR_SPROT_RGNACCENB5_W (CPU1_RGN5_ACCENB)


#define CPU1_RGN6_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E060u)



#define CPU1_SPR_SPROT_RGNLA6 (CPU1_RGN6_LA)


#define CPU1_RGN6_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E064u)



#define CPU1_SPR_SPROT_RGNUA6 (CPU1_RGN6_UA)


#define CPU1_RGN6_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E068u)



#define CPU1_SPR_SPROT_RGNACCENA6_W (CPU1_RGN6_ACCENA)


#define CPU1_RGN6_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E06Cu)



#define CPU1_SPR_SPROT_RGNACCENB6_W (CPU1_RGN6_ACCENB)


#define CPU1_RGN7_LA (*(volatile Ifx_CPU_RGN_LA*)0xF882E070u)



#define CPU1_SPR_SPROT_RGNLA7 (CPU1_RGN7_LA)


#define CPU1_RGN7_UA (*(volatile Ifx_CPU_RGN_UA*)0xF882E074u)



#define CPU1_SPR_SPROT_RGNUA7 (CPU1_RGN7_UA)


#define CPU1_RGN7_ACCENA (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E078u)



#define CPU1_SPR_SPROT_RGNACCENA7_W (CPU1_RGN7_ACCENA)


#define CPU1_RGN7_ACCENB (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E07Cu)



#define CPU1_SPR_SPROT_RGNACCENB7_W (CPU1_RGN7_ACCENB)


#define CPU1_SPR_SPROT_RGNACCENA_R0 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E088u)



#define CPU1_SPR_SPROT_RGNACCENA0_R (CPU1_SPR_SPROT_RGNACCENA_R0)


#define CPU1_SPR_SPROT_RGNACCENB_R0 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E08Cu)



#define CPU1_SPR_SPROT_RGNACCENB0_R (CPU1_SPR_SPROT_RGNACCENB_R0)


#define CPU1_SPR_SPROT_RGNACCENA_R1 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E098u)



#define CPU1_SPR_SPROT_RGNACCENA1_R (CPU1_SPR_SPROT_RGNACCENA_R1)


#define CPU1_SPR_SPROT_RGNACCENB_R1 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E09Cu)



#define CPU1_SPR_SPROT_RGNACCENB1_R (CPU1_SPR_SPROT_RGNACCENB_R1)


#define CPU1_SPR_SPROT_RGNACCENA_R2 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0A8u)



#define CPU1_SPR_SPROT_RGNACCENA2_R (CPU1_SPR_SPROT_RGNACCENA_R2)


#define CPU1_SPR_SPROT_RGNACCENB_R2 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0ACu)



#define CPU1_SPR_SPROT_RGNACCENB2_R (CPU1_SPR_SPROT_RGNACCENB_R2)


#define CPU1_SPR_SPROT_RGNACCENA_R3 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0B8u)



#define CPU1_SPR_SPROT_RGNACCENA3_R (CPU1_SPR_SPROT_RGNACCENA_R3)


#define CPU1_SPR_SPROT_RGNACCENB_R3 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0BCu)



#define CPU1_SPR_SPROT_RGNACCENB3_R (CPU1_SPR_SPROT_RGNACCENB_R3)


#define CPU1_SPR_SPROT_RGNACCENA_R4 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0C8u)



#define CPU1_SPR_SPROT_RGNACCENA4_R (CPU1_SPR_SPROT_RGNACCENA_R4)


#define CPU1_SPR_SPROT_RGNACCENB_R4 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0CCu)



#define CPU1_SPR_SPROT_RGNACCENB4_R (CPU1_SPR_SPROT_RGNACCENB_R4)


#define CPU1_SPR_SPROT_RGNACCENA_R5 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0D8u)



#define CPU1_SPR_SPROT_RGNACCENA5_R (CPU1_SPR_SPROT_RGNACCENA_R5)


#define CPU1_SPR_SPROT_RGNACCENB_R5 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0DCu)



#define CPU1_SPR_SPROT_RGNACCENB5_R (CPU1_SPR_SPROT_RGNACCENB_R5)


#define CPU1_SPR_SPROT_RGNACCENA_R6 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0E8u)



#define CPU1_SPR_SPROT_RGNACCENA6_R (CPU1_SPR_SPROT_RGNACCENA_R6)


#define CPU1_SPR_SPROT_RGNACCENB_R6 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0ECu)



#define CPU1_SPR_SPROT_RGNACCENB6_R (CPU1_SPR_SPROT_RGNACCENB_R6)


#define CPU1_SPR_SPROT_RGNACCENA_R7 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0F8u)



#define CPU1_SPR_SPROT_RGNACCENA7_R (CPU1_SPR_SPROT_RGNACCENA_R7)


#define CPU1_SPR_SPROT_RGNACCENB_R7 (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0FCu)



#define CPU1_SPR_SPROT_RGNACCENB7_R (CPU1_SPR_SPROT_RGNACCENB_R7)


#define CPU1_SFR_SPROT_ACCENA_W (*(volatile Ifx_CPU_SFR_SPROT_ACCENA_W*)0xF882E100u)


#define CPU1_SFR_SPROT_ACCENB_W (*(volatile Ifx_CPU_SFR_SPROT_ACCENB_W*)0xF882E104u)


#define CPU1_LPB_SPROT_ACCENA_R (*(volatile Ifx_CPU_LPB_SPROT_ACCENA_R*)0xF882E110u)


#define CPU1_LPB_SPROT_ACCENB_R (*(volatile Ifx_CPU_LPB_SPROT_ACCENB_R*)0xF882E114u)


#define CPU1_DLMU_SPROT_RGNLA0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E200u)


#define CPU1_DLMU_SPROT_RGNUA0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E204u)


#define CPU1_DLMU_SPROT_RGNACCENA_W0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E208u)



#define CPU1_DLMU_SPROT_RGNACCENA0_W (CPU1_DLMU_SPROT_RGNACCENA_W0)


#define CPU1_DLMU_SPROT_RGNACCENB_W0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E20Cu)



#define CPU1_DLMU_SPROT_RGNACCENB0_W (CPU1_DLMU_SPROT_RGNACCENB_W0)


#define CPU1_DLMU_SPROT_RGNLA1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E210u)


#define CPU1_DLMU_SPROT_RGNUA1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E214u)


#define CPU1_DLMU_SPROT_RGNACCENA_W1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E218u)



#define CPU1_DLMU_SPROT_RGNACCENA1_W (CPU1_DLMU_SPROT_RGNACCENA_W1)


#define CPU1_DLMU_SPROT_RGNACCENB_W1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E21Cu)



#define CPU1_DLMU_SPROT_RGNACCENB1_W (CPU1_DLMU_SPROT_RGNACCENB_W1)


#define CPU1_DLMU_SPROT_RGNLA2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E220u)


#define CPU1_DLMU_SPROT_RGNUA2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E224u)


#define CPU1_DLMU_SPROT_RGNACCENA_W2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E228u)



#define CPU1_DLMU_SPROT_RGNACCENA2_W (CPU1_DLMU_SPROT_RGNACCENA_W2)


#define CPU1_DLMU_SPROT_RGNACCENB_W2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E22Cu)



#define CPU1_DLMU_SPROT_RGNACCENB2_W (CPU1_DLMU_SPROT_RGNACCENB_W2)


#define CPU1_DLMU_SPROT_RGNLA3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E230u)


#define CPU1_DLMU_SPROT_RGNUA3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E234u)


#define CPU1_DLMU_SPROT_RGNACCENA_W3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E238u)



#define CPU1_DLMU_SPROT_RGNACCENA3_W (CPU1_DLMU_SPROT_RGNACCENA_W3)


#define CPU1_DLMU_SPROT_RGNACCENB_W3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E23Cu)



#define CPU1_DLMU_SPROT_RGNACCENB3_W (CPU1_DLMU_SPROT_RGNACCENB_W3)


#define CPU1_DLMU_SPROT_RGNLA4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E240u)


#define CPU1_DLMU_SPROT_RGNUA4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E244u)


#define CPU1_DLMU_SPROT_RGNACCENA_W4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E248u)



#define CPU1_DLMU_SPROT_RGNACCENA4_W (CPU1_DLMU_SPROT_RGNACCENA_W4)


#define CPU1_DLMU_SPROT_RGNACCENB_W4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E24Cu)



#define CPU1_DLMU_SPROT_RGNACCENB4_W (CPU1_DLMU_SPROT_RGNACCENB_W4)


#define CPU1_DLMU_SPROT_RGNLA5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E250u)


#define CPU1_DLMU_SPROT_RGNUA5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E254u)


#define CPU1_DLMU_SPROT_RGNACCENA_W5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E258u)



#define CPU1_DLMU_SPROT_RGNACCENA5_W (CPU1_DLMU_SPROT_RGNACCENA_W5)


#define CPU1_DLMU_SPROT_RGNACCENB_W5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E25Cu)



#define CPU1_DLMU_SPROT_RGNACCENB5_W (CPU1_DLMU_SPROT_RGNACCENB_W5)


#define CPU1_DLMU_SPROT_RGNLA6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E260u)


#define CPU1_DLMU_SPROT_RGNUA6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E264u)


#define CPU1_DLMU_SPROT_RGNACCENA_W6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E268u)



#define CPU1_DLMU_SPROT_RGNACCENA6_W (CPU1_DLMU_SPROT_RGNACCENA_W6)


#define CPU1_DLMU_SPROT_RGNACCENB_W6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E26Cu)



#define CPU1_DLMU_SPROT_RGNACCENB6_W (CPU1_DLMU_SPROT_RGNACCENB_W6)


#define CPU1_DLMU_SPROT_RGNLA7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E270u)


#define CPU1_DLMU_SPROT_RGNUA7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E274u)


#define CPU1_DLMU_SPROT_RGNACCENA_W7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E278u)



#define CPU1_DLMU_SPROT_RGNACCENA7_W (CPU1_DLMU_SPROT_RGNACCENA_W7)


#define CPU1_DLMU_SPROT_RGNACCENB_W7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E27Cu)



#define CPU1_DLMU_SPROT_RGNACCENB7_W (CPU1_DLMU_SPROT_RGNACCENB_W7)


#define CPU1_DLMU_SPROT_RGNACCENA_R0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E288u)



#define CPU1_DLMU_SPROT_RGNACCENA0_R (CPU1_DLMU_SPROT_RGNACCENA_R0)


#define CPU1_DLMU_SPROT_RGNACCENB_R0 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E28Cu)



#define CPU1_DLMU_SPROT_RGNACCENB0_R (CPU1_DLMU_SPROT_RGNACCENB_R0)


#define CPU1_DLMU_SPROT_RGNACCENA_R1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E298u)



#define CPU1_DLMU_SPROT_RGNACCENA1_R (CPU1_DLMU_SPROT_RGNACCENA_R1)


#define CPU1_DLMU_SPROT_RGNACCENB_R1 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E29Cu)



#define CPU1_DLMU_SPROT_RGNACCENB1_R (CPU1_DLMU_SPROT_RGNACCENB_R1)


#define CPU1_DLMU_SPROT_RGNACCENA_R2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2A8u)



#define CPU1_DLMU_SPROT_RGNACCENA2_R (CPU1_DLMU_SPROT_RGNACCENA_R2)


#define CPU1_DLMU_SPROT_RGNACCENB_R2 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2ACu)



#define CPU1_DLMU_SPROT_RGNACCENB2_R (CPU1_DLMU_SPROT_RGNACCENB_R2)


#define CPU1_DLMU_SPROT_RGNACCENA_R3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2B8u)



#define CPU1_DLMU_SPROT_RGNACCENA3_R (CPU1_DLMU_SPROT_RGNACCENA_R3)


#define CPU1_DLMU_SPROT_RGNACCENB_R3 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2BCu)



#define CPU1_DLMU_SPROT_RGNACCENB3_R (CPU1_DLMU_SPROT_RGNACCENB_R3)


#define CPU1_DLMU_SPROT_RGNACCENA_R4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2C8u)



#define CPU1_DLMU_SPROT_RGNACCENA4_R (CPU1_DLMU_SPROT_RGNACCENA_R4)


#define CPU1_DLMU_SPROT_RGNACCENB_R4 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2CCu)



#define CPU1_DLMU_SPROT_RGNACCENB4_R (CPU1_DLMU_SPROT_RGNACCENB_R4)


#define CPU1_DLMU_SPROT_RGNACCENA_R5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2D8u)



#define CPU1_DLMU_SPROT_RGNACCENA5_R (CPU1_DLMU_SPROT_RGNACCENA_R5)


#define CPU1_DLMU_SPROT_RGNACCENB_R5 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2DCu)



#define CPU1_DLMU_SPROT_RGNACCENB5_R (CPU1_DLMU_SPROT_RGNACCENB_R5)


#define CPU1_DLMU_SPROT_RGNACCENA_R6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2E8u)



#define CPU1_DLMU_SPROT_RGNACCENA6_R (CPU1_DLMU_SPROT_RGNACCENA_R6)


#define CPU1_DLMU_SPROT_RGNACCENB_R6 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2ECu)



#define CPU1_DLMU_SPROT_RGNACCENB6_R (CPU1_DLMU_SPROT_RGNACCENB_R6)


#define CPU1_DLMU_SPROT_RGNACCENA_R7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2F8u)



#define CPU1_DLMU_SPROT_RGNACCENA7_R (CPU1_DLMU_SPROT_RGNACCENA_R7)


#define CPU1_DLMU_SPROT_RGNACCENB_R7 (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2FCu)



#define CPU1_DLMU_SPROT_RGNACCENB7_R (CPU1_DLMU_SPROT_RGNACCENB_R7)


#define CPU1_OSEL (*(volatile Ifx_CPU_OSEL*)0xF882FB00u)


#define CPU1_BLK0_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB10u)



#define CPU1_RABR0 (CPU1_BLK0_RABR)


#define CPU1_BLK0_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB14u)



#define CPU1_OTAR0 (CPU1_BLK0_OTAR)


#define CPU1_BLK0_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB18u)



#define CPU1_OMASK0 (CPU1_BLK0_OMASK)


#define CPU1_BLK1_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB1Cu)



#define CPU1_RABR1 (CPU1_BLK1_RABR)


#define CPU1_BLK1_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB20u)



#define CPU1_OTAR1 (CPU1_BLK1_OTAR)


#define CPU1_BLK1_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB24u)



#define CPU1_OMASK1 (CPU1_BLK1_OMASK)


#define CPU1_BLK2_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB28u)



#define CPU1_RABR2 (CPU1_BLK2_RABR)


#define CPU1_BLK2_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB2Cu)



#define CPU1_OTAR2 (CPU1_BLK2_OTAR)


#define CPU1_BLK2_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB30u)



#define CPU1_OMASK2 (CPU1_BLK2_OMASK)


#define CPU1_BLK3_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB34u)



#define CPU1_RABR3 (CPU1_BLK3_RABR)


#define CPU1_BLK3_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB38u)



#define CPU1_OTAR3 (CPU1_BLK3_OTAR)


#define CPU1_BLK3_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB3Cu)



#define CPU1_OMASK3 (CPU1_BLK3_OMASK)


#define CPU1_BLK4_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB40u)



#define CPU1_RABR4 (CPU1_BLK4_RABR)


#define CPU1_BLK4_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB44u)



#define CPU1_OTAR4 (CPU1_BLK4_OTAR)


#define CPU1_BLK4_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB48u)



#define CPU1_OMASK4 (CPU1_BLK4_OMASK)


#define CPU1_BLK5_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB4Cu)



#define CPU1_RABR5 (CPU1_BLK5_RABR)


#define CPU1_BLK5_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB50u)



#define CPU1_OTAR5 (CPU1_BLK5_OTAR)


#define CPU1_BLK5_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB54u)



#define CPU1_OMASK5 (CPU1_BLK5_OMASK)


#define CPU1_BLK6_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB58u)



#define CPU1_RABR6 (CPU1_BLK6_RABR)


#define CPU1_BLK6_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB5Cu)



#define CPU1_OTAR6 (CPU1_BLK6_OTAR)


#define CPU1_BLK6_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB60u)



#define CPU1_OMASK6 (CPU1_BLK6_OMASK)


#define CPU1_BLK7_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB64u)



#define CPU1_RABR7 (CPU1_BLK7_RABR)


#define CPU1_BLK7_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB68u)



#define CPU1_OTAR7 (CPU1_BLK7_OTAR)


#define CPU1_BLK7_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB6Cu)



#define CPU1_OMASK7 (CPU1_BLK7_OMASK)


#define CPU1_BLK8_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB70u)



#define CPU1_RABR8 (CPU1_BLK8_RABR)


#define CPU1_BLK8_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB74u)



#define CPU1_OTAR8 (CPU1_BLK8_OTAR)


#define CPU1_BLK8_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB78u)



#define CPU1_OMASK8 (CPU1_BLK8_OMASK)


#define CPU1_BLK9_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB7Cu)



#define CPU1_RABR9 (CPU1_BLK9_RABR)


#define CPU1_BLK9_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB80u)



#define CPU1_OTAR9 (CPU1_BLK9_OTAR)


#define CPU1_BLK9_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB84u)



#define CPU1_OMASK9 (CPU1_BLK9_OMASK)


#define CPU1_BLK10_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB88u)



#define CPU1_RABR10 (CPU1_BLK10_RABR)


#define CPU1_BLK10_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB8Cu)



#define CPU1_OTAR10 (CPU1_BLK10_OTAR)


#define CPU1_BLK10_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB90u)



#define CPU1_OMASK10 (CPU1_BLK10_OMASK)


#define CPU1_BLK11_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB94u)



#define CPU1_RABR11 (CPU1_BLK11_RABR)


#define CPU1_BLK11_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB98u)



#define CPU1_OTAR11 (CPU1_BLK11_OTAR)


#define CPU1_BLK11_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB9Cu)



#define CPU1_OMASK11 (CPU1_BLK11_OMASK)


#define CPU1_BLK12_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBA0u)



#define CPU1_RABR12 (CPU1_BLK12_RABR)


#define CPU1_BLK12_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBA4u)



#define CPU1_OTAR12 (CPU1_BLK12_OTAR)


#define CPU1_BLK12_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBA8u)



#define CPU1_OMASK12 (CPU1_BLK12_OMASK)


#define CPU1_BLK13_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBACu)



#define CPU1_RABR13 (CPU1_BLK13_RABR)


#define CPU1_BLK13_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBB0u)



#define CPU1_OTAR13 (CPU1_BLK13_OTAR)


#define CPU1_BLK13_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBB4u)



#define CPU1_OMASK13 (CPU1_BLK13_OMASK)


#define CPU1_BLK14_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBB8u)



#define CPU1_RABR14 (CPU1_BLK14_RABR)


#define CPU1_BLK14_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBBCu)



#define CPU1_OTAR14 (CPU1_BLK14_OTAR)


#define CPU1_BLK14_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBC0u)



#define CPU1_OMASK14 (CPU1_BLK14_OMASK)


#define CPU1_BLK15_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBC4u)



#define CPU1_RABR15 (CPU1_BLK15_RABR)


#define CPU1_BLK15_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBC8u)



#define CPU1_OTAR15 (CPU1_BLK15_OTAR)


#define CPU1_BLK15_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBCCu)



#define CPU1_OMASK15 (CPU1_BLK15_OMASK)


#define CPU1_BLK16_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBD0u)



#define CPU1_RABR16 (CPU1_BLK16_RABR)


#define CPU1_BLK16_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBD4u)



#define CPU1_OTAR16 (CPU1_BLK16_OTAR)


#define CPU1_BLK16_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBD8u)



#define CPU1_OMASK16 (CPU1_BLK16_OMASK)


#define CPU1_BLK17_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBDCu)



#define CPU1_RABR17 (CPU1_BLK17_RABR)


#define CPU1_BLK17_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBE0u)



#define CPU1_OTAR17 (CPU1_BLK17_OTAR)


#define CPU1_BLK17_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBE4u)



#define CPU1_OMASK17 (CPU1_BLK17_OMASK)


#define CPU1_BLK18_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBE8u)



#define CPU1_RABR18 (CPU1_BLK18_RABR)


#define CPU1_BLK18_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBECu)



#define CPU1_OTAR18 (CPU1_BLK18_OTAR)


#define CPU1_BLK18_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBF0u)



#define CPU1_OMASK18 (CPU1_BLK18_OMASK)


#define CPU1_BLK19_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBF4u)



#define CPU1_RABR19 (CPU1_BLK19_RABR)


#define CPU1_BLK19_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBF8u)



#define CPU1_OTAR19 (CPU1_BLK19_OTAR)


#define CPU1_BLK19_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBFCu)



#define CPU1_OMASK19 (CPU1_BLK19_OMASK)


#define CPU1_BLK20_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC00u)



#define CPU1_RABR20 (CPU1_BLK20_RABR)


#define CPU1_BLK20_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC04u)



#define CPU1_OTAR20 (CPU1_BLK20_OTAR)


#define CPU1_BLK20_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC08u)



#define CPU1_OMASK20 (CPU1_BLK20_OMASK)


#define CPU1_BLK21_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC0Cu)



#define CPU1_RABR21 (CPU1_BLK21_RABR)


#define CPU1_BLK21_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC10u)



#define CPU1_OTAR21 (CPU1_BLK21_OTAR)


#define CPU1_BLK21_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC14u)



#define CPU1_OMASK21 (CPU1_BLK21_OMASK)


#define CPU1_BLK22_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC18u)



#define CPU1_RABR22 (CPU1_BLK22_RABR)


#define CPU1_BLK22_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC1Cu)



#define CPU1_OTAR22 (CPU1_BLK22_OTAR)


#define CPU1_BLK22_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC20u)



#define CPU1_OMASK22 (CPU1_BLK22_OMASK)


#define CPU1_BLK23_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC24u)



#define CPU1_RABR23 (CPU1_BLK23_RABR)


#define CPU1_BLK23_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC28u)



#define CPU1_OTAR23 (CPU1_BLK23_OTAR)


#define CPU1_BLK23_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC2Cu)



#define CPU1_OMASK23 (CPU1_BLK23_OMASK)


#define CPU1_BLK24_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC30u)



#define CPU1_RABR24 (CPU1_BLK24_RABR)


#define CPU1_BLK24_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC34u)



#define CPU1_OTAR24 (CPU1_BLK24_OTAR)


#define CPU1_BLK24_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC38u)



#define CPU1_OMASK24 (CPU1_BLK24_OMASK)


#define CPU1_BLK25_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC3Cu)



#define CPU1_RABR25 (CPU1_BLK25_RABR)


#define CPU1_BLK25_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC40u)



#define CPU1_OTAR25 (CPU1_BLK25_OTAR)


#define CPU1_BLK25_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC44u)



#define CPU1_OMASK25 (CPU1_BLK25_OMASK)


#define CPU1_BLK26_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC48u)



#define CPU1_RABR26 (CPU1_BLK26_RABR)


#define CPU1_BLK26_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC4Cu)



#define CPU1_OTAR26 (CPU1_BLK26_OTAR)


#define CPU1_BLK26_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC50u)



#define CPU1_OMASK26 (CPU1_BLK26_OMASK)


#define CPU1_BLK27_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC54u)



#define CPU1_RABR27 (CPU1_BLK27_RABR)


#define CPU1_BLK27_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC58u)



#define CPU1_OTAR27 (CPU1_BLK27_OTAR)


#define CPU1_BLK27_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC5Cu)



#define CPU1_OMASK27 (CPU1_BLK27_OMASK)


#define CPU1_BLK28_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC60u)



#define CPU1_RABR28 (CPU1_BLK28_RABR)


#define CPU1_BLK28_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC64u)



#define CPU1_OTAR28 (CPU1_BLK28_OTAR)


#define CPU1_BLK28_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC68u)



#define CPU1_OMASK28 (CPU1_BLK28_OMASK)


#define CPU1_BLK29_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC6Cu)



#define CPU1_RABR29 (CPU1_BLK29_RABR)


#define CPU1_BLK29_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC70u)



#define CPU1_OTAR29 (CPU1_BLK29_OTAR)


#define CPU1_BLK29_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC74u)



#define CPU1_OMASK29 (CPU1_BLK29_OMASK)


#define CPU1_BLK30_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC78u)



#define CPU1_RABR30 (CPU1_BLK30_RABR)


#define CPU1_BLK30_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC7Cu)



#define CPU1_OTAR30 (CPU1_BLK30_OTAR)


#define CPU1_BLK30_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC80u)



#define CPU1_OMASK30 (CPU1_BLK30_OMASK)


#define CPU1_BLK31_RABR (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC84u)



#define CPU1_RABR31 (CPU1_BLK31_RABR)


#define CPU1_BLK31_OTAR (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC88u)



#define CPU1_OTAR31 (CPU1_BLK31_OTAR)


#define CPU1_BLK31_OMASK (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC8Cu)



#define CPU1_OMASK31 (CPU1_BLK31_OMASK)


#define CPU1_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8831030u)


#define CPU1_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8838004u)


#define CPU1_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8838100u)


#define CPU1_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8838104u)


#define CPU1_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8838108u)


#define CPU1_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8839000u)


#define CPU1_SMACON (*(volatile Ifx_CPU_SMACON*)0xF883900Cu)


#define CPU1_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8839010u)


#define CPU1_DATR (*(volatile Ifx_CPU_DATR*)0xF8839018u)


#define CPU1_DEADD (*(volatile Ifx_CPU_DEADD*)0xF883901Cu)


#define CPU1_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8839020u)


#define CPU1_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8839024u)


#define CPU1_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8839040u)


#define CPU1_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8839200u)


#define CPU1_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8839204u)


#define CPU1_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8839208u)


#define CPU1_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF883920Cu)


#define CPU1_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8839210u)


#define CPU1_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8839214u)


#define CPU1_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8839400u)


#define CPU1_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF883A000u)


#define CPU1_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF883A004u)


#define CPU1_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF883A008u)


#define CPU1_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF883A010u)


#define CPU1_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF883A014u)


#define CPU1_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF883A018u)


#define CPU1_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF883C000u)


#define CPU1_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF883C004u)


#define CPU1_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF883C008u)


#define CPU1_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF883C00Cu)


#define CPU1_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF883C010u)


#define CPU1_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF883C014u)


#define CPU1_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF883C018u)


#define CPU1_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF883C01Cu)


#define CPU1_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF883C020u)


#define CPU1_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF883C024u)


#define CPU1_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF883C028u)


#define CPU1_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF883C02Cu)


#define CPU1_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF883C030u)


#define CPU1_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF883C034u)


#define CPU1_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF883C038u)


#define CPU1_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF883C03Cu)


#define CPU1_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF883C040u)


#define CPU1_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF883C044u)


#define CPU1_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF883C048u)


#define CPU1_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF883C04Cu)


#define CPU1_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF883C050u)


#define CPU1_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF883C054u)


#define CPU1_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF883C058u)


#define CPU1_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF883C05Cu)


#define CPU1_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF883C060u)


#define CPU1_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF883C064u)


#define CPU1_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF883C068u)


#define CPU1_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF883C06Cu)


#define CPU1_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF883C070u)


#define CPU1_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF883C074u)


#define CPU1_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF883C078u)


#define CPU1_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF883C07Cu)


#define CPU1_DPR16_L (*(volatile Ifx_CPU_DPR_L*)0xF883C080u)


#define CPU1_DPR16_U (*(volatile Ifx_CPU_DPR_U*)0xF883C084u)


#define CPU1_DPR17_L (*(volatile Ifx_CPU_DPR_L*)0xF883C088u)


#define CPU1_DPR17_U (*(volatile Ifx_CPU_DPR_U*)0xF883C08Cu)


#define CPU1_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF883D000u)


#define CPU1_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF883D004u)


#define CPU1_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF883D008u)


#define CPU1_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF883D00Cu)


#define CPU1_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF883D010u)


#define CPU1_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF883D014u)


#define CPU1_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF883D018u)


#define CPU1_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF883D01Cu)


#define CPU1_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF883D020u)


#define CPU1_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF883D024u)


#define CPU1_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF883D028u)


#define CPU1_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF883D02Cu)


#define CPU1_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF883D030u)


#define CPU1_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF883D034u)


#define CPU1_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF883D038u)


#define CPU1_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF883D03Cu)


#define CPU1_CPR8_L (*(volatile Ifx_CPU_CPR_L*)0xF883D040u)


#define CPU1_CPR8_U (*(volatile Ifx_CPU_CPR_U*)0xF883D044u)


#define CPU1_CPR9_L (*(volatile Ifx_CPU_CPR_L*)0xF883D048u)


#define CPU1_CPR9_U (*(volatile Ifx_CPU_CPR_U*)0xF883D04Cu)


#define CPU1_CPXE_0 (*(volatile Ifx_CPU_CPXE*)0xF883E000u)


#define CPU1_CPXE_1 (*(volatile Ifx_CPU_CPXE*)0xF883E004u)


#define CPU1_CPXE_2 (*(volatile Ifx_CPU_CPXE*)0xF883E008u)


#define CPU1_CPXE_3 (*(volatile Ifx_CPU_CPXE*)0xF883E00Cu)


#define CPU1_DPRE_0 (*(volatile Ifx_CPU_DPRE*)0xF883E010u)


#define CPU1_DPRE_1 (*(volatile Ifx_CPU_DPRE*)0xF883E014u)


#define CPU1_DPRE_2 (*(volatile Ifx_CPU_DPRE*)0xF883E018u)


#define CPU1_DPRE_3 (*(volatile Ifx_CPU_DPRE*)0xF883E01Cu)


#define CPU1_DPWE_0 (*(volatile Ifx_CPU_DPWE*)0xF883E020u)


#define CPU1_DPWE_1 (*(volatile Ifx_CPU_DPWE*)0xF883E024u)


#define CPU1_DPWE_2 (*(volatile Ifx_CPU_DPWE*)0xF883E028u)


#define CPU1_DPWE_3 (*(volatile Ifx_CPU_DPWE*)0xF883E02Cu)


#define CPU1_CPXE_4 (*(volatile Ifx_CPU_CPXE*)0xF883E040u)


#define CPU1_CPXE_5 (*(volatile Ifx_CPU_CPXE*)0xF883E044u)


#define CPU1_DPRE_4 (*(volatile Ifx_CPU_DPRE*)0xF883E050u)


#define CPU1_DPRE_5 (*(volatile Ifx_CPU_DPRE*)0xF883E054u)


#define CPU1_DPWE_4 (*(volatile Ifx_CPU_DPWE*)0xF883E060u)


#define CPU1_DPWE_5 (*(volatile Ifx_CPU_DPWE*)0xF883E064u)


#define CPU1_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF883E400u)


#define CPU1_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E404u)


#define CPU1_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E408u)


#define CPU1_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E40Cu)


#define CPU1_TPS_EXTIM_ENTRY_LVAL (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_LVAL*)0xF883E440u)


#define CPU1_TPS_EXTIM_ENTRY_CVAL (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_CVAL*)0xF883E444u)


#define CPU1_TPS_EXTIM_EXIT_LVAL (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_LVAL*)0xF883E448u)


#define CPU1_TPS_EXTIM_EXIT_CVAL (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_CVAL*)0xF883E44Cu)


#define CPU1_TPS_EXTIM_CLASS_EN (*(volatile Ifx_CPU_TPS_EXTIM_CLASS_EN*)0xF883E450u)


#define CPU1_TPS_EXTIM_STAT (*(volatile Ifx_CPU_TPS_EXTIM_STAT*)0xF883E454u)


#define CPU1_TPS_EXTIM_FCX (*(volatile Ifx_CPU_TPS_EXTIM_FCX*)0xF883E458u)


#define CPU1_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F000u)



#define CPU1_TR0EVT (CPU1_TR0_EVT)


#define CPU1_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F004u)



#define CPU1_TR0ADR (CPU1_TR0_ADR)


#define CPU1_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F008u)



#define CPU1_TR1EVT (CPU1_TR1_EVT)


#define CPU1_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F00Cu)



#define CPU1_TR1ADR (CPU1_TR1_ADR)


#define CPU1_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F010u)



#define CPU1_TR2EVT (CPU1_TR2_EVT)


#define CPU1_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F014u)



#define CPU1_TR2ADR (CPU1_TR2_ADR)


#define CPU1_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F018u)



#define CPU1_TR3EVT (CPU1_TR3_EVT)


#define CPU1_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F01Cu)



#define CPU1_TR3ADR (CPU1_TR3_ADR)


#define CPU1_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F020u)



#define CPU1_TR4EVT (CPU1_TR4_EVT)


#define CPU1_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F024u)



#define CPU1_TR4ADR (CPU1_TR4_ADR)


#define CPU1_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F028u)



#define CPU1_TR5EVT (CPU1_TR5_EVT)


#define CPU1_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F02Cu)



#define CPU1_TR5ADR (CPU1_TR5_ADR)


#define CPU1_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F030u)



#define CPU1_TR6EVT (CPU1_TR6_EVT)


#define CPU1_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F034u)



#define CPU1_TR6ADR (CPU1_TR6_ADR)


#define CPU1_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F038u)



#define CPU1_TR7EVT (CPU1_TR7_EVT)


#define CPU1_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F03Cu)



#define CPU1_TR7ADR (CPU1_TR7_ADR)


#define CPU1_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF883FC00u)


#define CPU1_CCNT (*(volatile Ifx_CPU_CCNT*)0xF883FC04u)


#define CPU1_ICNT (*(volatile Ifx_CPU_ICNT*)0xF883FC08u)


#define CPU1_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF883FC0Cu)


#define CPU1_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF883FC10u)


#define CPU1_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF883FC14u)


#define CPU1_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF883FD00u)


#define CPU1_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF883FD08u)


#define CPU1_CREVT (*(volatile Ifx_CPU_CREVT*)0xF883FD0Cu)


#define CPU1_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF883FD10u)


#define CPU1_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF883FD30u)


#define CPU1_DMS (*(volatile Ifx_CPU_DMS*)0xF883FD40u)


#define CPU1_DCX (*(volatile Ifx_CPU_DCX*)0xF883FD44u)


#define CPU1_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF883FD48u)


#define CPU1_PCXI (*(volatile Ifx_CPU_PCXI*)0xF883FE00u)


#define CPU1_PSW (*(volatile Ifx_CPU_PSW*)0xF883FE04u)


#define CPU1_PC (*(volatile Ifx_CPU_PC*)0xF883FE08u)


#define CPU1_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF883FE14u)


#define CPU1_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF883FE18u)


#define CPU1_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF883FE1Cu)


#define CPU1_BIV (*(volatile Ifx_CPU_BIV*)0xF883FE20u)


#define CPU1_BTV (*(volatile Ifx_CPU_BTV*)0xF883FE24u)


#define CPU1_ISP (*(volatile Ifx_CPU_ISP*)0xF883FE28u)


#define CPU1_ICR (*(volatile Ifx_CPU_ICR*)0xF883FE2Cu)


#define CPU1_FCX (*(volatile Ifx_CPU_FCX*)0xF883FE38u)


#define CPU1_LCX (*(volatile Ifx_CPU_LCX*)0xF883FE3Cu)


#define CPU1_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF883FE50u)


#define CPU1_D0 (*(volatile Ifx_CPU_D*)0xF883FF00u)


#define CPU1_D1 (*(volatile Ifx_CPU_D*)0xF883FF04u)


#define CPU1_D2 (*(volatile Ifx_CPU_D*)0xF883FF08u)


#define CPU1_D3 (*(volatile Ifx_CPU_D*)0xF883FF0Cu)


#define CPU1_D4 (*(volatile Ifx_CPU_D*)0xF883FF10u)


#define CPU1_D5 (*(volatile Ifx_CPU_D*)0xF883FF14u)


#define CPU1_D6 (*(volatile Ifx_CPU_D*)0xF883FF18u)


#define CPU1_D7 (*(volatile Ifx_CPU_D*)0xF883FF1Cu)


#define CPU1_D8 (*(volatile Ifx_CPU_D*)0xF883FF20u)


#define CPU1_D9 (*(volatile Ifx_CPU_D*)0xF883FF24u)


#define CPU1_D10 (*(volatile Ifx_CPU_D*)0xF883FF28u)


#define CPU1_D11 (*(volatile Ifx_CPU_D*)0xF883FF2Cu)


#define CPU1_D12 (*(volatile Ifx_CPU_D*)0xF883FF30u)


#define CPU1_D13 (*(volatile Ifx_CPU_D*)0xF883FF34u)


#define CPU1_D14 (*(volatile Ifx_CPU_D*)0xF883FF38u)


#define CPU1_D15 (*(volatile Ifx_CPU_D*)0xF883FF3Cu)


#define CPU1_A0 (*(volatile Ifx_CPU_A*)0xF883FF80u)


#define CPU1_A1 (*(volatile Ifx_CPU_A*)0xF883FF84u)


#define CPU1_A2 (*(volatile Ifx_CPU_A*)0xF883FF88u)


#define CPU1_A3 (*(volatile Ifx_CPU_A*)0xF883FF8Cu)


#define CPU1_A4 (*(volatile Ifx_CPU_A*)0xF883FF90u)


#define CPU1_A5 (*(volatile Ifx_CPU_A*)0xF883FF94u)


#define CPU1_A6 (*(volatile Ifx_CPU_A*)0xF883FF98u)


#define CPU1_A7 (*(volatile Ifx_CPU_A*)0xF883FF9Cu)


#define CPU1_A8 (*(volatile Ifx_CPU_A*)0xF883FFA0u)


#define CPU1_A9 (*(volatile Ifx_CPU_A*)0xF883FFA4u)


#define CPU1_A10 (*(volatile Ifx_CPU_A*)0xF883FFA8u)


#define CPU1_A11 (*(volatile Ifx_CPU_A*)0xF883FFACu)


#define CPU1_A12 (*(volatile Ifx_CPU_A*)0xF883FFB0u)


#define CPU1_A13 (*(volatile Ifx_CPU_A*)0xF883FFB4u)


#define CPU1_A14 (*(volatile Ifx_CPU_A*)0xF883FFB8u)


#define CPU1_A15 (*(volatile Ifx_CPU_A*)0xF883FFBCu)
# 49 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_bf.h" 1
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_bf.h"
#define IFXSCU_BF_H 1
# 56 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxScu_bf.h"
#define IFX_SCU_ID_MODREV_LEN (8u)


#define IFX_SCU_ID_MODREV_MSK (0xffu)


#define IFX_SCU_ID_MODREV_OFF (0u)


#define IFX_SCU_ID_MODTYPE_LEN (8u)


#define IFX_SCU_ID_MODTYPE_MSK (0xffu)


#define IFX_SCU_ID_MODTYPE_OFF (8u)


#define IFX_SCU_ID_MODNUMBER_LEN (16u)


#define IFX_SCU_ID_MODNUMBER_MSK (0xffffu)


#define IFX_SCU_ID_MODNUMBER_OFF (16u)


#define IFX_SCU_OSCCON_PLLLV_LEN (1u)


#define IFX_SCU_OSCCON_PLLLV_MSK (0x1u)


#define IFX_SCU_OSCCON_PLLLV_OFF (1u)


#define IFX_SCU_OSCCON_OSCRES_LEN (1u)


#define IFX_SCU_OSCCON_OSCRES_MSK (0x1u)


#define IFX_SCU_OSCCON_OSCRES_OFF (2u)


#define IFX_SCU_OSCCON_GAINSEL_LEN (2u)


#define IFX_SCU_OSCCON_GAINSEL_MSK (0x3u)


#define IFX_SCU_OSCCON_GAINSEL_OFF (3u)


#define IFX_SCU_OSCCON_MODE_LEN (2u)


#define IFX_SCU_OSCCON_MODE_MSK (0x3u)


#define IFX_SCU_OSCCON_MODE_OFF (5u)


#define IFX_SCU_OSCCON_SHBY_LEN (1u)


#define IFX_SCU_OSCCON_SHBY_MSK (0x1u)


#define IFX_SCU_OSCCON_SHBY_OFF (7u)


#define IFX_SCU_OSCCON_PLLHV_LEN (1u)


#define IFX_SCU_OSCCON_PLLHV_MSK (0x1u)


#define IFX_SCU_OSCCON_PLLHV_OFF (8u)


#define IFX_SCU_OSCCON_HYSEN_LEN (1u)


#define IFX_SCU_OSCCON_HYSEN_MSK (0x1u)


#define IFX_SCU_OSCCON_HYSEN_OFF (9u)


#define IFX_SCU_OSCCON_HYSCTL_LEN (2u)


#define IFX_SCU_OSCCON_HYSCTL_MSK (0x3u)


#define IFX_SCU_OSCCON_HYSCTL_OFF (10u)


#define IFX_SCU_OSCCON_AMPCTL_LEN (2u)


#define IFX_SCU_OSCCON_AMPCTL_MSK (0x3u)


#define IFX_SCU_OSCCON_AMPCTL_OFF (12u)


#define IFX_SCU_OSCCON_OSCVAL_LEN (5u)


#define IFX_SCU_OSCCON_OSCVAL_MSK (0x1fu)


#define IFX_SCU_OSCCON_OSCVAL_OFF (16u)


#define IFX_SCU_OSCCON_APREN_LEN (1u)


#define IFX_SCU_OSCCON_APREN_MSK (0x1u)


#define IFX_SCU_OSCCON_APREN_OFF (23u)


#define IFX_SCU_OSCCON_CAP0EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP0EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP0EN_OFF (24u)


#define IFX_SCU_OSCCON_CAP1EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP1EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP1EN_OFF (25u)


#define IFX_SCU_OSCCON_CAP2EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP2EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP2EN_OFF (26u)


#define IFX_SCU_OSCCON_CAP3EN_LEN (1u)


#define IFX_SCU_OSCCON_CAP3EN_MSK (0x1u)


#define IFX_SCU_OSCCON_CAP3EN_OFF (27u)


#define IFX_SCU_SYSPLLSTAT_PWDSTAT_LEN (1u)


#define IFX_SCU_SYSPLLSTAT_PWDSTAT_MSK (0x1u)


#define IFX_SCU_SYSPLLSTAT_PWDSTAT_OFF (1u)


#define IFX_SCU_SYSPLLSTAT_LOCK_LEN (1u)


#define IFX_SCU_SYSPLLSTAT_LOCK_MSK (0x1u)


#define IFX_SCU_SYSPLLSTAT_LOCK_OFF (2u)


#define IFX_SCU_SYSPLLSTAT_K2RDY_LEN (1u)


#define IFX_SCU_SYSPLLSTAT_K2RDY_MSK (0x1u)


#define IFX_SCU_SYSPLLSTAT_K2RDY_OFF (5u)


#define IFX_SCU_SYSPLLSTAT_MODRUN_LEN (1u)


#define IFX_SCU_SYSPLLSTAT_MODRUN_MSK (0x1u)


#define IFX_SCU_SYSPLLSTAT_MODRUN_OFF (7u)


#define IFX_SCU_SYSPLLCON0_MODEN_LEN (1u)


#define IFX_SCU_SYSPLLCON0_MODEN_MSK (0x1u)


#define IFX_SCU_SYSPLLCON0_MODEN_OFF (2u)


#define IFX_SCU_SYSPLLCON0_NDIV_LEN (7u)


#define IFX_SCU_SYSPLLCON0_NDIV_MSK (0x7fu)


#define IFX_SCU_SYSPLLCON0_NDIV_OFF (9u)


#define IFX_SCU_SYSPLLCON0_PLLPWD_LEN (1u)


#define IFX_SCU_SYSPLLCON0_PLLPWD_MSK (0x1u)


#define IFX_SCU_SYSPLLCON0_PLLPWD_OFF (16u)


#define IFX_SCU_SYSPLLCON0_RESLD_LEN (1u)


#define IFX_SCU_SYSPLLCON0_RESLD_MSK (0x1u)


#define IFX_SCU_SYSPLLCON0_RESLD_OFF (18u)


#define IFX_SCU_SYSPLLCON0_PDIV_LEN (3u)


#define IFX_SCU_SYSPLLCON0_PDIV_MSK (0x7u)


#define IFX_SCU_SYSPLLCON0_PDIV_OFF (24u)


#define IFX_SCU_SYSPLLCON0_INSEL_LEN (2u)


#define IFX_SCU_SYSPLLCON0_INSEL_MSK (0x3u)


#define IFX_SCU_SYSPLLCON0_INSEL_OFF (30u)


#define IFX_SCU_SYSPLLCON1_K2DIV_LEN (3u)


#define IFX_SCU_SYSPLLCON1_K2DIV_MSK (0x7u)


#define IFX_SCU_SYSPLLCON1_K2DIV_OFF (0u)


#define IFX_SCU_SYSPLLCON2_MODCFG_LEN (16u)


#define IFX_SCU_SYSPLLCON2_MODCFG_MSK (0xffffu)


#define IFX_SCU_SYSPLLCON2_MODCFG_OFF (0u)


#define IFX_SCU_PERPLLSTAT_PWDSTAT_LEN (1u)


#define IFX_SCU_PERPLLSTAT_PWDSTAT_MSK (0x1u)


#define IFX_SCU_PERPLLSTAT_PWDSTAT_OFF (1u)


#define IFX_SCU_PERPLLSTAT_LOCK_LEN (1u)


#define IFX_SCU_PERPLLSTAT_LOCK_MSK (0x1u)


#define IFX_SCU_PERPLLSTAT_LOCK_OFF (2u)


#define IFX_SCU_PERPLLSTAT_K3RDY_LEN (1u)


#define IFX_SCU_PERPLLSTAT_K3RDY_MSK (0x1u)


#define IFX_SCU_PERPLLSTAT_K3RDY_OFF (4u)


#define IFX_SCU_PERPLLSTAT_K2RDY_LEN (1u)


#define IFX_SCU_PERPLLSTAT_K2RDY_MSK (0x1u)


#define IFX_SCU_PERPLLSTAT_K2RDY_OFF (5u)


#define IFX_SCU_PERPLLCON0_DIVBY_LEN (1u)


#define IFX_SCU_PERPLLCON0_DIVBY_MSK (0x1u)


#define IFX_SCU_PERPLLCON0_DIVBY_OFF (0u)


#define IFX_SCU_PERPLLCON0_NDIV_LEN (7u)


#define IFX_SCU_PERPLLCON0_NDIV_MSK (0x7fu)


#define IFX_SCU_PERPLLCON0_NDIV_OFF (9u)


#define IFX_SCU_PERPLLCON0_PLLPWD_LEN (1u)


#define IFX_SCU_PERPLLCON0_PLLPWD_MSK (0x1u)


#define IFX_SCU_PERPLLCON0_PLLPWD_OFF (16u)


#define IFX_SCU_PERPLLCON0_RESLD_LEN (1u)


#define IFX_SCU_PERPLLCON0_RESLD_MSK (0x1u)


#define IFX_SCU_PERPLLCON0_RESLD_OFF (18u)


#define IFX_SCU_PERPLLCON0_PDIV_LEN (3u)


#define IFX_SCU_PERPLLCON0_PDIV_MSK (0x7u)


#define IFX_SCU_PERPLLCON0_PDIV_OFF (24u)


#define IFX_SCU_PERPLLCON1_K2DIV_LEN (3u)


#define IFX_SCU_PERPLLCON1_K2DIV_MSK (0x7u)


#define IFX_SCU_PERPLLCON1_K2DIV_OFF (0u)


#define IFX_SCU_PERPLLCON1_K3DIV_LEN (3u)


#define IFX_SCU_PERPLLCON1_K3DIV_MSK (0x7u)


#define IFX_SCU_PERPLLCON1_K3DIV_OFF (8u)


#define IFX_SCU_CCUCON0_STMDIV_LEN (4u)


#define IFX_SCU_CCUCON0_STMDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_STMDIV_OFF (0u)


#define IFX_SCU_CCUCON0_GTMDIV_LEN (4u)


#define IFX_SCU_CCUCON0_GTMDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_GTMDIV_OFF (4u)


#define IFX_SCU_CCUCON0_SRIDIV_LEN (4u)


#define IFX_SCU_CCUCON0_SRIDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_SRIDIV_OFF (8u)


#define IFX_SCU_CCUCON0_LPDIV_LEN (3u)


#define IFX_SCU_CCUCON0_LPDIV_MSK (0x7u)


#define IFX_SCU_CCUCON0_LPDIV_OFF (12u)


#define IFX_SCU_CCUCON0_SPBDIV_LEN (4u)


#define IFX_SCU_CCUCON0_SPBDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_SPBDIV_OFF (16u)


#define IFX_SCU_CCUCON0_BBBDIV_LEN (4u)


#define IFX_SCU_CCUCON0_BBBDIV_MSK (0xfu)


#define IFX_SCU_CCUCON0_BBBDIV_OFF (20u)


#define IFX_SCU_CCUCON0_FSIDIV_LEN (2u)


#define IFX_SCU_CCUCON0_FSIDIV_MSK (0x3u)


#define IFX_SCU_CCUCON0_FSIDIV_OFF (24u)


#define IFX_SCU_CCUCON0_FSI2DIV_LEN (2u)


#define IFX_SCU_CCUCON0_FSI2DIV_MSK (0x3u)


#define IFX_SCU_CCUCON0_FSI2DIV_OFF (26u)


#define IFX_SCU_CCUCON0_CLKSEL_LEN (2u)


#define IFX_SCU_CCUCON0_CLKSEL_MSK (0x3u)


#define IFX_SCU_CCUCON0_CLKSEL_OFF (28u)


#define IFX_SCU_CCUCON0_UP_LEN (1u)


#define IFX_SCU_CCUCON0_UP_MSK (0x1u)


#define IFX_SCU_CCUCON0_UP_OFF (30u)


#define IFX_SCU_CCUCON0_LCK_LEN (1u)


#define IFX_SCU_CCUCON0_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON0_LCK_OFF (31u)


#define IFX_SCU_CCUCON1_MCANDIV_LEN (4u)


#define IFX_SCU_CCUCON1_MCANDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_MCANDIV_OFF (0u)


#define IFX_SCU_CCUCON1_CLKSELMCAN_LEN (2u)


#define IFX_SCU_CCUCON1_CLKSELMCAN_MSK (0x3u)


#define IFX_SCU_CCUCON1_CLKSELMCAN_OFF (4u)


#define IFX_SCU_CCUCON1_PLL1DIVDIS_LEN (1u)


#define IFX_SCU_CCUCON1_PLL1DIVDIS_MSK (0x1u)


#define IFX_SCU_CCUCON1_PLL1DIVDIS_OFF (7u)


#define IFX_SCU_CCUCON1_I2CDIV_LEN (4u)


#define IFX_SCU_CCUCON1_I2CDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_I2CDIV_OFF (8u)


#define IFX_SCU_CCUCON1_MSCDIV_LEN (4u)


#define IFX_SCU_CCUCON1_MSCDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_MSCDIV_OFF (16u)


#define IFX_SCU_CCUCON1_CLKSELMSC_LEN (2u)


#define IFX_SCU_CCUCON1_CLKSELMSC_MSK (0x3u)


#define IFX_SCU_CCUCON1_CLKSELMSC_OFF (20u)


#define IFX_SCU_CCUCON1_QSPIDIV_LEN (4u)


#define IFX_SCU_CCUCON1_QSPIDIV_MSK (0xfu)


#define IFX_SCU_CCUCON1_QSPIDIV_OFF (24u)


#define IFX_SCU_CCUCON1_CLKSELQSPI_LEN (2u)


#define IFX_SCU_CCUCON1_CLKSELQSPI_MSK (0x3u)


#define IFX_SCU_CCUCON1_CLKSELQSPI_OFF (28u)


#define IFX_SCU_CCUCON1_LCK_LEN (1u)


#define IFX_SCU_CCUCON1_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON1_LCK_OFF (31u)


#define IFX_SCU_FDR_STEP_LEN (10u)


#define IFX_SCU_FDR_STEP_MSK (0x3ffu)


#define IFX_SCU_FDR_STEP_OFF (0u)


#define IFX_SCU_FDR_DM_LEN (2u)


#define IFX_SCU_FDR_DM_MSK (0x3u)


#define IFX_SCU_FDR_DM_OFF (14u)


#define IFX_SCU_FDR_RESULT_LEN (10u)


#define IFX_SCU_FDR_RESULT_MSK (0x3ffu)


#define IFX_SCU_FDR_RESULT_OFF (16u)


#define IFX_SCU_FDR_DISCLK_LEN (1u)


#define IFX_SCU_FDR_DISCLK_MSK (0x1u)


#define IFX_SCU_FDR_DISCLK_OFF (31u)


#define IFX_SCU_EXTCON_EN0_LEN (1u)


#define IFX_SCU_EXTCON_EN0_MSK (0x1u)


#define IFX_SCU_EXTCON_EN0_OFF (0u)


#define IFX_SCU_EXTCON_SEL0_LEN (4u)


#define IFX_SCU_EXTCON_SEL0_MSK (0xfu)


#define IFX_SCU_EXTCON_SEL0_OFF (2u)


#define IFX_SCU_EXTCON_EN1_LEN (1u)


#define IFX_SCU_EXTCON_EN1_MSK (0x1u)


#define IFX_SCU_EXTCON_EN1_OFF (16u)


#define IFX_SCU_EXTCON_NSEL_LEN (1u)


#define IFX_SCU_EXTCON_NSEL_MSK (0x1u)


#define IFX_SCU_EXTCON_NSEL_OFF (17u)


#define IFX_SCU_EXTCON_SEL1_LEN (4u)


#define IFX_SCU_EXTCON_SEL1_MSK (0xfu)


#define IFX_SCU_EXTCON_SEL1_OFF (18u)


#define IFX_SCU_EXTCON_DIV1_LEN (8u)


#define IFX_SCU_EXTCON_DIV1_MSK (0xffu)


#define IFX_SCU_EXTCON_DIV1_OFF (24u)


#define IFX_SCU_CCUCON2_ASCLINFDIV_LEN (4u)


#define IFX_SCU_CCUCON2_ASCLINFDIV_MSK (0xfu)


#define IFX_SCU_CCUCON2_ASCLINFDIV_OFF (0u)


#define IFX_SCU_CCUCON2_ASCLINSDIV_LEN (4u)


#define IFX_SCU_CCUCON2_ASCLINSDIV_MSK (0xfu)


#define IFX_SCU_CCUCON2_ASCLINSDIV_OFF (8u)


#define IFX_SCU_CCUCON2_CLKSELASCLINS_LEN (2u)


#define IFX_SCU_CCUCON2_CLKSELASCLINS_MSK (0x3u)


#define IFX_SCU_CCUCON2_CLKSELASCLINS_OFF (12u)


#define IFX_SCU_CCUCON2_ERAYPERON_LEN (1u)


#define IFX_SCU_CCUCON2_ERAYPERON_MSK (0x1u)


#define IFX_SCU_CCUCON2_ERAYPERON_OFF (25u)


#define IFX_SCU_CCUCON2_LCK_LEN (1u)


#define IFX_SCU_CCUCON2_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON2_LCK_OFF (31u)


#define IFX_SCU_CCUCON3_PLL0MONEN_LEN (1u)


#define IFX_SCU_CCUCON3_PLL0MONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL0MONEN_OFF (0u)


#define IFX_SCU_CCUCON3_PLL1MONEN_LEN (1u)


#define IFX_SCU_CCUCON3_PLL1MONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL1MONEN_OFF (1u)


#define IFX_SCU_CCUCON3_PLL2MONEN_LEN (1u)


#define IFX_SCU_CCUCON3_PLL2MONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL2MONEN_OFF (2u)


#define IFX_SCU_CCUCON3_SPBMONEN_LEN (1u)


#define IFX_SCU_CCUCON3_SPBMONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_SPBMONEN_OFF (3u)


#define IFX_SCU_CCUCON3_BACKMONEN_LEN (1u)


#define IFX_SCU_CCUCON3_BACKMONEN_MSK (0x1u)


#define IFX_SCU_CCUCON3_BACKMONEN_OFF (4u)


#define IFX_SCU_CCUCON3_PLL0MONTST_LEN (1u)


#define IFX_SCU_CCUCON3_PLL0MONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL0MONTST_OFF (8u)


#define IFX_SCU_CCUCON3_PLL1MONTST_LEN (1u)


#define IFX_SCU_CCUCON3_PLL1MONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL1MONTST_OFF (9u)


#define IFX_SCU_CCUCON3_PLL2MONTST_LEN (1u)


#define IFX_SCU_CCUCON3_PLL2MONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_PLL2MONTST_OFF (10u)


#define IFX_SCU_CCUCON3_SPBMONTST_LEN (1u)


#define IFX_SCU_CCUCON3_SPBMONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_SPBMONTST_OFF (11u)


#define IFX_SCU_CCUCON3_BACKMONTST_LEN (1u)


#define IFX_SCU_CCUCON3_BACKMONTST_MSK (0x1u)


#define IFX_SCU_CCUCON3_BACKMONTST_OFF (12u)


#define IFX_SCU_CCUCON3_UP_LEN (1u)


#define IFX_SCU_CCUCON3_UP_MSK (0x1u)


#define IFX_SCU_CCUCON3_UP_OFF (30u)


#define IFX_SCU_CCUCON3_LCK_LEN (1u)


#define IFX_SCU_CCUCON3_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON3_LCK_OFF (31u)


#define IFX_SCU_CCUCON4_LOTHR_LEN (12u)


#define IFX_SCU_CCUCON4_LOTHR_MSK (0xfffu)


#define IFX_SCU_CCUCON4_LOTHR_OFF (0u)


#define IFX_SCU_CCUCON4_UPTHR_LEN (12u)


#define IFX_SCU_CCUCON4_UPTHR_MSK (0xfffu)


#define IFX_SCU_CCUCON4_UPTHR_OFF (12u)


#define IFX_SCU_CCUCON4_MONEN_LEN (1u)


#define IFX_SCU_CCUCON4_MONEN_MSK (0x1u)


#define IFX_SCU_CCUCON4_MONEN_OFF (24u)


#define IFX_SCU_CCUCON4_MONTST_LEN (1u)


#define IFX_SCU_CCUCON4_MONTST_MSK (0x1u)


#define IFX_SCU_CCUCON4_MONTST_OFF (25u)


#define IFX_SCU_CCUCON4_UP_LEN (1u)


#define IFX_SCU_CCUCON4_UP_MSK (0x1u)


#define IFX_SCU_CCUCON4_UP_OFF (30u)


#define IFX_SCU_CCUCON4_LCK_LEN (1u)


#define IFX_SCU_CCUCON4_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON4_LCK_OFF (31u)


#define IFX_SCU_CCUCON5_GETHDIV_LEN (4u)


#define IFX_SCU_CCUCON5_GETHDIV_MSK (0xfu)


#define IFX_SCU_CCUCON5_GETHDIV_OFF (0u)


#define IFX_SCU_CCUCON5_MCANHDIV_LEN (4u)


#define IFX_SCU_CCUCON5_MCANHDIV_MSK (0xfu)


#define IFX_SCU_CCUCON5_MCANHDIV_OFF (4u)


#define IFX_SCU_CCUCON5_UP_LEN (1u)


#define IFX_SCU_CCUCON5_UP_MSK (0x1u)


#define IFX_SCU_CCUCON5_UP_OFF (30u)


#define IFX_SCU_CCUCON5_LCK_LEN (1u)


#define IFX_SCU_CCUCON5_LCK_MSK (0x1u)


#define IFX_SCU_CCUCON5_LCK_OFF (31u)


#define IFX_SCU_RSTSTAT_ESR0_LEN (1u)


#define IFX_SCU_RSTSTAT_ESR0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_ESR0_OFF (0u)


#define IFX_SCU_RSTSTAT_ESR1_LEN (1u)


#define IFX_SCU_RSTSTAT_ESR1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_ESR1_OFF (1u)


#define IFX_SCU_RSTSTAT_SMU_LEN (1u)


#define IFX_SCU_RSTSTAT_SMU_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SMU_OFF (3u)


#define IFX_SCU_RSTSTAT_SW_LEN (1u)


#define IFX_SCU_RSTSTAT_SW_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SW_OFF (4u)


#define IFX_SCU_RSTSTAT_STM0_LEN (1u)


#define IFX_SCU_RSTSTAT_STM0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STM0_OFF (5u)


#define IFX_SCU_RSTSTAT_STM1_LEN (1u)


#define IFX_SCU_RSTSTAT_STM1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STM1_OFF (6u)


#define IFX_SCU_RSTSTAT_PORST_LEN (1u)


#define IFX_SCU_RSTSTAT_PORST_MSK (0x1u)


#define IFX_SCU_RSTSTAT_PORST_OFF (16u)


#define IFX_SCU_RSTSTAT_CB0_LEN (1u)


#define IFX_SCU_RSTSTAT_CB0_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB0_OFF (18u)


#define IFX_SCU_RSTSTAT_CB1_LEN (1u)


#define IFX_SCU_RSTSTAT_CB1_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB1_OFF (19u)


#define IFX_SCU_RSTSTAT_CB3_LEN (1u)


#define IFX_SCU_RSTSTAT_CB3_MSK (0x1u)


#define IFX_SCU_RSTSTAT_CB3_OFF (20u)


#define IFX_SCU_RSTSTAT_EVRC_LEN (1u)


#define IFX_SCU_RSTSTAT_EVRC_MSK (0x1u)


#define IFX_SCU_RSTSTAT_EVRC_OFF (23u)


#define IFX_SCU_RSTSTAT_EVR33_LEN (1u)


#define IFX_SCU_RSTSTAT_EVR33_MSK (0x1u)


#define IFX_SCU_RSTSTAT_EVR33_OFF (24u)


#define IFX_SCU_RSTSTAT_SWD_LEN (1u)


#define IFX_SCU_RSTSTAT_SWD_MSK (0x1u)


#define IFX_SCU_RSTSTAT_SWD_OFF (25u)


#define IFX_SCU_RSTSTAT_HSMS_LEN (1u)


#define IFX_SCU_RSTSTAT_HSMS_MSK (0x1u)


#define IFX_SCU_RSTSTAT_HSMS_OFF (26u)


#define IFX_SCU_RSTSTAT_HSMA_LEN (1u)


#define IFX_SCU_RSTSTAT_HSMA_MSK (0x1u)


#define IFX_SCU_RSTSTAT_HSMA_OFF (27u)


#define IFX_SCU_RSTSTAT_STBYR_LEN (1u)


#define IFX_SCU_RSTSTAT_STBYR_MSK (0x1u)


#define IFX_SCU_RSTSTAT_STBYR_OFF (28u)


#define IFX_SCU_RSTSTAT_LBPORST_LEN (1u)


#define IFX_SCU_RSTSTAT_LBPORST_MSK (0x1u)


#define IFX_SCU_RSTSTAT_LBPORST_OFF (29u)


#define IFX_SCU_RSTSTAT_LBTERM_LEN (1u)


#define IFX_SCU_RSTSTAT_LBTERM_MSK (0x1u)


#define IFX_SCU_RSTSTAT_LBTERM_OFF (30u)


#define IFX_SCU_RSTCON_ESR0_LEN (2u)


#define IFX_SCU_RSTCON_ESR0_MSK (0x3u)


#define IFX_SCU_RSTCON_ESR0_OFF (0u)


#define IFX_SCU_RSTCON_ESR1_LEN (2u)


#define IFX_SCU_RSTCON_ESR1_MSK (0x3u)


#define IFX_SCU_RSTCON_ESR1_OFF (2u)


#define IFX_SCU_RSTCON_SMU_LEN (2u)


#define IFX_SCU_RSTCON_SMU_MSK (0x3u)


#define IFX_SCU_RSTCON_SMU_OFF (6u)


#define IFX_SCU_RSTCON_SW_LEN (2u)


#define IFX_SCU_RSTCON_SW_MSK (0x3u)


#define IFX_SCU_RSTCON_SW_OFF (8u)


#define IFX_SCU_RSTCON_STM0_LEN (2u)


#define IFX_SCU_RSTCON_STM0_MSK (0x3u)


#define IFX_SCU_RSTCON_STM0_OFF (10u)


#define IFX_SCU_RSTCON_STM1_LEN (2u)


#define IFX_SCU_RSTCON_STM1_MSK (0x3u)


#define IFX_SCU_RSTCON_STM1_OFF (12u)


#define IFX_SCU_ARSTDIS_STM0DIS_LEN (1u)


#define IFX_SCU_ARSTDIS_STM0DIS_MSK (0x1u)


#define IFX_SCU_ARSTDIS_STM0DIS_OFF (0u)


#define IFX_SCU_ARSTDIS_STM1DIS_LEN (1u)


#define IFX_SCU_ARSTDIS_STM1DIS_MSK (0x1u)


#define IFX_SCU_ARSTDIS_STM1DIS_OFF (1u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_LEN (1u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_MSK (0x1u)


#define IFX_SCU_SWRSTCON_SWRSTREQ_OFF (1u)


#define IFX_SCU_RSTCON2_FRTO_LEN (1u)


#define IFX_SCU_RSTCON2_FRTO_MSK (0x1u)


#define IFX_SCU_RSTCON2_FRTO_OFF (0u)


#define IFX_SCU_RSTCON2_CLRC_LEN (1u)


#define IFX_SCU_RSTCON2_CLRC_MSK (0x1u)


#define IFX_SCU_RSTCON2_CLRC_OFF (1u)


#define IFX_SCU_RSTCON2_CSSX_LEN (6u)


#define IFX_SCU_RSTCON2_CSSX_MSK (0x3fu)


#define IFX_SCU_RSTCON2_CSSX_OFF (7u)


#define IFX_SCU_RSTCON2_USRINFO_LEN (16u)


#define IFX_SCU_RSTCON2_USRINFO_MSK (0xffffu)


#define IFX_SCU_RSTCON2_USRINFO_OFF (16u)


#define IFX_SCU_ESRCFGX_ESRCFGX_EDCON_LEN (2u)


#define IFX_SCU_ESRCFGX_ESRCFGX_EDCON_MSK (0x3u)


#define IFX_SCU_ESRCFGX_ESRCFGX_EDCON_OFF (7u)


#define IFX_SCU_ESROCFG_ARI_LEN (1u)


#define IFX_SCU_ESROCFG_ARI_MSK (0x1u)


#define IFX_SCU_ESROCFG_ARI_OFF (0u)


#define IFX_SCU_ESROCFG_ARC_LEN (1u)


#define IFX_SCU_ESROCFG_ARC_MSK (0x1u)


#define IFX_SCU_ESROCFG_ARC_OFF (1u)


#define IFX_SCU_SYSCON_CCTRIG0_LEN (1u)


#define IFX_SCU_SYSCON_CCTRIG0_MSK (0x1u)


#define IFX_SCU_SYSCON_CCTRIG0_OFF (0u)


#define IFX_SCU_SYSCON_RAMINTM_LEN (2u)


#define IFX_SCU_SYSCON_RAMINTM_MSK (0x3u)


#define IFX_SCU_SYSCON_RAMINTM_OFF (2u)


#define IFX_SCU_SYSCON_SETLUDIS_LEN (1u)


#define IFX_SCU_SYSCON_SETLUDIS_MSK (0x1u)


#define IFX_SCU_SYSCON_SETLUDIS_OFF (4u)


#define IFX_SCU_SYSCON_DDC_LEN (1u)


#define IFX_SCU_SYSCON_DDC_MSK (0x1u)


#define IFX_SCU_SYSCON_DDC_OFF (8u)


#define IFX_SCU_CCUCON6_CPU0DIV_LEN (6u)


#define IFX_SCU_CCUCON6_CPU0DIV_MSK (0x3fu)


#define IFX_SCU_CCUCON6_CPU0DIV_OFF (0u)


#define IFX_SCU_CCUCON7_CPU1DIV_LEN (6u)


#define IFX_SCU_CCUCON7_CPU1DIV_MSK (0x3fu)


#define IFX_SCU_CCUCON7_CPU1DIV_OFF (0u)


#define IFX_SCU_PDR_PD0_LEN (2u)


#define IFX_SCU_PDR_PD0_MSK (0x3u)


#define IFX_SCU_PDR_PD0_OFF (0u)


#define IFX_SCU_PDR_PL0_LEN (2u)


#define IFX_SCU_PDR_PL0_MSK (0x3u)


#define IFX_SCU_PDR_PL0_OFF (2u)


#define IFX_SCU_PDR_PD1_LEN (2u)


#define IFX_SCU_PDR_PD1_MSK (0x3u)


#define IFX_SCU_PDR_PD1_OFF (4u)


#define IFX_SCU_PDR_PL1_LEN (2u)


#define IFX_SCU_PDR_PL1_MSK (0x3u)


#define IFX_SCU_PDR_PL1_OFF (6u)


#define IFX_SCU_IOCR_PC0_LEN (4u)


#define IFX_SCU_IOCR_PC0_MSK (0xfu)


#define IFX_SCU_IOCR_PC0_OFF (4u)


#define IFX_SCU_IOCR_PC1_LEN (4u)


#define IFX_SCU_IOCR_PC1_MSK (0xfu)


#define IFX_SCU_IOCR_PC1_OFF (12u)


#define IFX_SCU_OUT_P0_LEN (1u)


#define IFX_SCU_OUT_P0_MSK (0x1u)


#define IFX_SCU_OUT_P0_OFF (0u)


#define IFX_SCU_OUT_P1_LEN (1u)


#define IFX_SCU_OUT_P1_MSK (0x1u)


#define IFX_SCU_OUT_P1_OFF (1u)


#define IFX_SCU_OMR_PS0_LEN (1u)


#define IFX_SCU_OMR_PS0_MSK (0x1u)


#define IFX_SCU_OMR_PS0_OFF (0u)


#define IFX_SCU_OMR_PS1_LEN (1u)


#define IFX_SCU_OMR_PS1_MSK (0x1u)


#define IFX_SCU_OMR_PS1_OFF (1u)


#define IFX_SCU_OMR_PCL0_LEN (1u)


#define IFX_SCU_OMR_PCL0_MSK (0x1u)


#define IFX_SCU_OMR_PCL0_OFF (16u)


#define IFX_SCU_OMR_PCL1_LEN (1u)


#define IFX_SCU_OMR_PCL1_MSK (0x1u)


#define IFX_SCU_OMR_PCL1_OFF (17u)


#define IFX_SCU_IN_P0_LEN (1u)


#define IFX_SCU_IN_P0_MSK (0x1u)


#define IFX_SCU_IN_P0_OFF (0u)


#define IFX_SCU_IN_P1_LEN (1u)


#define IFX_SCU_IN_P1_MSK (0x1u)


#define IFX_SCU_IN_P1_OFF (1u)


#define IFX_SCU_STSTAT_HWCFG_LEN (8u)


#define IFX_SCU_STSTAT_HWCFG_MSK (0xffu)


#define IFX_SCU_STSTAT_HWCFG_OFF (0u)


#define IFX_SCU_STSTAT_FTM_LEN (7u)


#define IFX_SCU_STSTAT_FTM_MSK (0x7fu)


#define IFX_SCU_STSTAT_FTM_OFF (8u)


#define IFX_SCU_STSTAT_MODE_LEN (1u)


#define IFX_SCU_STSTAT_MODE_MSK (0x1u)


#define IFX_SCU_STSTAT_MODE_OFF (15u)


#define IFX_SCU_STSTAT_FCBAE_LEN (1u)


#define IFX_SCU_STSTAT_FCBAE_MSK (0x1u)


#define IFX_SCU_STSTAT_FCBAE_OFF (16u)


#define IFX_SCU_STSTAT_LUDIS_LEN (1u)


#define IFX_SCU_STSTAT_LUDIS_MSK (0x1u)


#define IFX_SCU_STSTAT_LUDIS_OFF (17u)


#define IFX_SCU_STSTAT_TRSTL_LEN (1u)


#define IFX_SCU_STSTAT_TRSTL_MSK (0x1u)


#define IFX_SCU_STSTAT_TRSTL_OFF (19u)


#define IFX_SCU_STSTAT_SPDEN_LEN (1u)


#define IFX_SCU_STSTAT_SPDEN_MSK (0x1u)


#define IFX_SCU_STSTAT_SPDEN_OFF (20u)


#define IFX_SCU_STSTAT_RAMINT_LEN (1u)


#define IFX_SCU_STSTAT_RAMINT_MSK (0x1u)


#define IFX_SCU_STSTAT_RAMINT_OFF (24u)


#define IFX_SCU_STCON_SFCBAE_LEN (1u)


#define IFX_SCU_STCON_SFCBAE_MSK (0x1u)


#define IFX_SCU_STCON_SFCBAE_OFF (13u)


#define IFX_SCU_STCON_CFCBAE_LEN (1u)


#define IFX_SCU_STCON_CFCBAE_MSK (0x1u)


#define IFX_SCU_STCON_CFCBAE_OFF (14u)


#define IFX_SCU_STCON_STP_LEN (1u)


#define IFX_SCU_STCON_STP_MSK (0x1u)


#define IFX_SCU_STCON_STP_OFF (15u)


#define IFX_SCU_PMCSR0_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR0_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR0_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR0_PMST_LEN (3u)


#define IFX_SCU_PMCSR0_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR0_PMST_OFF (8u)


#define IFX_SCU_PMCSR1_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR1_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR1_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR1_PMST_LEN (3u)


#define IFX_SCU_PMCSR1_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR1_PMST_OFF (8u)


#define IFX_SCU_PMCSR2_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR2_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR2_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR2_PMST_LEN (3u)


#define IFX_SCU_PMCSR2_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR2_PMST_OFF (8u)


#define IFX_SCU_PMCSR3_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR3_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR3_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR3_PMST_LEN (3u)


#define IFX_SCU_PMCSR3_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR3_PMST_OFF (8u)


#define IFX_SCU_PMCSR4_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR4_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR4_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR4_PMST_LEN (3u)


#define IFX_SCU_PMCSR4_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR4_PMST_OFF (8u)


#define IFX_SCU_PMCSR5_REQSLP_LEN (2u)


#define IFX_SCU_PMCSR5_REQSLP_MSK (0x3u)


#define IFX_SCU_PMCSR5_REQSLP_OFF (0u)


#define IFX_SCU_PMCSR5_PMST_LEN (3u)


#define IFX_SCU_PMCSR5_PMST_MSK (0x7u)


#define IFX_SCU_PMCSR5_PMST_OFF (8u)


#define IFX_SCU_PMSTAT0_CPU0_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU0_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU0_OFF (0u)


#define IFX_SCU_PMSTAT0_CPU1_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU1_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU1_OFF (1u)


#define IFX_SCU_PMSTAT0_CPU2_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU2_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU2_OFF (2u)


#define IFX_SCU_PMSTAT0_CPU3_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU3_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU3_OFF (3u)


#define IFX_SCU_PMSTAT0_CPU4_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU4_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU4_OFF (4u)


#define IFX_SCU_PMSTAT0_CPU5_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU5_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU5_OFF (5u)


#define IFX_SCU_PMSTAT0_CPU0LS_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU0LS_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU0LS_OFF (16u)


#define IFX_SCU_PMSTAT0_CPU1LS_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU1LS_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU1LS_OFF (17u)


#define IFX_SCU_PMSTAT0_CPU2LS_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU2LS_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU2LS_OFF (18u)


#define IFX_SCU_PMSTAT0_CPU3LS_LEN (1u)


#define IFX_SCU_PMSTAT0_CPU3LS_MSK (0x1u)


#define IFX_SCU_PMSTAT0_CPU3LS_OFF (19u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_LEN (3u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_MSK (0x7u)


#define IFX_SCU_PMSWCR1_CPUIDLSEL_OFF (8u)


#define IFX_SCU_PMSWCR1_IRADIS_LEN (1u)


#define IFX_SCU_PMSWCR1_IRADIS_MSK (0x1u)


#define IFX_SCU_PMSWCR1_IRADIS_OFF (12u)


#define IFX_SCU_PMSWCR1_CPUSEL_LEN (3u)


#define IFX_SCU_PMSWCR1_CPUSEL_MSK (0x7u)


#define IFX_SCU_PMSWCR1_CPUSEL_OFF (24u)


#define IFX_SCU_PMSWCR1_STBYEVEN_LEN (1u)


#define IFX_SCU_PMSWCR1_STBYEVEN_MSK (0x1u)


#define IFX_SCU_PMSWCR1_STBYEVEN_OFF (27u)


#define IFX_SCU_PMSWCR1_STBYEV_LEN (3u)


#define IFX_SCU_PMSWCR1_STBYEV_MSK (0x7u)


#define IFX_SCU_PMSWCR1_STBYEV_OFF (28u)


#define IFX_SCU_EMSR_POL_LEN (1u)


#define IFX_SCU_EMSR_POL_MSK (0x1u)


#define IFX_SCU_EMSR_POL_OFF (0u)


#define IFX_SCU_EMSR_MODE_LEN (1u)


#define IFX_SCU_EMSR_MODE_MSK (0x1u)


#define IFX_SCU_EMSR_MODE_OFF (1u)


#define IFX_SCU_EMSR_ENON_LEN (1u)


#define IFX_SCU_EMSR_ENON_MSK (0x1u)


#define IFX_SCU_EMSR_ENON_OFF (2u)


#define IFX_SCU_EMSR_PSEL_LEN (1u)


#define IFX_SCU_EMSR_PSEL_MSK (0x1u)


#define IFX_SCU_EMSR_PSEL_OFF (3u)


#define IFX_SCU_EMSR_EMSF_LEN (1u)


#define IFX_SCU_EMSR_EMSF_MSK (0x1u)


#define IFX_SCU_EMSR_EMSF_OFF (16u)


#define IFX_SCU_EMSR_SEMSF_LEN (1u)


#define IFX_SCU_EMSR_SEMSF_MSK (0x1u)


#define IFX_SCU_EMSR_SEMSF_OFF (17u)


#define IFX_SCU_EMSSW_EMSFM_LEN (2u)


#define IFX_SCU_EMSSW_EMSFM_MSK (0x3u)


#define IFX_SCU_EMSSW_EMSFM_OFF (24u)


#define IFX_SCU_EMSSW_SEMSFM_LEN (2u)


#define IFX_SCU_EMSSW_SEMSFM_MSK (0x3u)


#define IFX_SCU_EMSSW_SEMSFM_OFF (26u)


#define IFX_SCU_DTSCSTAT_RESULT_LEN (12u)


#define IFX_SCU_DTSCSTAT_RESULT_MSK (0xfffu)


#define IFX_SCU_DTSCSTAT_RESULT_OFF (0u)


#define IFX_SCU_DTSCLIM_LOWER_LEN (12u)


#define IFX_SCU_DTSCLIM_LOWER_MSK (0xfffu)


#define IFX_SCU_DTSCLIM_LOWER_OFF (0u)


#define IFX_SCU_DTSCLIM_BGPOK_LEN (1u)


#define IFX_SCU_DTSCLIM_BGPOK_MSK (0x1u)


#define IFX_SCU_DTSCLIM_BGPOK_OFF (13u)


#define IFX_SCU_DTSCLIM_EN_LEN (1u)


#define IFX_SCU_DTSCLIM_EN_MSK (0x1u)


#define IFX_SCU_DTSCLIM_EN_OFF (14u)


#define IFX_SCU_DTSCLIM_LLU_LEN (1u)


#define IFX_SCU_DTSCLIM_LLU_MSK (0x1u)


#define IFX_SCU_DTSCLIM_LLU_OFF (15u)


#define IFX_SCU_DTSCLIM_UPPER_LEN (12u)


#define IFX_SCU_DTSCLIM_UPPER_MSK (0xfffu)


#define IFX_SCU_DTSCLIM_UPPER_OFF (16u)


#define IFX_SCU_DTSCLIM_INTEN_LEN (1u)


#define IFX_SCU_DTSCLIM_INTEN_MSK (0x1u)


#define IFX_SCU_DTSCLIM_INTEN_OFF (28u)


#define IFX_SCU_DTSCLIM_INT_LEN (1u)


#define IFX_SCU_DTSCLIM_INT_MSK (0x1u)


#define IFX_SCU_DTSCLIM_INT_OFF (30u)


#define IFX_SCU_DTSCLIM_UOF_LEN (1u)


#define IFX_SCU_DTSCLIM_UOF_MSK (0x1u)


#define IFX_SCU_DTSCLIM_UOF_OFF (31u)


#define IFX_SCU_TRAPSTAT_ESR0T_LEN (1u)


#define IFX_SCU_TRAPSTAT_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_ESR0T_OFF (0u)


#define IFX_SCU_TRAPSTAT_ESR1T_LEN (1u)


#define IFX_SCU_TRAPSTAT_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_ESR1T_OFF (1u)


#define IFX_SCU_TRAPSTAT_TRAP2_LEN (1u)


#define IFX_SCU_TRAPSTAT_TRAP2_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_TRAP2_OFF (2u)


#define IFX_SCU_TRAPSTAT_SMUT_LEN (1u)


#define IFX_SCU_TRAPSTAT_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPSTAT_SMUT_OFF (3u)


#define IFX_SCU_TRAPSET_ESR0T_LEN (1u)


#define IFX_SCU_TRAPSET_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPSET_ESR0T_OFF (0u)


#define IFX_SCU_TRAPSET_ESR1T_LEN (1u)


#define IFX_SCU_TRAPSET_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPSET_ESR1T_OFF (1u)


#define IFX_SCU_TRAPSET_TRAP2_LEN (1u)


#define IFX_SCU_TRAPSET_TRAP2_MSK (0x1u)


#define IFX_SCU_TRAPSET_TRAP2_OFF (2u)


#define IFX_SCU_TRAPSET_SMUT_LEN (1u)


#define IFX_SCU_TRAPSET_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPSET_SMUT_OFF (3u)


#define IFX_SCU_TRAPCLR_ESR0T_LEN (1u)


#define IFX_SCU_TRAPCLR_ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPCLR_ESR0T_OFF (0u)


#define IFX_SCU_TRAPCLR_ESR1T_LEN (1u)


#define IFX_SCU_TRAPCLR_ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPCLR_ESR1T_OFF (1u)


#define IFX_SCU_TRAPCLR_TRAP2_LEN (1u)


#define IFX_SCU_TRAPCLR_TRAP2_MSK (0x1u)


#define IFX_SCU_TRAPCLR_TRAP2_OFF (2u)


#define IFX_SCU_TRAPCLR_SMUT_LEN (1u)


#define IFX_SCU_TRAPCLR_SMUT_MSK (0x1u)


#define IFX_SCU_TRAPCLR_SMUT_OFF (3u)


#define IFX_SCU_TRAPDIS0_CPU0ESR0T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU0ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU0ESR0T_OFF (0u)


#define IFX_SCU_TRAPDIS0_CPU0ESR1T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU0ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU0ESR1T_OFF (1u)


#define IFX_SCU_TRAPDIS0_CPU0TRAP2T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU0TRAP2T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU0TRAP2T_OFF (2u)


#define IFX_SCU_TRAPDIS0_CPU0SMUT_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU0SMUT_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU0SMUT_OFF (3u)


#define IFX_SCU_TRAPDIS0_CPU1ESR0T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU1ESR0T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU1ESR0T_OFF (8u)


#define IFX_SCU_TRAPDIS0_CPU1ESR1T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU1ESR1T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU1ESR1T_OFF (9u)


#define IFX_SCU_TRAPDIS0_CPU1TRAP2T_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU1TRAP2T_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU1TRAP2T_OFF (10u)


#define IFX_SCU_TRAPDIS0_CPU1SMUT_LEN (1u)


#define IFX_SCU_TRAPDIS0_CPU1SMUT_MSK (0x1u)


#define IFX_SCU_TRAPDIS0_CPU1SMUT_OFF (11u)


#define IFX_SCU_LCLCON0_LS0_LEN (1u)


#define IFX_SCU_LCLCON0_LS0_MSK (0x1u)


#define IFX_SCU_LCLCON0_LS0_OFF (16u)


#define IFX_SCU_LCLCON0_LSEN0_LEN (1u)


#define IFX_SCU_LCLCON0_LSEN0_MSK (0x1u)


#define IFX_SCU_LCLCON0_LSEN0_OFF (31u)


#define IFX_SCU_LCLCON1_LS1_LEN (1u)


#define IFX_SCU_LCLCON1_LS1_MSK (0x1u)


#define IFX_SCU_LCLCON1_LS1_OFF (16u)


#define IFX_SCU_LCLCON1_LSEN1_LEN (1u)


#define IFX_SCU_LCLCON1_LSEN1_MSK (0x1u)


#define IFX_SCU_LCLCON1_LSEN1_OFF (31u)


#define IFX_SCU_LCLTEST_LCLT0_LEN (1u)


#define IFX_SCU_LCLTEST_LCLT0_MSK (0x1u)


#define IFX_SCU_LCLTEST_LCLT0_OFF (0u)


#define IFX_SCU_LCLTEST_LCLT1_LEN (1u)


#define IFX_SCU_LCLTEST_LCLT1_MSK (0x1u)


#define IFX_SCU_LCLTEST_LCLT1_OFF (1u)


#define IFX_SCU_LCLTEST_PLCLT0_LEN (1u)


#define IFX_SCU_LCLTEST_PLCLT0_MSK (0x1u)


#define IFX_SCU_LCLTEST_PLCLT0_OFF (16u)


#define IFX_SCU_LCLTEST_PLCLT1_LEN (1u)


#define IFX_SCU_LCLTEST_PLCLT1_MSK (0x1u)


#define IFX_SCU_LCLTEST_PLCLT1_OFF (17u)


#define IFX_SCU_CHIPID_CHREV_LEN (6u)


#define IFX_SCU_CHIPID_CHREV_MSK (0x3fu)


#define IFX_SCU_CHIPID_CHREV_OFF (0u)


#define IFX_SCU_CHIPID_CHTEC_LEN (2u)


#define IFX_SCU_CHIPID_CHTEC_MSK (0x3u)


#define IFX_SCU_CHIPID_CHTEC_OFF (6u)


#define IFX_SCU_CHIPID_CHPK_LEN (4u)


#define IFX_SCU_CHIPID_CHPK_MSK (0xfu)


#define IFX_SCU_CHIPID_CHPK_OFF (8u)


#define IFX_SCU_CHIPID_CHID_LEN (4u)


#define IFX_SCU_CHIPID_CHID_MSK (0xfu)


#define IFX_SCU_CHIPID_CHID_OFF (12u)


#define IFX_SCU_CHIPID_EEA_LEN (1u)


#define IFX_SCU_CHIPID_EEA_MSK (0x1u)


#define IFX_SCU_CHIPID_EEA_OFF (16u)


#define IFX_SCU_CHIPID_UCODE_LEN (7u)


#define IFX_SCU_CHIPID_UCODE_MSK (0x7fu)


#define IFX_SCU_CHIPID_UCODE_OFF (17u)


#define IFX_SCU_CHIPID_FSIZE_LEN (4u)


#define IFX_SCU_CHIPID_FSIZE_MSK (0xfu)


#define IFX_SCU_CHIPID_FSIZE_OFF (24u)


#define IFX_SCU_CHIPID_VART_LEN (3u)


#define IFX_SCU_CHIPID_VART_MSK (0x7u)


#define IFX_SCU_CHIPID_VART_OFF (28u)


#define IFX_SCU_CHIPID_SEC_LEN (1u)


#define IFX_SCU_CHIPID_SEC_MSK (0x1u)


#define IFX_SCU_CHIPID_SEC_OFF (31u)


#define IFX_SCU_MANID_DEPT_LEN (5u)


#define IFX_SCU_MANID_DEPT_MSK (0x1fu)


#define IFX_SCU_MANID_DEPT_OFF (0u)


#define IFX_SCU_MANID_MANUF_LEN (11u)


#define IFX_SCU_MANID_MANUF_MSK (0x7ffu)


#define IFX_SCU_MANID_MANUF_OFF (5u)


#define IFX_SCU_SWAPCTRL_ADDRCFG_LEN (2u)


#define IFX_SCU_SWAPCTRL_ADDRCFG_MSK (0x3u)


#define IFX_SCU_SWAPCTRL_ADDRCFG_OFF (0u)


#define IFX_SCU_SWAPCTRL_SPARE_LEN (14u)


#define IFX_SCU_SWAPCTRL_SPARE_MSK (0x3fffu)


#define IFX_SCU_SWAPCTRL_SPARE_OFF (2u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQ_OFF (0u)


#define IFX_SCU_LBISTCTRL0_LBISTRES_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTRES_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTRES_OFF (1u)


#define IFX_SCU_LBISTCTRL0_PATTERNS_LEN (18u)


#define IFX_SCU_LBISTCTRL0_PATTERNS_MSK (0x3ffffu)


#define IFX_SCU_LBISTCTRL0_PATTERNS_OFF (2u)


#define IFX_SCU_LBISTCTRL0_LBISTDONE_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTDONE_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTDONE_OFF (28u)


#define IFX_SCU_LBISTCTRL0_LBISTERRINJ_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTERRINJ_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTERRINJ_OFF (30u)


#define IFX_SCU_LBISTCTRL0_LBISTREQRED_LEN (1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQRED_MSK (0x1u)


#define IFX_SCU_LBISTCTRL0_LBISTREQRED_OFF (31u)


#define IFX_SCU_LBISTCTRL1_SEED_LEN (19u)


#define IFX_SCU_LBISTCTRL1_SEED_MSK (0x7ffffu)


#define IFX_SCU_LBISTCTRL1_SEED_OFF (0u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_LEN (3u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_MSK (0x7u)


#define IFX_SCU_LBISTCTRL1_SPLITSH_OFF (24u)


#define IFX_SCU_LBISTCTRL1_BODY_LEN (1u)


#define IFX_SCU_LBISTCTRL1_BODY_MSK (0x1u)


#define IFX_SCU_LBISTCTRL1_BODY_OFF (27u)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_LEN (4u)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_MSK (0xfu)


#define IFX_SCU_LBISTCTRL1_LBISTFREQU_OFF (28u)


#define IFX_SCU_LBISTCTRL2_LENGTH_LEN (12u)


#define IFX_SCU_LBISTCTRL2_LENGTH_MSK (0xfffu)


#define IFX_SCU_LBISTCTRL2_LENGTH_OFF (0u)


#define IFX_SCU_LBISTCTRL3_SIGNATURE_LEN (32u)


#define IFX_SCU_LBISTCTRL3_SIGNATURE_MSK (0xffffffffu)


#define IFX_SCU_LBISTCTRL3_SIGNATURE_OFF (0u)


#define IFX_SCU_STMEM1_MEM_LEN (32u)


#define IFX_SCU_STMEM1_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM1_MEM_OFF (0u)


#define IFX_SCU_STMEM2_MEM_LEN (32u)


#define IFX_SCU_STMEM2_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM2_MEM_OFF (0u)


#define IFX_SCU_PDISC_PDIS0_LEN (1u)


#define IFX_SCU_PDISC_PDIS0_MSK (0x1u)


#define IFX_SCU_PDISC_PDIS0_OFF (0u)


#define IFX_SCU_PDISC_PDIS1_LEN (1u)


#define IFX_SCU_PDISC_PDIS1_MSK (0x1u)


#define IFX_SCU_PDISC_PDIS1_OFF (1u)


#define IFX_SCU_PMTRCSR0_LJTEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTEN_OFF (0u)


#define IFX_SCU_PMTRCSR0_LJTOVEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTOVEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTOVEN_OFF (1u)


#define IFX_SCU_PMTRCSR0_LJTOVIEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTOVIEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTOVIEN_OFF (2u)


#define IFX_SCU_PMTRCSR0_LJTSTRT_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTSTRT_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTSTRT_OFF (3u)


#define IFX_SCU_PMTRCSR0_LJTSTP_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTSTP_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTSTP_OFF (4u)


#define IFX_SCU_PMTRCSR0_LJTCLR_LEN (1u)


#define IFX_SCU_PMTRCSR0_LJTCLR_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LJTCLR_OFF (5u)


#define IFX_SCU_PMTRCSR0_SDSTEP_LEN (4u)


#define IFX_SCU_PMTRCSR0_SDSTEP_MSK (0xfu)


#define IFX_SCU_PMTRCSR0_SDSTEP_OFF (12u)


#define IFX_SCU_PMTRCSR0_VDTEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTEN_OFF (16u)


#define IFX_SCU_PMTRCSR0_VDTOVEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTOVEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTOVEN_OFF (17u)


#define IFX_SCU_PMTRCSR0_VDTOVIEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTOVIEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTOVIEN_OFF (18u)


#define IFX_SCU_PMTRCSR0_VDTSTRT_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTSTRT_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTSTRT_OFF (19u)


#define IFX_SCU_PMTRCSR0_VDTSTP_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTSTP_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTSTP_OFF (20u)


#define IFX_SCU_PMTRCSR0_VDTCLR_LEN (1u)


#define IFX_SCU_PMTRCSR0_VDTCLR_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_VDTCLR_OFF (21u)


#define IFX_SCU_PMTRCSR0_LPSLPEN_LEN (1u)


#define IFX_SCU_PMTRCSR0_LPSLPEN_MSK (0x1u)


#define IFX_SCU_PMTRCSR0_LPSLPEN_OFF (29u)


#define IFX_SCU_PMTRCSR1_LJTCV_LEN (16u)


#define IFX_SCU_PMTRCSR1_LJTCV_MSK (0xffffu)


#define IFX_SCU_PMTRCSR1_LJTCV_OFF (0u)


#define IFX_SCU_PMTRCSR1_VDTCV_LEN (10u)


#define IFX_SCU_PMTRCSR1_VDTCV_MSK (0x3ffu)


#define IFX_SCU_PMTRCSR1_VDTCV_OFF (16u)


#define IFX_SCU_PMTRCSR2_LDJMPREQ_LEN (2u)


#define IFX_SCU_PMTRCSR2_LDJMPREQ_MSK (0x3u)


#define IFX_SCU_PMTRCSR2_LDJMPREQ_OFF (0u)


#define IFX_SCU_PMTRCSR2_LJTRUN_LEN (2u)


#define IFX_SCU_PMTRCSR2_LJTRUN_MSK (0x3u)


#define IFX_SCU_PMTRCSR2_LJTRUN_OFF (4u)


#define IFX_SCU_PMTRCSR2_LJTOV_LEN (1u)


#define IFX_SCU_PMTRCSR2_LJTOV_MSK (0x1u)


#define IFX_SCU_PMTRCSR2_LJTOV_OFF (8u)


#define IFX_SCU_PMTRCSR2_LJTOVCLR_LEN (1u)


#define IFX_SCU_PMTRCSR2_LJTOVCLR_MSK (0x1u)


#define IFX_SCU_PMTRCSR2_LJTOVCLR_OFF (12u)


#define IFX_SCU_PMTRCSR2_LJTCNT_LEN (16u)


#define IFX_SCU_PMTRCSR2_LJTCNT_MSK (0xffffu)


#define IFX_SCU_PMTRCSR2_LJTCNT_OFF (16u)


#define IFX_SCU_PMTRCSR3_VDROOPREQ_LEN (2u)


#define IFX_SCU_PMTRCSR3_VDROOPREQ_MSK (0x3u)


#define IFX_SCU_PMTRCSR3_VDROOPREQ_OFF (0u)


#define IFX_SCU_PMTRCSR3_VDTRUN_LEN (2u)


#define IFX_SCU_PMTRCSR3_VDTRUN_MSK (0x3u)


#define IFX_SCU_PMTRCSR3_VDTRUN_OFF (4u)


#define IFX_SCU_PMTRCSR3_VDTOV_LEN (1u)


#define IFX_SCU_PMTRCSR3_VDTOV_MSK (0x1u)


#define IFX_SCU_PMTRCSR3_VDTOV_OFF (8u)


#define IFX_SCU_PMTRCSR3_VDTOVCLR_LEN (1u)


#define IFX_SCU_PMTRCSR3_VDTOVCLR_MSK (0x1u)


#define IFX_SCU_PMTRCSR3_VDTOVCLR_OFF (12u)


#define IFX_SCU_PMTRCSR3_VDTCNT_LEN (10u)


#define IFX_SCU_PMTRCSR3_VDTCNT_MSK (0x3ffu)


#define IFX_SCU_PMTRCSR3_VDTCNT_OFF (16u)


#define IFX_SCU_STMEM3_MEM_LEN (32u)


#define IFX_SCU_STMEM3_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM3_MEM_OFF (0u)


#define IFX_SCU_STMEM4_MEM_LEN (32u)


#define IFX_SCU_STMEM4_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM4_MEM_OFF (0u)


#define IFX_SCU_STMEM5_MEM_LEN (32u)


#define IFX_SCU_STMEM5_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM5_MEM_OFF (0u)


#define IFX_SCU_STMEM6_MEM_LEN (32u)


#define IFX_SCU_STMEM6_MEM_MSK (0xffffffffu)


#define IFX_SCU_STMEM6_MEM_OFF (0u)


#define IFX_SCU_OVCENABLE_OVEN0_LEN (1u)


#define IFX_SCU_OVCENABLE_OVEN0_MSK (0x1u)


#define IFX_SCU_OVCENABLE_OVEN0_OFF (0u)


#define IFX_SCU_OVCENABLE_OVEN1_LEN (1u)


#define IFX_SCU_OVCENABLE_OVEN1_MSK (0x1u)


#define IFX_SCU_OVCENABLE_OVEN1_OFF (1u)


#define IFX_SCU_OVCCON_CSEL0_LEN (1u)


#define IFX_SCU_OVCCON_CSEL0_MSK (0x1u)


#define IFX_SCU_OVCCON_CSEL0_OFF (0u)


#define IFX_SCU_OVCCON_CSEL1_LEN (1u)


#define IFX_SCU_OVCCON_CSEL1_MSK (0x1u)


#define IFX_SCU_OVCCON_CSEL1_OFF (1u)


#define IFX_SCU_OVCCON_OVSTRT_LEN (1u)


#define IFX_SCU_OVCCON_OVSTRT_MSK (0x1u)


#define IFX_SCU_OVCCON_OVSTRT_OFF (16u)


#define IFX_SCU_OVCCON_OVSTP_LEN (1u)


#define IFX_SCU_OVCCON_OVSTP_MSK (0x1u)


#define IFX_SCU_OVCCON_OVSTP_OFF (17u)


#define IFX_SCU_OVCCON_DCINVAL_LEN (1u)


#define IFX_SCU_OVCCON_DCINVAL_MSK (0x1u)


#define IFX_SCU_OVCCON_DCINVAL_OFF (18u)


#define IFX_SCU_OVCCON_OVCONF_LEN (1u)


#define IFX_SCU_OVCCON_OVCONF_MSK (0x1u)


#define IFX_SCU_OVCCON_OVCONF_OFF (24u)


#define IFX_SCU_OVCCON_POVCONF_LEN (1u)


#define IFX_SCU_OVCCON_POVCONF_MSK (0x1u)


#define IFX_SCU_OVCCON_POVCONF_OFF (25u)


#define IFX_SCU_EIFILT_FILRQ0A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ0A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ0A_OFF (0u)


#define IFX_SCU_EIFILT_FILRQ5A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ5A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ5A_OFF (1u)


#define IFX_SCU_EIFILT_FILRQ2A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ2A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ2A_OFF (2u)


#define IFX_SCU_EIFILT_FILRQ3A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ3A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ3A_OFF (3u)


#define IFX_SCU_EIFILT_FILRQ0C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ0C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ0C_OFF (4u)


#define IFX_SCU_EIFILT_FILRQ1C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ1C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ1C_OFF (5u)


#define IFX_SCU_EIFILT_FILRQ3C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ3C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ3C_OFF (6u)


#define IFX_SCU_EIFILT_FILRQ2C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ2C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ2C_OFF (7u)


#define IFX_SCU_EIFILT_FILRQ4A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ4A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ4A_OFF (8u)


#define IFX_SCU_EIFILT_FILRQ6A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ6A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ6A_OFF (9u)


#define IFX_SCU_EIFILT_FILRQ1A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ1A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ1A_OFF (10u)


#define IFX_SCU_EIFILT_FILRQ7A_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ7A_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ7A_OFF (11u)


#define IFX_SCU_EIFILT_FILRQ6D_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ6D_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ6D_OFF (12u)


#define IFX_SCU_EIFILT_FILRQ4D_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ4D_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ4D_OFF (13u)


#define IFX_SCU_EIFILT_FILRQ2B_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ2B_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ2B_OFF (14u)


#define IFX_SCU_EIFILT_FILRQ3B_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ3B_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ3B_OFF (15u)


#define IFX_SCU_EIFILT_FILRQ7C_LEN (1u)


#define IFX_SCU_EIFILT_FILRQ7C_MSK (0x1u)


#define IFX_SCU_EIFILT_FILRQ7C_OFF (16u)


#define IFX_SCU_EIFILT_FILTDIV_LEN (4u)


#define IFX_SCU_EIFILT_FILTDIV_MSK (0xfu)


#define IFX_SCU_EIFILT_FILTDIV_OFF (24u)


#define IFX_SCU_EIFILT_DEPTH_LEN (4u)


#define IFX_SCU_EIFILT_DEPTH_MSK (0xfu)


#define IFX_SCU_EIFILT_DEPTH_OFF (28u)


#define IFX_SCU_EICR_EXIS0_LEN (3u)


#define IFX_SCU_EICR_EXIS0_MSK (0x7u)


#define IFX_SCU_EICR_EXIS0_OFF (4u)


#define IFX_SCU_EICR_FEN0_LEN (1u)


#define IFX_SCU_EICR_FEN0_MSK (0x1u)


#define IFX_SCU_EICR_FEN0_OFF (8u)


#define IFX_SCU_EICR_REN0_LEN (1u)


#define IFX_SCU_EICR_REN0_MSK (0x1u)


#define IFX_SCU_EICR_REN0_OFF (9u)


#define IFX_SCU_EICR_LDEN0_LEN (1u)


#define IFX_SCU_EICR_LDEN0_MSK (0x1u)


#define IFX_SCU_EICR_LDEN0_OFF (10u)


#define IFX_SCU_EICR_EIEN0_LEN (1u)


#define IFX_SCU_EICR_EIEN0_MSK (0x1u)


#define IFX_SCU_EICR_EIEN0_OFF (11u)


#define IFX_SCU_EICR_INP0_LEN (3u)


#define IFX_SCU_EICR_INP0_MSK (0x7u)


#define IFX_SCU_EICR_INP0_OFF (12u)


#define IFX_SCU_EICR_EXIS1_LEN (3u)


#define IFX_SCU_EICR_EXIS1_MSK (0x7u)


#define IFX_SCU_EICR_EXIS1_OFF (20u)


#define IFX_SCU_EICR_FEN1_LEN (1u)


#define IFX_SCU_EICR_FEN1_MSK (0x1u)


#define IFX_SCU_EICR_FEN1_OFF (24u)


#define IFX_SCU_EICR_REN1_LEN (1u)


#define IFX_SCU_EICR_REN1_MSK (0x1u)


#define IFX_SCU_EICR_REN1_OFF (25u)


#define IFX_SCU_EICR_LDEN1_LEN (1u)


#define IFX_SCU_EICR_LDEN1_MSK (0x1u)


#define IFX_SCU_EICR_LDEN1_OFF (26u)


#define IFX_SCU_EICR_EIEN1_LEN (1u)


#define IFX_SCU_EICR_EIEN1_MSK (0x1u)


#define IFX_SCU_EICR_EIEN1_OFF (27u)


#define IFX_SCU_EICR_INP1_LEN (3u)


#define IFX_SCU_EICR_INP1_MSK (0x7u)


#define IFX_SCU_EICR_INP1_OFF (28u)


#define IFX_SCU_EIFR_INTF0_LEN (1u)


#define IFX_SCU_EIFR_INTF0_MSK (0x1u)


#define IFX_SCU_EIFR_INTF0_OFF (0u)


#define IFX_SCU_EIFR_INTF1_LEN (1u)


#define IFX_SCU_EIFR_INTF1_MSK (0x1u)


#define IFX_SCU_EIFR_INTF1_OFF (1u)


#define IFX_SCU_EIFR_INTF2_LEN (1u)


#define IFX_SCU_EIFR_INTF2_MSK (0x1u)


#define IFX_SCU_EIFR_INTF2_OFF (2u)


#define IFX_SCU_EIFR_INTF3_LEN (1u)


#define IFX_SCU_EIFR_INTF3_MSK (0x1u)


#define IFX_SCU_EIFR_INTF3_OFF (3u)


#define IFX_SCU_EIFR_INTF4_LEN (1u)


#define IFX_SCU_EIFR_INTF4_MSK (0x1u)


#define IFX_SCU_EIFR_INTF4_OFF (4u)


#define IFX_SCU_EIFR_INTF5_LEN (1u)


#define IFX_SCU_EIFR_INTF5_MSK (0x1u)


#define IFX_SCU_EIFR_INTF5_OFF (5u)


#define IFX_SCU_EIFR_INTF6_LEN (1u)


#define IFX_SCU_EIFR_INTF6_MSK (0x1u)


#define IFX_SCU_EIFR_INTF6_OFF (6u)


#define IFX_SCU_EIFR_INTF7_LEN (1u)


#define IFX_SCU_EIFR_INTF7_MSK (0x1u)


#define IFX_SCU_EIFR_INTF7_OFF (7u)


#define IFX_SCU_FMR_FS0_LEN (1u)


#define IFX_SCU_FMR_FS0_MSK (0x1u)


#define IFX_SCU_FMR_FS0_OFF (0u)


#define IFX_SCU_FMR_FS1_LEN (1u)


#define IFX_SCU_FMR_FS1_MSK (0x1u)


#define IFX_SCU_FMR_FS1_OFF (1u)


#define IFX_SCU_FMR_FS2_LEN (1u)


#define IFX_SCU_FMR_FS2_MSK (0x1u)


#define IFX_SCU_FMR_FS2_OFF (2u)


#define IFX_SCU_FMR_FS3_LEN (1u)


#define IFX_SCU_FMR_FS3_MSK (0x1u)


#define IFX_SCU_FMR_FS3_OFF (3u)


#define IFX_SCU_FMR_FS4_LEN (1u)


#define IFX_SCU_FMR_FS4_MSK (0x1u)


#define IFX_SCU_FMR_FS4_OFF (4u)


#define IFX_SCU_FMR_FS5_LEN (1u)


#define IFX_SCU_FMR_FS5_MSK (0x1u)


#define IFX_SCU_FMR_FS5_OFF (5u)


#define IFX_SCU_FMR_FS6_LEN (1u)


#define IFX_SCU_FMR_FS6_MSK (0x1u)


#define IFX_SCU_FMR_FS6_OFF (6u)


#define IFX_SCU_FMR_FS7_LEN (1u)


#define IFX_SCU_FMR_FS7_MSK (0x1u)


#define IFX_SCU_FMR_FS7_OFF (7u)


#define IFX_SCU_FMR_FC0_LEN (1u)


#define IFX_SCU_FMR_FC0_MSK (0x1u)


#define IFX_SCU_FMR_FC0_OFF (16u)


#define IFX_SCU_FMR_FC1_LEN (1u)


#define IFX_SCU_FMR_FC1_MSK (0x1u)


#define IFX_SCU_FMR_FC1_OFF (17u)


#define IFX_SCU_FMR_FC2_LEN (1u)


#define IFX_SCU_FMR_FC2_MSK (0x1u)


#define IFX_SCU_FMR_FC2_OFF (18u)


#define IFX_SCU_FMR_FC3_LEN (1u)


#define IFX_SCU_FMR_FC3_MSK (0x1u)


#define IFX_SCU_FMR_FC3_OFF (19u)


#define IFX_SCU_FMR_FC4_LEN (1u)


#define IFX_SCU_FMR_FC4_MSK (0x1u)


#define IFX_SCU_FMR_FC4_OFF (20u)


#define IFX_SCU_FMR_FC5_LEN (1u)


#define IFX_SCU_FMR_FC5_MSK (0x1u)


#define IFX_SCU_FMR_FC5_OFF (21u)


#define IFX_SCU_FMR_FC6_LEN (1u)


#define IFX_SCU_FMR_FC6_MSK (0x1u)


#define IFX_SCU_FMR_FC6_OFF (22u)


#define IFX_SCU_FMR_FC7_LEN (1u)


#define IFX_SCU_FMR_FC7_MSK (0x1u)


#define IFX_SCU_FMR_FC7_OFF (23u)


#define IFX_SCU_PDRR_PDR0_LEN (1u)


#define IFX_SCU_PDRR_PDR0_MSK (0x1u)


#define IFX_SCU_PDRR_PDR0_OFF (0u)


#define IFX_SCU_PDRR_PDR1_LEN (1u)


#define IFX_SCU_PDRR_PDR1_MSK (0x1u)


#define IFX_SCU_PDRR_PDR1_OFF (1u)


#define IFX_SCU_PDRR_PDR2_LEN (1u)


#define IFX_SCU_PDRR_PDR2_MSK (0x1u)


#define IFX_SCU_PDRR_PDR2_OFF (2u)


#define IFX_SCU_PDRR_PDR3_LEN (1u)


#define IFX_SCU_PDRR_PDR3_MSK (0x1u)


#define IFX_SCU_PDRR_PDR3_OFF (3u)


#define IFX_SCU_PDRR_PDR4_LEN (1u)


#define IFX_SCU_PDRR_PDR4_MSK (0x1u)


#define IFX_SCU_PDRR_PDR4_OFF (4u)


#define IFX_SCU_PDRR_PDR5_LEN (1u)


#define IFX_SCU_PDRR_PDR5_MSK (0x1u)


#define IFX_SCU_PDRR_PDR5_OFF (5u)


#define IFX_SCU_PDRR_PDR6_LEN (1u)


#define IFX_SCU_PDRR_PDR6_MSK (0x1u)


#define IFX_SCU_PDRR_PDR6_OFF (6u)


#define IFX_SCU_PDRR_PDR7_LEN (1u)


#define IFX_SCU_PDRR_PDR7_MSK (0x1u)


#define IFX_SCU_PDRR_PDR7_OFF (7u)


#define IFX_SCU_IGCR_IPEN00_LEN (1u)


#define IFX_SCU_IGCR_IPEN00_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN00_OFF (0u)


#define IFX_SCU_IGCR_IPEN01_LEN (1u)


#define IFX_SCU_IGCR_IPEN01_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN01_OFF (1u)


#define IFX_SCU_IGCR_IPEN02_LEN (1u)


#define IFX_SCU_IGCR_IPEN02_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN02_OFF (2u)


#define IFX_SCU_IGCR_IPEN03_LEN (1u)


#define IFX_SCU_IGCR_IPEN03_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN03_OFF (3u)


#define IFX_SCU_IGCR_IPEN04_LEN (1u)


#define IFX_SCU_IGCR_IPEN04_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN04_OFF (4u)


#define IFX_SCU_IGCR_IPEN05_LEN (1u)


#define IFX_SCU_IGCR_IPEN05_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN05_OFF (5u)


#define IFX_SCU_IGCR_IPEN06_LEN (1u)


#define IFX_SCU_IGCR_IPEN06_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN06_OFF (6u)


#define IFX_SCU_IGCR_IPEN07_LEN (1u)


#define IFX_SCU_IGCR_IPEN07_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN07_OFF (7u)


#define IFX_SCU_IGCR_GEEN0_LEN (1u)


#define IFX_SCU_IGCR_GEEN0_MSK (0x1u)


#define IFX_SCU_IGCR_GEEN0_OFF (13u)


#define IFX_SCU_IGCR_IGP0_LEN (2u)


#define IFX_SCU_IGCR_IGP0_MSK (0x3u)


#define IFX_SCU_IGCR_IGP0_OFF (14u)


#define IFX_SCU_IGCR_IPEN10_LEN (1u)


#define IFX_SCU_IGCR_IPEN10_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN10_OFF (16u)


#define IFX_SCU_IGCR_IPEN11_LEN (1u)


#define IFX_SCU_IGCR_IPEN11_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN11_OFF (17u)


#define IFX_SCU_IGCR_IPEN12_LEN (1u)


#define IFX_SCU_IGCR_IPEN12_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN12_OFF (18u)


#define IFX_SCU_IGCR_IPEN13_LEN (1u)


#define IFX_SCU_IGCR_IPEN13_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN13_OFF (19u)


#define IFX_SCU_IGCR_IPEN14_LEN (1u)


#define IFX_SCU_IGCR_IPEN14_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN14_OFF (20u)


#define IFX_SCU_IGCR_IPEN15_LEN (1u)


#define IFX_SCU_IGCR_IPEN15_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN15_OFF (21u)


#define IFX_SCU_IGCR_IPEN16_LEN (1u)


#define IFX_SCU_IGCR_IPEN16_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN16_OFF (22u)


#define IFX_SCU_IGCR_IPEN17_LEN (1u)


#define IFX_SCU_IGCR_IPEN17_MSK (0x1u)


#define IFX_SCU_IGCR_IPEN17_OFF (23u)


#define IFX_SCU_IGCR_GEEN1_LEN (1u)


#define IFX_SCU_IGCR_GEEN1_MSK (0x1u)


#define IFX_SCU_IGCR_GEEN1_OFF (29u)


#define IFX_SCU_IGCR_IGP1_LEN (2u)


#define IFX_SCU_IGCR_IGP1_MSK (0x3u)


#define IFX_SCU_IGCR_IGP1_OFF (30u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_LEN (1u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON0_ENDINIT_OFF (0u)


#define IFX_SCU_WDTCPU_CON0_LCK_LEN (1u)


#define IFX_SCU_WDTCPU_CON0_LCK_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON0_LCK_OFF (1u)


#define IFX_SCU_WDTCPU_CON0_PW_LEN (14u)


#define IFX_SCU_WDTCPU_CON0_PW_MSK (0x3fffu)


#define IFX_SCU_WDTCPU_CON0_PW_OFF (2u)


#define IFX_SCU_WDTCPU_CON0_REL_LEN (16u)


#define IFX_SCU_WDTCPU_CON0_REL_MSK (0xffffu)


#define IFX_SCU_WDTCPU_CON0_REL_OFF (16u)


#define IFX_SCU_WDTCPU_CON1_IR0_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_IR0_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_IR0_OFF (2u)


#define IFX_SCU_WDTCPU_CON1_DR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_DR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_DR_OFF (3u)


#define IFX_SCU_WDTCPU_CON1_IR1_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_IR1_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_IR1_OFF (5u)


#define IFX_SCU_WDTCPU_CON1_UR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_UR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_UR_OFF (6u)


#define IFX_SCU_WDTCPU_CON1_PAR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_PAR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_PAR_OFF (7u)


#define IFX_SCU_WDTCPU_CON1_TCR_LEN (1u)


#define IFX_SCU_WDTCPU_CON1_TCR_MSK (0x1u)


#define IFX_SCU_WDTCPU_CON1_TCR_OFF (8u)


#define IFX_SCU_WDTCPU_CON1_TCTR_LEN (7u)


#define IFX_SCU_WDTCPU_CON1_TCTR_MSK (0x7fu)


#define IFX_SCU_WDTCPU_CON1_TCTR_OFF (9u)


#define IFX_SCU_WDTCPU_SR_AE_LEN (1u)


#define IFX_SCU_WDTCPU_SR_AE_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_AE_OFF (0u)


#define IFX_SCU_WDTCPU_SR_OE_LEN (1u)


#define IFX_SCU_WDTCPU_SR_OE_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_OE_OFF (1u)


#define IFX_SCU_WDTCPU_SR_IS0_LEN (1u)


#define IFX_SCU_WDTCPU_SR_IS0_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_IS0_OFF (2u)


#define IFX_SCU_WDTCPU_SR_DS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_DS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_DS_OFF (3u)


#define IFX_SCU_WDTCPU_SR_TO_LEN (1u)


#define IFX_SCU_WDTCPU_SR_TO_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_TO_OFF (4u)


#define IFX_SCU_WDTCPU_SR_IS1_LEN (1u)


#define IFX_SCU_WDTCPU_SR_IS1_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_IS1_OFF (5u)


#define IFX_SCU_WDTCPU_SR_US_LEN (1u)


#define IFX_SCU_WDTCPU_SR_US_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_US_OFF (6u)


#define IFX_SCU_WDTCPU_SR_PAS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_PAS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_PAS_OFF (7u)


#define IFX_SCU_WDTCPU_SR_TCS_LEN (1u)


#define IFX_SCU_WDTCPU_SR_TCS_MSK (0x1u)


#define IFX_SCU_WDTCPU_SR_TCS_OFF (8u)


#define IFX_SCU_WDTCPU_SR_TCT_LEN (7u)


#define IFX_SCU_WDTCPU_SR_TCT_MSK (0x7fu)


#define IFX_SCU_WDTCPU_SR_TCT_OFF (9u)


#define IFX_SCU_WDTCPU_SR_TIM_LEN (16u)


#define IFX_SCU_WDTCPU_SR_TIM_MSK (0xffffu)


#define IFX_SCU_WDTCPU_SR_TIM_OFF (16u)


#define IFX_SCU_EICON0_ENDINIT_LEN (1u)


#define IFX_SCU_EICON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_EICON0_ENDINIT_OFF (1u)


#define IFX_SCU_EICON0_EPW_LEN (14u)


#define IFX_SCU_EICON0_EPW_MSK (0x3fffu)


#define IFX_SCU_EICON0_EPW_OFF (2u)


#define IFX_SCU_EICON0_REL_LEN (16u)


#define IFX_SCU_EICON0_REL_MSK (0xffffu)


#define IFX_SCU_EICON0_REL_OFF (16u)


#define IFX_SCU_EICON1_IR0_LEN (1u)


#define IFX_SCU_EICON1_IR0_MSK (0x1u)


#define IFX_SCU_EICON1_IR0_OFF (2u)


#define IFX_SCU_EICON1_DR_LEN (1u)


#define IFX_SCU_EICON1_DR_MSK (0x1u)


#define IFX_SCU_EICON1_DR_OFF (3u)


#define IFX_SCU_EICON1_IR1_LEN (1u)


#define IFX_SCU_EICON1_IR1_MSK (0x1u)


#define IFX_SCU_EICON1_IR1_OFF (5u)


#define IFX_SCU_EISR_AE_LEN (1u)


#define IFX_SCU_EISR_AE_MSK (0x1u)


#define IFX_SCU_EISR_AE_OFF (0u)


#define IFX_SCU_EISR_OE_LEN (1u)


#define IFX_SCU_EISR_OE_MSK (0x1u)


#define IFX_SCU_EISR_OE_OFF (1u)


#define IFX_SCU_EISR_IS0_LEN (1u)


#define IFX_SCU_EISR_IS0_MSK (0x1u)


#define IFX_SCU_EISR_IS0_OFF (2u)


#define IFX_SCU_EISR_DS_LEN (1u)


#define IFX_SCU_EISR_DS_MSK (0x1u)


#define IFX_SCU_EISR_DS_OFF (3u)


#define IFX_SCU_EISR_TO_LEN (1u)


#define IFX_SCU_EISR_TO_MSK (0x1u)


#define IFX_SCU_EISR_TO_OFF (4u)


#define IFX_SCU_EISR_IS1_LEN (1u)


#define IFX_SCU_EISR_IS1_MSK (0x1u)


#define IFX_SCU_EISR_IS1_OFF (5u)


#define IFX_SCU_EISR_TIM_LEN (16u)


#define IFX_SCU_EISR_TIM_MSK (0xffffu)


#define IFX_SCU_EISR_TIM_OFF (16u)


#define IFX_SCU_WDTS_CON0_ENDINIT_LEN (1u)


#define IFX_SCU_WDTS_CON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_WDTS_CON0_ENDINIT_OFF (0u)


#define IFX_SCU_WDTS_CON0_LCK_LEN (1u)


#define IFX_SCU_WDTS_CON0_LCK_MSK (0x1u)


#define IFX_SCU_WDTS_CON0_LCK_OFF (1u)


#define IFX_SCU_WDTS_CON0_PW_LEN (14u)


#define IFX_SCU_WDTS_CON0_PW_MSK (0x3fffu)


#define IFX_SCU_WDTS_CON0_PW_OFF (2u)


#define IFX_SCU_WDTS_CON0_REL_LEN (16u)


#define IFX_SCU_WDTS_CON0_REL_MSK (0xffffu)


#define IFX_SCU_WDTS_CON0_REL_OFF (16u)


#define IFX_SCU_WDTS_CON1_CLRIRF_LEN (1u)


#define IFX_SCU_WDTS_CON1_CLRIRF_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_CLRIRF_OFF (0u)


#define IFX_SCU_WDTS_CON1_IR0_LEN (1u)


#define IFX_SCU_WDTS_CON1_IR0_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_IR0_OFF (2u)


#define IFX_SCU_WDTS_CON1_DR_LEN (1u)


#define IFX_SCU_WDTS_CON1_DR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_DR_OFF (3u)


#define IFX_SCU_WDTS_CON1_IR1_LEN (1u)


#define IFX_SCU_WDTS_CON1_IR1_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_IR1_OFF (5u)


#define IFX_SCU_WDTS_CON1_UR_LEN (1u)


#define IFX_SCU_WDTS_CON1_UR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_UR_OFF (6u)


#define IFX_SCU_WDTS_CON1_PAR_LEN (1u)


#define IFX_SCU_WDTS_CON1_PAR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_PAR_OFF (7u)


#define IFX_SCU_WDTS_CON1_TCR_LEN (1u)


#define IFX_SCU_WDTS_CON1_TCR_MSK (0x1u)


#define IFX_SCU_WDTS_CON1_TCR_OFF (8u)


#define IFX_SCU_WDTS_CON1_TCTR_LEN (7u)


#define IFX_SCU_WDTS_CON1_TCTR_MSK (0x7fu)


#define IFX_SCU_WDTS_CON1_TCTR_OFF (9u)


#define IFX_SCU_WDTS_SR_AE_LEN (1u)


#define IFX_SCU_WDTS_SR_AE_MSK (0x1u)


#define IFX_SCU_WDTS_SR_AE_OFF (0u)


#define IFX_SCU_WDTS_SR_OE_LEN (1u)


#define IFX_SCU_WDTS_SR_OE_MSK (0x1u)


#define IFX_SCU_WDTS_SR_OE_OFF (1u)


#define IFX_SCU_WDTS_SR_IS0_LEN (1u)


#define IFX_SCU_WDTS_SR_IS0_MSK (0x1u)


#define IFX_SCU_WDTS_SR_IS0_OFF (2u)


#define IFX_SCU_WDTS_SR_DS_LEN (1u)


#define IFX_SCU_WDTS_SR_DS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_DS_OFF (3u)


#define IFX_SCU_WDTS_SR_TO_LEN (1u)


#define IFX_SCU_WDTS_SR_TO_MSK (0x1u)


#define IFX_SCU_WDTS_SR_TO_OFF (4u)


#define IFX_SCU_WDTS_SR_IS1_LEN (1u)


#define IFX_SCU_WDTS_SR_IS1_MSK (0x1u)


#define IFX_SCU_WDTS_SR_IS1_OFF (5u)


#define IFX_SCU_WDTS_SR_US_LEN (1u)


#define IFX_SCU_WDTS_SR_US_MSK (0x1u)


#define IFX_SCU_WDTS_SR_US_OFF (6u)


#define IFX_SCU_WDTS_SR_PAS_LEN (1u)


#define IFX_SCU_WDTS_SR_PAS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_PAS_OFF (7u)


#define IFX_SCU_WDTS_SR_TCS_LEN (1u)


#define IFX_SCU_WDTS_SR_TCS_MSK (0x1u)


#define IFX_SCU_WDTS_SR_TCS_OFF (8u)


#define IFX_SCU_WDTS_SR_TCT_LEN (7u)


#define IFX_SCU_WDTS_SR_TCT_MSK (0x7fu)


#define IFX_SCU_WDTS_SR_TCT_OFF (9u)


#define IFX_SCU_WDTS_SR_TIM_LEN (16u)


#define IFX_SCU_WDTS_SR_TIM_MSK (0xffffu)


#define IFX_SCU_WDTS_SR_TIM_OFF (16u)


#define IFX_SCU_SEICON0_ENDINIT_LEN (1u)


#define IFX_SCU_SEICON0_ENDINIT_MSK (0x1u)


#define IFX_SCU_SEICON0_ENDINIT_OFF (1u)


#define IFX_SCU_SEICON0_EPW_LEN (14u)


#define IFX_SCU_SEICON0_EPW_MSK (0x3fffu)


#define IFX_SCU_SEICON0_EPW_OFF (2u)


#define IFX_SCU_SEICON0_REL_LEN (16u)


#define IFX_SCU_SEICON0_REL_MSK (0xffffu)


#define IFX_SCU_SEICON0_REL_OFF (16u)


#define IFX_SCU_SEICON1_IR0_LEN (1u)


#define IFX_SCU_SEICON1_IR0_MSK (0x1u)


#define IFX_SCU_SEICON1_IR0_OFF (2u)


#define IFX_SCU_SEICON1_DR_LEN (1u)


#define IFX_SCU_SEICON1_DR_MSK (0x1u)


#define IFX_SCU_SEICON1_DR_OFF (3u)


#define IFX_SCU_SEICON1_IR1_LEN (1u)


#define IFX_SCU_SEICON1_IR1_MSK (0x1u)


#define IFX_SCU_SEICON1_IR1_OFF (5u)


#define IFX_SCU_SEISR_AE_LEN (1u)


#define IFX_SCU_SEISR_AE_MSK (0x1u)


#define IFX_SCU_SEISR_AE_OFF (0u)


#define IFX_SCU_SEISR_OE_LEN (1u)


#define IFX_SCU_SEISR_OE_MSK (0x1u)


#define IFX_SCU_SEISR_OE_OFF (1u)


#define IFX_SCU_SEISR_IS0_LEN (1u)


#define IFX_SCU_SEISR_IS0_MSK (0x1u)


#define IFX_SCU_SEISR_IS0_OFF (2u)


#define IFX_SCU_SEISR_DS_LEN (1u)


#define IFX_SCU_SEISR_DS_MSK (0x1u)


#define IFX_SCU_SEISR_DS_OFF (3u)


#define IFX_SCU_SEISR_TO_LEN (1u)


#define IFX_SCU_SEISR_TO_MSK (0x1u)


#define IFX_SCU_SEISR_TO_OFF (4u)


#define IFX_SCU_SEISR_IS1_LEN (1u)


#define IFX_SCU_SEISR_IS1_MSK (0x1u)


#define IFX_SCU_SEISR_IS1_OFF (5u)


#define IFX_SCU_SEISR_TIM_LEN (16u)


#define IFX_SCU_SEISR_TIM_MSK (0xffffu)


#define IFX_SCU_SEISR_TIM_OFF (16u)


#define IFX_SCU_ACCEN10_EN0_LEN (1u)


#define IFX_SCU_ACCEN10_EN0_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN0_OFF (0u)


#define IFX_SCU_ACCEN10_EN1_LEN (1u)


#define IFX_SCU_ACCEN10_EN1_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN1_OFF (1u)


#define IFX_SCU_ACCEN10_EN2_LEN (1u)


#define IFX_SCU_ACCEN10_EN2_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN2_OFF (2u)


#define IFX_SCU_ACCEN10_EN3_LEN (1u)


#define IFX_SCU_ACCEN10_EN3_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN3_OFF (3u)


#define IFX_SCU_ACCEN10_EN4_LEN (1u)


#define IFX_SCU_ACCEN10_EN4_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN4_OFF (4u)


#define IFX_SCU_ACCEN10_EN5_LEN (1u)


#define IFX_SCU_ACCEN10_EN5_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN5_OFF (5u)


#define IFX_SCU_ACCEN10_EN6_LEN (1u)


#define IFX_SCU_ACCEN10_EN6_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN6_OFF (6u)


#define IFX_SCU_ACCEN10_EN7_LEN (1u)


#define IFX_SCU_ACCEN10_EN7_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN7_OFF (7u)


#define IFX_SCU_ACCEN10_EN8_LEN (1u)


#define IFX_SCU_ACCEN10_EN8_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN8_OFF (8u)


#define IFX_SCU_ACCEN10_EN9_LEN (1u)


#define IFX_SCU_ACCEN10_EN9_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN9_OFF (9u)


#define IFX_SCU_ACCEN10_EN10_LEN (1u)


#define IFX_SCU_ACCEN10_EN10_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN10_OFF (10u)


#define IFX_SCU_ACCEN10_EN11_LEN (1u)


#define IFX_SCU_ACCEN10_EN11_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN11_OFF (11u)


#define IFX_SCU_ACCEN10_EN12_LEN (1u)


#define IFX_SCU_ACCEN10_EN12_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN12_OFF (12u)


#define IFX_SCU_ACCEN10_EN13_LEN (1u)


#define IFX_SCU_ACCEN10_EN13_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN13_OFF (13u)


#define IFX_SCU_ACCEN10_EN14_LEN (1u)


#define IFX_SCU_ACCEN10_EN14_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN14_OFF (14u)


#define IFX_SCU_ACCEN10_EN15_LEN (1u)


#define IFX_SCU_ACCEN10_EN15_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN15_OFF (15u)


#define IFX_SCU_ACCEN10_EN16_LEN (1u)


#define IFX_SCU_ACCEN10_EN16_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN16_OFF (16u)


#define IFX_SCU_ACCEN10_EN17_LEN (1u)


#define IFX_SCU_ACCEN10_EN17_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN17_OFF (17u)


#define IFX_SCU_ACCEN10_EN18_LEN (1u)


#define IFX_SCU_ACCEN10_EN18_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN18_OFF (18u)


#define IFX_SCU_ACCEN10_EN19_LEN (1u)


#define IFX_SCU_ACCEN10_EN19_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN19_OFF (19u)


#define IFX_SCU_ACCEN10_EN20_LEN (1u)


#define IFX_SCU_ACCEN10_EN20_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN20_OFF (20u)


#define IFX_SCU_ACCEN10_EN21_LEN (1u)


#define IFX_SCU_ACCEN10_EN21_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN21_OFF (21u)


#define IFX_SCU_ACCEN10_EN22_LEN (1u)


#define IFX_SCU_ACCEN10_EN22_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN22_OFF (22u)


#define IFX_SCU_ACCEN10_EN23_LEN (1u)


#define IFX_SCU_ACCEN10_EN23_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN23_OFF (23u)


#define IFX_SCU_ACCEN10_EN24_LEN (1u)


#define IFX_SCU_ACCEN10_EN24_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN24_OFF (24u)


#define IFX_SCU_ACCEN10_EN25_LEN (1u)


#define IFX_SCU_ACCEN10_EN25_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN25_OFF (25u)


#define IFX_SCU_ACCEN10_EN26_LEN (1u)


#define IFX_SCU_ACCEN10_EN26_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN26_OFF (26u)


#define IFX_SCU_ACCEN10_EN27_LEN (1u)


#define IFX_SCU_ACCEN10_EN27_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN27_OFF (27u)


#define IFX_SCU_ACCEN10_EN28_LEN (1u)


#define IFX_SCU_ACCEN10_EN28_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN28_OFF (28u)


#define IFX_SCU_ACCEN10_EN29_LEN (1u)


#define IFX_SCU_ACCEN10_EN29_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN29_OFF (29u)


#define IFX_SCU_ACCEN10_EN30_LEN (1u)


#define IFX_SCU_ACCEN10_EN30_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN30_OFF (30u)


#define IFX_SCU_ACCEN10_EN31_LEN (1u)


#define IFX_SCU_ACCEN10_EN31_MSK (0x1u)


#define IFX_SCU_ACCEN10_EN31_OFF (31u)


#define IFX_SCU_ACCEN00_EN0_LEN (1u)


#define IFX_SCU_ACCEN00_EN0_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN0_OFF (0u)


#define IFX_SCU_ACCEN00_EN1_LEN (1u)


#define IFX_SCU_ACCEN00_EN1_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN1_OFF (1u)


#define IFX_SCU_ACCEN00_EN2_LEN (1u)


#define IFX_SCU_ACCEN00_EN2_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN2_OFF (2u)


#define IFX_SCU_ACCEN00_EN3_LEN (1u)


#define IFX_SCU_ACCEN00_EN3_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN3_OFF (3u)


#define IFX_SCU_ACCEN00_EN4_LEN (1u)


#define IFX_SCU_ACCEN00_EN4_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN4_OFF (4u)


#define IFX_SCU_ACCEN00_EN5_LEN (1u)


#define IFX_SCU_ACCEN00_EN5_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN5_OFF (5u)


#define IFX_SCU_ACCEN00_EN6_LEN (1u)


#define IFX_SCU_ACCEN00_EN6_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN6_OFF (6u)


#define IFX_SCU_ACCEN00_EN7_LEN (1u)


#define IFX_SCU_ACCEN00_EN7_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN7_OFF (7u)


#define IFX_SCU_ACCEN00_EN8_LEN (1u)


#define IFX_SCU_ACCEN00_EN8_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN8_OFF (8u)


#define IFX_SCU_ACCEN00_EN9_LEN (1u)


#define IFX_SCU_ACCEN00_EN9_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN9_OFF (9u)


#define IFX_SCU_ACCEN00_EN10_LEN (1u)


#define IFX_SCU_ACCEN00_EN10_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN10_OFF (10u)


#define IFX_SCU_ACCEN00_EN11_LEN (1u)


#define IFX_SCU_ACCEN00_EN11_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN11_OFF (11u)


#define IFX_SCU_ACCEN00_EN12_LEN (1u)


#define IFX_SCU_ACCEN00_EN12_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN12_OFF (12u)


#define IFX_SCU_ACCEN00_EN13_LEN (1u)


#define IFX_SCU_ACCEN00_EN13_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN13_OFF (13u)


#define IFX_SCU_ACCEN00_EN14_LEN (1u)


#define IFX_SCU_ACCEN00_EN14_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN14_OFF (14u)


#define IFX_SCU_ACCEN00_EN15_LEN (1u)


#define IFX_SCU_ACCEN00_EN15_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN15_OFF (15u)


#define IFX_SCU_ACCEN00_EN16_LEN (1u)


#define IFX_SCU_ACCEN00_EN16_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN16_OFF (16u)


#define IFX_SCU_ACCEN00_EN17_LEN (1u)


#define IFX_SCU_ACCEN00_EN17_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN17_OFF (17u)


#define IFX_SCU_ACCEN00_EN18_LEN (1u)


#define IFX_SCU_ACCEN00_EN18_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN18_OFF (18u)


#define IFX_SCU_ACCEN00_EN19_LEN (1u)


#define IFX_SCU_ACCEN00_EN19_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN19_OFF (19u)


#define IFX_SCU_ACCEN00_EN20_LEN (1u)


#define IFX_SCU_ACCEN00_EN20_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN20_OFF (20u)


#define IFX_SCU_ACCEN00_EN21_LEN (1u)


#define IFX_SCU_ACCEN00_EN21_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN21_OFF (21u)


#define IFX_SCU_ACCEN00_EN22_LEN (1u)


#define IFX_SCU_ACCEN00_EN22_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN22_OFF (22u)


#define IFX_SCU_ACCEN00_EN23_LEN (1u)


#define IFX_SCU_ACCEN00_EN23_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN23_OFF (23u)


#define IFX_SCU_ACCEN00_EN24_LEN (1u)


#define IFX_SCU_ACCEN00_EN24_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN24_OFF (24u)


#define IFX_SCU_ACCEN00_EN25_LEN (1u)


#define IFX_SCU_ACCEN00_EN25_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN25_OFF (25u)


#define IFX_SCU_ACCEN00_EN26_LEN (1u)


#define IFX_SCU_ACCEN00_EN26_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN26_OFF (26u)


#define IFX_SCU_ACCEN00_EN27_LEN (1u)


#define IFX_SCU_ACCEN00_EN27_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN27_OFF (27u)


#define IFX_SCU_ACCEN00_EN28_LEN (1u)


#define IFX_SCU_ACCEN00_EN28_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN28_OFF (28u)


#define IFX_SCU_ACCEN00_EN29_LEN (1u)


#define IFX_SCU_ACCEN00_EN29_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN29_OFF (29u)


#define IFX_SCU_ACCEN00_EN30_LEN (1u)


#define IFX_SCU_ACCEN00_EN30_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN30_OFF (30u)


#define IFX_SCU_ACCEN00_EN31_LEN (1u)


#define IFX_SCU_ACCEN00_EN31_MSK (0x1u)


#define IFX_SCU_ACCEN00_EN31_OFF (31u)
# 50 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h" 2
# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_bf.h" 1
# 47 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_bf.h"
#define IFXCPU_BF_H 1
# 56 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxCpu_bf.h"
#define IFX_CPU_FLASHCON0_TAG1_LEN (6u)


#define IFX_CPU_FLASHCON0_TAG1_MSK (0x3fu)


#define IFX_CPU_FLASHCON0_TAG1_OFF (0u)


#define IFX_CPU_FLASHCON0_TAG2_LEN (6u)


#define IFX_CPU_FLASHCON0_TAG2_MSK (0x3fu)


#define IFX_CPU_FLASHCON0_TAG2_OFF (8u)


#define IFX_CPU_FLASHCON0_TAG3_LEN (6u)


#define IFX_CPU_FLASHCON0_TAG3_MSK (0x3fu)


#define IFX_CPU_FLASHCON0_TAG3_OFF (16u)


#define IFX_CPU_FLASHCON0_TAG4_LEN (6u)


#define IFX_CPU_FLASHCON0_TAG4_MSK (0x3fu)


#define IFX_CPU_FLASHCON0_TAG4_OFF (24u)


#define IFX_CPU_FLASHCON1_STALL_LEN (1u)


#define IFX_CPU_FLASHCON1_STALL_MSK (0x1u)


#define IFX_CPU_FLASHCON1_STALL_OFF (0u)


#define IFX_CPU_FLASHCON1_MASKUECC_LEN (2u)


#define IFX_CPU_FLASHCON1_MASKUECC_MSK (0x3u)


#define IFX_CPU_FLASHCON1_MASKUECC_OFF (16u)


#define IFX_CPU_FLASHCON2_RECDIS_LEN (2u)


#define IFX_CPU_FLASHCON2_RECDIS_MSK (0x3u)


#define IFX_CPU_FLASHCON2_RECDIS_OFF (0u)


#define IFX_CPU_FLASHCON2_ECCCORDIS_LEN (2u)


#define IFX_CPU_FLASHCON2_ECCCORDIS_MSK (0x3u)


#define IFX_CPU_FLASHCON2_ECCCORDIS_OFF (2u)


#define IFX_CPU_FLASHCON2_HMARGIN_LEN (2u)


#define IFX_CPU_FLASHCON2_HMARGIN_MSK (0x3u)


#define IFX_CPU_FLASHCON2_HMARGIN_OFF (8u)


#define IFX_CPU_FLASHCON2_MSEL_LEN (2u)


#define IFX_CPU_FLASHCON2_MSEL_MSK (0x3u)


#define IFX_CPU_FLASHCON2_MSEL_OFF (10u)


#define IFX_CPU_FLASHCON2_ECCSCLR_LEN (2u)


#define IFX_CPU_FLASHCON2_ECCSCLR_MSK (0x3u)


#define IFX_CPU_FLASHCON2_ECCSCLR_OFF (16u)


#define IFX_CPU_FLASHCON2_SBABCLR_LEN (2u)


#define IFX_CPU_FLASHCON2_SBABCLR_MSK (0x3u)


#define IFX_CPU_FLASHCON2_SBABCLR_OFF (24u)


#define IFX_CPU_FLASHCON2_DBABCLR_LEN (2u)


#define IFX_CPU_FLASHCON2_DBABCLR_MSK (0x3u)


#define IFX_CPU_FLASHCON2_DBABCLR_OFF (26u)


#define IFX_CPU_FLASHCON2_MBABCLR_LEN (2u)


#define IFX_CPU_FLASHCON2_MBABCLR_MSK (0x3u)


#define IFX_CPU_FLASHCON2_MBABCLR_OFF (28u)


#define IFX_CPU_FLASHCON2_ZBABCLR_LEN (2u)


#define IFX_CPU_FLASHCON2_ZBABCLR_MSK (0x3u)


#define IFX_CPU_FLASHCON2_ZBABCLR_OFF (30u)


#define IFX_CPU_FLASHCON3_ECCERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_ECCERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_ECCERRINJ_OFF (0u)


#define IFX_CPU_FLASHCON3_EDCERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_EDCERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_EDCERRINJ_OFF (1u)


#define IFX_CPU_FLASHCON3_SBABERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_SBABERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_SBABERRINJ_OFF (2u)


#define IFX_CPU_FLASHCON3_DBABERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_DBABERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_DBABERRINJ_OFF (3u)


#define IFX_CPU_FLASHCON3_MBABERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_MBABERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_MBABERRINJ_OFF (4u)


#define IFX_CPU_FLASHCON3_ZBABERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_ZBABERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_ZBABERRINJ_OFF (5u)


#define IFX_CPU_FLASHCON3_SBERERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_SBERERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_SBERERRINJ_OFF (6u)


#define IFX_CPU_FLASHCON3_DBERERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_DBERERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_DBERERRINJ_OFF (7u)


#define IFX_CPU_FLASHCON3_NVMCERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_NVMCERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_NVMCERRINJ_OFF (8u)


#define IFX_CPU_FLASHCON3_FLCONERRINJ_LEN (1u)


#define IFX_CPU_FLASHCON3_FLCONERRINJ_MSK (0x1u)


#define IFX_CPU_FLASHCON3_FLCONERRINJ_OFF (9u)


#define IFX_CPU_FLASHCON4_DDIS_LEN (1u)


#define IFX_CPU_FLASHCON4_DDIS_MSK (0x1u)


#define IFX_CPU_FLASHCON4_DDIS_OFF (0u)


#define IFX_CPU_KRST0_RST_LEN (1u)


#define IFX_CPU_KRST0_RST_MSK (0x1u)


#define IFX_CPU_KRST0_RST_OFF (0u)


#define IFX_CPU_KRST0_RSTSTAT_LEN (2u)


#define IFX_CPU_KRST0_RSTSTAT_MSK (0x3u)


#define IFX_CPU_KRST0_RSTSTAT_OFF (1u)


#define IFX_CPU_KRST1_RST_LEN (1u)


#define IFX_CPU_KRST1_RST_MSK (0x1u)


#define IFX_CPU_KRST1_RST_OFF (0u)


#define IFX_CPU_KRSTCLR_CLR_LEN (1u)


#define IFX_CPU_KRSTCLR_CLR_MSK (0x1u)


#define IFX_CPU_KRSTCLR_CLR_OFF (0u)


#define IFX_CPU_RGN_LA_ADDR_LEN (27u)


#define IFX_CPU_RGN_LA_ADDR_MSK (0x7ffffffu)


#define IFX_CPU_RGN_LA_ADDR_OFF (5u)


#define IFX_CPU_RGN_UA_ADDR_LEN (27u)


#define IFX_CPU_RGN_UA_ADDR_MSK (0x7ffffffu)


#define IFX_CPU_RGN_UA_ADDR_OFF (5u)


#define IFX_CPU_RGN_ACCENA_EN0_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN0_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN0_OFF (0u)


#define IFX_CPU_RGN_ACCENA_EN1_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN1_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN1_OFF (1u)


#define IFX_CPU_RGN_ACCENA_EN2_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN2_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN2_OFF (2u)


#define IFX_CPU_RGN_ACCENA_EN3_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN3_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN3_OFF (3u)


#define IFX_CPU_RGN_ACCENA_EN4_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN4_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN4_OFF (4u)


#define IFX_CPU_RGN_ACCENA_EN5_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN5_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN5_OFF (5u)


#define IFX_CPU_RGN_ACCENA_EN6_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN6_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN6_OFF (6u)


#define IFX_CPU_RGN_ACCENA_EN7_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN7_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN7_OFF (7u)


#define IFX_CPU_RGN_ACCENA_EN8_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN8_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN8_OFF (8u)


#define IFX_CPU_RGN_ACCENA_EN9_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN9_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN9_OFF (9u)


#define IFX_CPU_RGN_ACCENA_EN10_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN10_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN10_OFF (10u)


#define IFX_CPU_RGN_ACCENA_EN11_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN11_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN11_OFF (11u)


#define IFX_CPU_RGN_ACCENA_EN12_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN12_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN12_OFF (12u)


#define IFX_CPU_RGN_ACCENA_EN13_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN13_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN13_OFF (13u)


#define IFX_CPU_RGN_ACCENA_EN14_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN14_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN14_OFF (14u)


#define IFX_CPU_RGN_ACCENA_EN15_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN15_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN15_OFF (15u)


#define IFX_CPU_RGN_ACCENA_EN16_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN16_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN16_OFF (16u)


#define IFX_CPU_RGN_ACCENA_EN17_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN17_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN17_OFF (17u)


#define IFX_CPU_RGN_ACCENA_EN18_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN18_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN18_OFF (18u)


#define IFX_CPU_RGN_ACCENA_EN19_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN19_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN19_OFF (19u)


#define IFX_CPU_RGN_ACCENA_EN20_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN20_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN20_OFF (20u)


#define IFX_CPU_RGN_ACCENA_EN21_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN21_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN21_OFF (21u)


#define IFX_CPU_RGN_ACCENA_EN22_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN22_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN22_OFF (22u)


#define IFX_CPU_RGN_ACCENA_EN23_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN23_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN23_OFF (23u)


#define IFX_CPU_RGN_ACCENA_EN24_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN24_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN24_OFF (24u)


#define IFX_CPU_RGN_ACCENA_EN25_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN25_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN25_OFF (25u)


#define IFX_CPU_RGN_ACCENA_EN26_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN26_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN26_OFF (26u)


#define IFX_CPU_RGN_ACCENA_EN27_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN27_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN27_OFF (27u)


#define IFX_CPU_RGN_ACCENA_EN28_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN28_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN28_OFF (28u)


#define IFX_CPU_RGN_ACCENA_EN29_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN29_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN29_OFF (29u)


#define IFX_CPU_RGN_ACCENA_EN30_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN30_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN30_OFF (30u)


#define IFX_CPU_RGN_ACCENA_EN31_LEN (1u)


#define IFX_CPU_RGN_ACCENA_EN31_MSK (0x1u)


#define IFX_CPU_RGN_ACCENA_EN31_OFF (31u)


#define IFX_CPU_RGN_ACCENB_EN32_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN32_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN32_OFF (0u)


#define IFX_CPU_RGN_ACCENB_EN33_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN33_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN33_OFF (1u)


#define IFX_CPU_RGN_ACCENB_EN34_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN34_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN34_OFF (2u)


#define IFX_CPU_RGN_ACCENB_EN35_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN35_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN35_OFF (3u)


#define IFX_CPU_RGN_ACCENB_EN36_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN36_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN36_OFF (4u)


#define IFX_CPU_RGN_ACCENB_EN37_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN37_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN37_OFF (5u)


#define IFX_CPU_RGN_ACCENB_EN38_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN38_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN38_OFF (6u)


#define IFX_CPU_RGN_ACCENB_EN39_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN39_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN39_OFF (7u)


#define IFX_CPU_RGN_ACCENB_EN40_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN40_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN40_OFF (8u)


#define IFX_CPU_RGN_ACCENB_EN41_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN41_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN41_OFF (9u)


#define IFX_CPU_RGN_ACCENB_EN42_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN42_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN42_OFF (10u)


#define IFX_CPU_RGN_ACCENB_EN43_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN43_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN43_OFF (11u)


#define IFX_CPU_RGN_ACCENB_EN44_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN44_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN44_OFF (12u)


#define IFX_CPU_RGN_ACCENB_EN45_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN45_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN45_OFF (13u)


#define IFX_CPU_RGN_ACCENB_EN46_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN46_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN46_OFF (14u)


#define IFX_CPU_RGN_ACCENB_EN47_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN47_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN47_OFF (15u)


#define IFX_CPU_RGN_ACCENB_EN48_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN48_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN48_OFF (16u)


#define IFX_CPU_RGN_ACCENB_EN49_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN49_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN49_OFF (17u)


#define IFX_CPU_RGN_ACCENB_EN50_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN50_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN50_OFF (18u)


#define IFX_CPU_RGN_ACCENB_EN51_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN51_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN51_OFF (19u)


#define IFX_CPU_RGN_ACCENB_EN52_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN52_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN52_OFF (20u)


#define IFX_CPU_RGN_ACCENB_EN53_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN53_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN53_OFF (21u)


#define IFX_CPU_RGN_ACCENB_EN54_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN54_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN54_OFF (22u)


#define IFX_CPU_RGN_ACCENB_EN55_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN55_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN55_OFF (23u)


#define IFX_CPU_RGN_ACCENB_EN56_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN56_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN56_OFF (24u)


#define IFX_CPU_RGN_ACCENB_EN57_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN57_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN57_OFF (25u)


#define IFX_CPU_RGN_ACCENB_EN58_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN58_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN58_OFF (26u)


#define IFX_CPU_RGN_ACCENB_EN59_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN59_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN59_OFF (27u)


#define IFX_CPU_RGN_ACCENB_EN60_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN60_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN60_OFF (28u)


#define IFX_CPU_RGN_ACCENB_EN61_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN61_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN61_OFF (29u)


#define IFX_CPU_RGN_ACCENB_EN62_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN62_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN62_OFF (30u)


#define IFX_CPU_RGN_ACCENB_EN63_LEN (1u)


#define IFX_CPU_RGN_ACCENB_EN63_MSK (0x1u)


#define IFX_CPU_RGN_ACCENB_EN63_OFF (31u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN0_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN0_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN0_OFF (0u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN1_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN1_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN1_OFF (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN2_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN2_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN2_OFF (2u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN3_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN3_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN3_OFF (3u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN4_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN4_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN4_OFF (4u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN5_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN5_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN5_OFF (5u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN6_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN6_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN6_OFF (6u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN7_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN7_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN7_OFF (7u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN8_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN8_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN8_OFF (8u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN9_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN9_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN9_OFF (9u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN10_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN10_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN10_OFF (10u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN11_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN11_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN11_OFF (11u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN12_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN12_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN12_OFF (12u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN13_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN13_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN13_OFF (13u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN14_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN14_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN14_OFF (14u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN15_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN15_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN15_OFF (15u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN16_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN16_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN16_OFF (16u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN17_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN17_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN17_OFF (17u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN18_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN18_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN18_OFF (18u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN19_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN19_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN19_OFF (19u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN20_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN20_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN20_OFF (20u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN21_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN21_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN21_OFF (21u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN22_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN22_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN22_OFF (22u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN23_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN23_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN23_OFF (23u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN24_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN24_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN24_OFF (24u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN25_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN25_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN25_OFF (25u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN26_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN26_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN26_OFF (26u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN27_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN27_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN27_OFF (27u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN28_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN28_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN28_OFF (28u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN29_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN29_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN29_OFF (29u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN30_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN30_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN30_OFF (30u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN31_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN31_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENA_R_EN31_OFF (31u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN32_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN32_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN32_OFF (0u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN33_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN33_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN33_OFF (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN34_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN34_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN34_OFF (2u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN35_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN35_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN35_OFF (3u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN36_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN36_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN36_OFF (4u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN37_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN37_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN37_OFF (5u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN38_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN38_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN38_OFF (6u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN39_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN39_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN39_OFF (7u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN40_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN40_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN40_OFF (8u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN41_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN41_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN41_OFF (9u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN42_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN42_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN42_OFF (10u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN43_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN43_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN43_OFF (11u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN44_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN44_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN44_OFF (12u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN45_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN45_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN45_OFF (13u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN46_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN46_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN46_OFF (14u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN47_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN47_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN47_OFF (15u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN48_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN48_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN48_OFF (16u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN49_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN49_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN49_OFF (17u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN50_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN50_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN50_OFF (18u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN51_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN51_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN51_OFF (19u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN52_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN52_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN52_OFF (20u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN53_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN53_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN53_OFF (21u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN54_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN54_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN54_OFF (22u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN55_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN55_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN55_OFF (23u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN56_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN56_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN56_OFF (24u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN57_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN57_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN57_OFF (25u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN58_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN58_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN58_OFF (26u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN59_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN59_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN59_OFF (27u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN60_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN60_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN60_OFF (28u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN61_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN61_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN61_OFF (29u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN62_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN62_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN62_OFF (30u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN63_LEN (1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN63_MSK (0x1u)


#define IFX_CPU_SPR_SPROT_RGNACCENB_R_EN63_OFF (31u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN0_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN0_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN0_OFF (0u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN1_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN1_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN1_OFF (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN2_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN2_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN2_OFF (2u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN3_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN3_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN3_OFF (3u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN4_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN4_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN4_OFF (4u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN5_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN5_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN5_OFF (5u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN6_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN6_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN6_OFF (6u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN7_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN7_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN7_OFF (7u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN8_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN8_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN8_OFF (8u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN9_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN9_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN9_OFF (9u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN10_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN10_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN10_OFF (10u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN11_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN11_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN11_OFF (11u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN12_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN12_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN12_OFF (12u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN13_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN13_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN13_OFF (13u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN14_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN14_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN14_OFF (14u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN15_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN15_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN15_OFF (15u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN16_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN16_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN16_OFF (16u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN17_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN17_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN17_OFF (17u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN18_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN18_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN18_OFF (18u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN19_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN19_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN19_OFF (19u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN20_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN20_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN20_OFF (20u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN21_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN21_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN21_OFF (21u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN22_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN22_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN22_OFF (22u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN23_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN23_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN23_OFF (23u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN24_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN24_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN24_OFF (24u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN25_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN25_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN25_OFF (25u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN26_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN26_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN26_OFF (26u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN27_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN27_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN27_OFF (27u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN28_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN28_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN28_OFF (28u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN29_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN29_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN29_OFF (29u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN30_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN30_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN30_OFF (30u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN31_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN31_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENA_W_EN31_OFF (31u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN32_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN32_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN32_OFF (0u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN33_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN33_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN33_OFF (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN34_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN34_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN34_OFF (2u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN35_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN35_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN35_OFF (3u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN36_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN36_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN36_OFF (4u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN37_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN37_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN37_OFF (5u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN38_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN38_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN38_OFF (6u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN39_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN39_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN39_OFF (7u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN40_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN40_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN40_OFF (8u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN41_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN41_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN41_OFF (9u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN42_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN42_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN42_OFF (10u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN43_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN43_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN43_OFF (11u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN44_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN44_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN44_OFF (12u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN45_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN45_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN45_OFF (13u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN46_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN46_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN46_OFF (14u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN47_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN47_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN47_OFF (15u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN48_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN48_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN48_OFF (16u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN49_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN49_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN49_OFF (17u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN50_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN50_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN50_OFF (18u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN51_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN51_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN51_OFF (19u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN52_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN52_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN52_OFF (20u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN53_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN53_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN53_OFF (21u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN54_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN54_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN54_OFF (22u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN55_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN55_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN55_OFF (23u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN56_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN56_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN56_OFF (24u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN57_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN57_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN57_OFF (25u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN58_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN58_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN58_OFF (26u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN59_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN59_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN59_OFF (27u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN60_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN60_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN60_OFF (28u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN61_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN61_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN61_OFF (29u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN62_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN62_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN62_OFF (30u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN63_LEN (1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN63_MSK (0x1u)


#define IFX_CPU_SFR_SPROT_ACCENB_W_EN63_OFF (31u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN0_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN0_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN0_OFF (0u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN1_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN1_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN1_OFF (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN2_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN2_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN2_OFF (2u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN3_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN3_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN3_OFF (3u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN4_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN4_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN4_OFF (4u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN5_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN5_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN5_OFF (5u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN6_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN6_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN6_OFF (6u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN7_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN7_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN7_OFF (7u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN8_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN8_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN8_OFF (8u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN9_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN9_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN9_OFF (9u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN10_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN10_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN10_OFF (10u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN11_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN11_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN11_OFF (11u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN12_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN12_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN12_OFF (12u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN13_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN13_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN13_OFF (13u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN14_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN14_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN14_OFF (14u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN15_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN15_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN15_OFF (15u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN16_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN16_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN16_OFF (16u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN17_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN17_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN17_OFF (17u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN18_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN18_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN18_OFF (18u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN19_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN19_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN19_OFF (19u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN20_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN20_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN20_OFF (20u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN21_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN21_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN21_OFF (21u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN22_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN22_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN22_OFF (22u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN23_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN23_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN23_OFF (23u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN24_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN24_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN24_OFF (24u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN25_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN25_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN25_OFF (25u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN26_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN26_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN26_OFF (26u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN27_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN27_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN27_OFF (27u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN28_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN28_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN28_OFF (28u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN29_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN29_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN29_OFF (29u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN30_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN30_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN30_OFF (30u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN31_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN31_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENA_R_EN31_OFF (31u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN32_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN32_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN32_OFF (0u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN33_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN33_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN33_OFF (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN34_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN34_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN34_OFF (2u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN35_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN35_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN35_OFF (3u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN36_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN36_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN36_OFF (4u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN37_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN37_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN37_OFF (5u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN38_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN38_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN38_OFF (6u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN39_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN39_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN39_OFF (7u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN40_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN40_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN40_OFF (8u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN41_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN41_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN41_OFF (9u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN42_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN42_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN42_OFF (10u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN43_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN43_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN43_OFF (11u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN44_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN44_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN44_OFF (12u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN45_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN45_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN45_OFF (13u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN46_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN46_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN46_OFF (14u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN47_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN47_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN47_OFF (15u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN48_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN48_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN48_OFF (16u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN49_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN49_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN49_OFF (17u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN50_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN50_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN50_OFF (18u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN51_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN51_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN51_OFF (19u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN52_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN52_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN52_OFF (20u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN53_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN53_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN53_OFF (21u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN54_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN54_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN54_OFF (22u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN55_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN55_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN55_OFF (23u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN56_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN56_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN56_OFF (24u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN57_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN57_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN57_OFF (25u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN58_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN58_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN58_OFF (26u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN59_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN59_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN59_OFF (27u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN60_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN60_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN60_OFF (28u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN61_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN61_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN61_OFF (29u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN62_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN62_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN62_OFF (30u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN63_LEN (1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN63_MSK (0x1u)


#define IFX_CPU_LPB_SPROT_ACCENB_R_EN63_OFF (31u)


#define IFX_CPU_DLMU_SPROT_RGNLA_ADDR_LEN (27u)


#define IFX_CPU_DLMU_SPROT_RGNLA_ADDR_MSK (0x7ffffffu)


#define IFX_CPU_DLMU_SPROT_RGNLA_ADDR_OFF (5u)


#define IFX_CPU_DLMU_SPROT_RGNUA_ADDR_LEN (27u)


#define IFX_CPU_DLMU_SPROT_RGNUA_ADDR_MSK (0x7ffffffu)


#define IFX_CPU_DLMU_SPROT_RGNUA_ADDR_OFF (5u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN0_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN0_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN0_OFF (0u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN1_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN1_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN1_OFF (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN2_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN2_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN2_OFF (2u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN3_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN3_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN3_OFF (3u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN4_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN4_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN4_OFF (4u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN5_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN5_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN5_OFF (5u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN6_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN6_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN6_OFF (6u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN7_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN7_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN7_OFF (7u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN8_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN8_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN8_OFF (8u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN9_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN9_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN9_OFF (9u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN10_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN10_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN10_OFF (10u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN11_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN11_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN11_OFF (11u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN12_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN12_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN12_OFF (12u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN13_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN13_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN13_OFF (13u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN14_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN14_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN14_OFF (14u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN15_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN15_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN15_OFF (15u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN16_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN16_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN16_OFF (16u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN17_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN17_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN17_OFF (17u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN18_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN18_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN18_OFF (18u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN19_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN19_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN19_OFF (19u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN20_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN20_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN20_OFF (20u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN21_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN21_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN21_OFF (21u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN22_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN22_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN22_OFF (22u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN23_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN23_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN23_OFF (23u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN24_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN24_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN24_OFF (24u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN25_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN25_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN25_OFF (25u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN26_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN26_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN26_OFF (26u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN27_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN27_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN27_OFF (27u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN28_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN28_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN28_OFF (28u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN29_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN29_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN29_OFF (29u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN30_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN30_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN30_OFF (30u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN31_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN31_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_W_EN31_OFF (31u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN32_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN32_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN32_OFF (0u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN33_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN33_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN33_OFF (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN34_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN34_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN34_OFF (2u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN35_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN35_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN35_OFF (3u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN36_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN36_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN36_OFF (4u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN37_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN37_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN37_OFF (5u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN38_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN38_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN38_OFF (6u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN39_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN39_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN39_OFF (7u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN40_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN40_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN40_OFF (8u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN41_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN41_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN41_OFF (9u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN42_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN42_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN42_OFF (10u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN43_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN43_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN43_OFF (11u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN44_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN44_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN44_OFF (12u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN45_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN45_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN45_OFF (13u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN46_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN46_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN46_OFF (14u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN47_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN47_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN47_OFF (15u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN48_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN48_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN48_OFF (16u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN49_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN49_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN49_OFF (17u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN50_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN50_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN50_OFF (18u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN51_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN51_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN51_OFF (19u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN52_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN52_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN52_OFF (20u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN53_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN53_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN53_OFF (21u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN54_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN54_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN54_OFF (22u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN55_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN55_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN55_OFF (23u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN56_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN56_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN56_OFF (24u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN57_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN57_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN57_OFF (25u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN58_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN58_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN58_OFF (26u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN59_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN59_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN59_OFF (27u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN60_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN60_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN60_OFF (28u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN61_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN61_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN61_OFF (29u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN62_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN62_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN62_OFF (30u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN63_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN63_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_W_EN63_OFF (31u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN0_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN0_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN0_OFF (0u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN1_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN1_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN1_OFF (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN2_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN2_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN2_OFF (2u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN3_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN3_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN3_OFF (3u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN4_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN4_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN4_OFF (4u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN5_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN5_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN5_OFF (5u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN6_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN6_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN6_OFF (6u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN7_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN7_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN7_OFF (7u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN8_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN8_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN8_OFF (8u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN9_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN9_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN9_OFF (9u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN10_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN10_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN10_OFF (10u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN11_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN11_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN11_OFF (11u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN12_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN12_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN12_OFF (12u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN13_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN13_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN13_OFF (13u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN14_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN14_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN14_OFF (14u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN15_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN15_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN15_OFF (15u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN16_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN16_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN16_OFF (16u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN17_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN17_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN17_OFF (17u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN18_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN18_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN18_OFF (18u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN19_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN19_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN19_OFF (19u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN20_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN20_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN20_OFF (20u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN21_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN21_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN21_OFF (21u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN22_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN22_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN22_OFF (22u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN23_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN23_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN23_OFF (23u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN24_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN24_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN24_OFF (24u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN25_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN25_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN25_OFF (25u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN26_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN26_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN26_OFF (26u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN27_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN27_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN27_OFF (27u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN28_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN28_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN28_OFF (28u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN29_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN29_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN29_OFF (29u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN30_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN30_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN30_OFF (30u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN31_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN31_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENA_R_EN31_OFF (31u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN32_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN32_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN32_OFF (0u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN33_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN33_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN33_OFF (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN34_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN34_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN34_OFF (2u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN35_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN35_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN35_OFF (3u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN36_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN36_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN36_OFF (4u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN37_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN37_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN37_OFF (5u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN38_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN38_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN38_OFF (6u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN39_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN39_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN39_OFF (7u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN40_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN40_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN40_OFF (8u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN41_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN41_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN41_OFF (9u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN42_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN42_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN42_OFF (10u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN43_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN43_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN43_OFF (11u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN44_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN44_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN44_OFF (12u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN45_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN45_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN45_OFF (13u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN46_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN46_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN46_OFF (14u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN47_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN47_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN47_OFF (15u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN48_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN48_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN48_OFF (16u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN49_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN49_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN49_OFF (17u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN50_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN50_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN50_OFF (18u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN51_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN51_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN51_OFF (19u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN52_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN52_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN52_OFF (20u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN53_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN53_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN53_OFF (21u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN54_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN54_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN54_OFF (22u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN55_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN55_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN55_OFF (23u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN56_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN56_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN56_OFF (24u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN57_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN57_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN57_OFF (25u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN58_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN58_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN58_OFF (26u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN59_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN59_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN59_OFF (27u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN60_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN60_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN60_OFF (28u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN61_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN61_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN61_OFF (29u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN62_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN62_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN62_OFF (30u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN63_LEN (1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN63_MSK (0x1u)


#define IFX_CPU_DLMU_SPROT_RGNACCENB_R_EN63_OFF (31u)


#define IFX_CPU_OSEL_SHOVEN_X_LEN (32u)


#define IFX_CPU_OSEL_SHOVEN_X_MSK (0xffffffffu)


#define IFX_CPU_OSEL_SHOVEN_X_OFF (0u)


#define IFX_CPU_BLK_RABR_OBASE_LEN (17u)


#define IFX_CPU_BLK_RABR_OBASE_MSK (0x1ffffu)


#define IFX_CPU_BLK_RABR_OBASE_OFF (5u)


#define IFX_CPU_BLK_RABR_OMEM_LEN (4u)


#define IFX_CPU_BLK_RABR_OMEM_MSK (0xfu)


#define IFX_CPU_BLK_RABR_OMEM_OFF (24u)


#define IFX_CPU_BLK_RABR_OVEN_LEN (1u)


#define IFX_CPU_BLK_RABR_OVEN_MSK (0x1u)


#define IFX_CPU_BLK_RABR_OVEN_OFF (31u)


#define IFX_CPU_BLK_OTAR_TBASE_LEN (23u)


#define IFX_CPU_BLK_OTAR_TBASE_MSK (0x7fffffu)


#define IFX_CPU_BLK_OTAR_TBASE_OFF (5u)


#define IFX_CPU_BLK_OMASK_OMASK_LEN (12u)


#define IFX_CPU_BLK_OMASK_OMASK_MSK (0xfffu)


#define IFX_CPU_BLK_OMASK_OMASK_OFF (5u)


#define IFX_CPU_BLK_OMASK_ONE_LEN (11u)


#define IFX_CPU_BLK_OMASK_ONE_MSK (0x7ffu)


#define IFX_CPU_BLK_OMASK_ONE_OFF (17u)


#define IFX_CPU_SEGEN_ADFLIP_LEN (8u)


#define IFX_CPU_SEGEN_ADFLIP_MSK (0xffu)


#define IFX_CPU_SEGEN_ADFLIP_OFF (0u)


#define IFX_CPU_SEGEN_ADTYPE_LEN (2u)


#define IFX_CPU_SEGEN_ADTYPE_MSK (0x3u)


#define IFX_CPU_SEGEN_ADTYPE_OFF (8u)


#define IFX_CPU_SEGEN_AE_LEN (1u)


#define IFX_CPU_SEGEN_AE_MSK (0x1u)


#define IFX_CPU_SEGEN_AE_OFF (31u)


#define IFX_CPU_TASK_ASI_ASI_LEN (5u)


#define IFX_CPU_TASK_ASI_ASI_MSK (0x1fu)


#define IFX_CPU_TASK_ASI_ASI_OFF (0u)


#define IFX_CPU_PMA0_DAC_LEN (16u)


#define IFX_CPU_PMA0_DAC_MSK (0xffffu)


#define IFX_CPU_PMA0_DAC_OFF (0u)


#define IFX_CPU_PMA1_CAC_LEN (16u)


#define IFX_CPU_PMA1_CAC_MSK (0xffffu)


#define IFX_CPU_PMA1_CAC_OFF (0u)


#define IFX_CPU_PMA2_PSI_LEN (16u)


#define IFX_CPU_PMA2_PSI_MSK (0xffffu)


#define IFX_CPU_PMA2_PSI_OFF (0u)


#define IFX_CPU_DCON2_DCACHE_SZE_LEN (16u)


#define IFX_CPU_DCON2_DCACHE_SZE_MSK (0xffffu)


#define IFX_CPU_DCON2_DCACHE_SZE_OFF (0u)


#define IFX_CPU_DCON2_DSCRATCH_SZE_LEN (16u)


#define IFX_CPU_DCON2_DSCRATCH_SZE_MSK (0xffffu)


#define IFX_CPU_DCON2_DSCRATCH_SZE_OFF (16u)


#define IFX_CPU_SMACON_IODT_LEN (1u)


#define IFX_CPU_SMACON_IODT_MSK (0x1u)


#define IFX_CPU_SMACON_IODT_OFF (24u)


#define IFX_CPU_DSTR_SRE_LEN (1u)


#define IFX_CPU_DSTR_SRE_MSK (0x1u)


#define IFX_CPU_DSTR_SRE_OFF (0u)


#define IFX_CPU_DSTR_GAE_LEN (1u)


#define IFX_CPU_DSTR_GAE_MSK (0x1u)


#define IFX_CPU_DSTR_GAE_OFF (1u)


#define IFX_CPU_DSTR_LBE_LEN (1u)


#define IFX_CPU_DSTR_LBE_MSK (0x1u)


#define IFX_CPU_DSTR_LBE_OFF (2u)


#define IFX_CPU_DSTR_DRE_LEN (1u)


#define IFX_CPU_DSTR_DRE_MSK (0x1u)


#define IFX_CPU_DSTR_DRE_OFF (3u)


#define IFX_CPU_DSTR_CRE_LEN (1u)


#define IFX_CPU_DSTR_CRE_MSK (0x1u)


#define IFX_CPU_DSTR_CRE_OFF (6u)


#define IFX_CPU_DSTR_DTME_LEN (1u)


#define IFX_CPU_DSTR_DTME_MSK (0x1u)


#define IFX_CPU_DSTR_DTME_OFF (14u)


#define IFX_CPU_DSTR_LOE_LEN (1u)


#define IFX_CPU_DSTR_LOE_MSK (0x1u)


#define IFX_CPU_DSTR_LOE_OFF (15u)


#define IFX_CPU_DSTR_SDE_LEN (1u)


#define IFX_CPU_DSTR_SDE_MSK (0x1u)


#define IFX_CPU_DSTR_SDE_OFF (16u)


#define IFX_CPU_DSTR_SCE_LEN (1u)


#define IFX_CPU_DSTR_SCE_MSK (0x1u)


#define IFX_CPU_DSTR_SCE_OFF (17u)


#define IFX_CPU_DSTR_CAC_LEN (1u)


#define IFX_CPU_DSTR_CAC_MSK (0x1u)


#define IFX_CPU_DSTR_CAC_OFF (18u)


#define IFX_CPU_DSTR_MPE_LEN (1u)


#define IFX_CPU_DSTR_MPE_MSK (0x1u)


#define IFX_CPU_DSTR_MPE_OFF (19u)


#define IFX_CPU_DSTR_CLE_LEN (1u)


#define IFX_CPU_DSTR_CLE_MSK (0x1u)


#define IFX_CPU_DSTR_CLE_OFF (20u)


#define IFX_CPU_DSTR_ALN_LEN (1u)


#define IFX_CPU_DSTR_ALN_MSK (0x1u)


#define IFX_CPU_DSTR_ALN_OFF (24u)


#define IFX_CPU_DATR_SBE_LEN (1u)


#define IFX_CPU_DATR_SBE_MSK (0x1u)


#define IFX_CPU_DATR_SBE_OFF (3u)


#define IFX_CPU_DATR_CWE_LEN (1u)


#define IFX_CPU_DATR_CWE_MSK (0x1u)


#define IFX_CPU_DATR_CWE_OFF (9u)


#define IFX_CPU_DATR_CFE_LEN (1u)


#define IFX_CPU_DATR_CFE_MSK (0x1u)


#define IFX_CPU_DATR_CFE_OFF (10u)


#define IFX_CPU_DATR_SOE_LEN (1u)


#define IFX_CPU_DATR_SOE_MSK (0x1u)


#define IFX_CPU_DATR_SOE_OFF (14u)


#define IFX_CPU_DEADD_ERROR_ADDRESS_LEN (32u)


#define IFX_CPU_DEADD_ERROR_ADDRESS_MSK (0xffffffffu)


#define IFX_CPU_DEADD_ERROR_ADDRESS_OFF (0u)


#define IFX_CPU_DIEAR_TA_LEN (32u)


#define IFX_CPU_DIEAR_TA_MSK (0xffffffffu)


#define IFX_CPU_DIEAR_TA_OFF (0u)


#define IFX_CPU_DIETR_IED_LEN (1u)


#define IFX_CPU_DIETR_IED_MSK (0x1u)


#define IFX_CPU_DIETR_IED_OFF (0u)


#define IFX_CPU_DIETR_IE_T_LEN (1u)


#define IFX_CPU_DIETR_IE_T_MSK (0x1u)


#define IFX_CPU_DIETR_IE_T_OFF (1u)


#define IFX_CPU_DIETR_IE_C_LEN (1u)


#define IFX_CPU_DIETR_IE_C_MSK (0x1u)


#define IFX_CPU_DIETR_IE_C_OFF (2u)


#define IFX_CPU_DIETR_IE_S_LEN (1u)


#define IFX_CPU_DIETR_IE_S_MSK (0x1u)


#define IFX_CPU_DIETR_IE_S_OFF (3u)


#define IFX_CPU_DIETR_IE_BI_LEN (1u)


#define IFX_CPU_DIETR_IE_BI_MSK (0x1u)


#define IFX_CPU_DIETR_IE_BI_OFF (4u)


#define IFX_CPU_DIETR_E_INFO_LEN (6u)


#define IFX_CPU_DIETR_E_INFO_MSK (0x3fu)


#define IFX_CPU_DIETR_E_INFO_OFF (5u)


#define IFX_CPU_DIETR_IE_UNC_LEN (1u)


#define IFX_CPU_DIETR_IE_UNC_MSK (0x1u)


#define IFX_CPU_DIETR_IE_UNC_OFF (11u)


#define IFX_CPU_DIETR_IE_SP_LEN (1u)


#define IFX_CPU_DIETR_IE_SP_MSK (0x1u)


#define IFX_CPU_DIETR_IE_SP_OFF (12u)


#define IFX_CPU_DIETR_IE_BS_LEN (1u)


#define IFX_CPU_DIETR_IE_BS_MSK (0x1u)


#define IFX_CPU_DIETR_IE_BS_OFF (13u)


#define IFX_CPU_DIETR_IE_DLMU_LEN (1u)


#define IFX_CPU_DIETR_IE_DLMU_MSK (0x1u)


#define IFX_CPU_DIETR_IE_DLMU_OFF (14u)


#define IFX_CPU_DIETR_IE_LPB_LEN (1u)


#define IFX_CPU_DIETR_IE_LPB_MSK (0x1u)


#define IFX_CPU_DIETR_IE_LPB_OFF (15u)


#define IFX_CPU_DIETR_IE_MTMV_LEN (1u)


#define IFX_CPU_DIETR_IE_MTMV_MSK (0x1u)


#define IFX_CPU_DIETR_IE_MTMV_OFF (16u)


#define IFX_CPU_DCON0_DCBYP_LEN (1u)


#define IFX_CPU_DCON0_DCBYP_MSK (0x1u)


#define IFX_CPU_DCON0_DCBYP_OFF (1u)


#define IFX_CPU_PSTR_FRE_LEN (1u)


#define IFX_CPU_PSTR_FRE_MSK (0x1u)


#define IFX_CPU_PSTR_FRE_OFF (0u)


#define IFX_CPU_PSTR_FBE_LEN (1u)


#define IFX_CPU_PSTR_FBE_MSK (0x1u)


#define IFX_CPU_PSTR_FBE_OFF (2u)


#define IFX_CPU_PSTR_FPE_LEN (1u)


#define IFX_CPU_PSTR_FPE_MSK (0x1u)


#define IFX_CPU_PSTR_FPE_OFF (12u)


#define IFX_CPU_PSTR_FME_LEN (1u)


#define IFX_CPU_PSTR_FME_MSK (0x1u)


#define IFX_CPU_PSTR_FME_OFF (14u)


#define IFX_CPU_PCON1_PCINV_LEN (1u)


#define IFX_CPU_PCON1_PCINV_MSK (0x1u)


#define IFX_CPU_PCON1_PCINV_OFF (0u)


#define IFX_CPU_PCON1_PBINV_LEN (1u)


#define IFX_CPU_PCON1_PBINV_MSK (0x1u)


#define IFX_CPU_PCON1_PBINV_OFF (1u)


#define IFX_CPU_PCON2_PCACHE_SZE_LEN (16u)


#define IFX_CPU_PCON2_PCACHE_SZE_MSK (0xffffu)


#define IFX_CPU_PCON2_PCACHE_SZE_OFF (0u)


#define IFX_CPU_PCON2_PSCRATCH_SZE_LEN (16u)


#define IFX_CPU_PCON2_PSCRATCH_SZE_MSK (0xffffu)


#define IFX_CPU_PCON2_PSCRATCH_SZE_OFF (16u)


#define IFX_CPU_PCON0_PCBYP_LEN (1u)


#define IFX_CPU_PCON0_PCBYP_MSK (0x1u)


#define IFX_CPU_PCON0_PCBYP_OFF (1u)


#define IFX_CPU_PIEAR_TA_LEN (32u)


#define IFX_CPU_PIEAR_TA_MSK (0xffffffffu)


#define IFX_CPU_PIEAR_TA_OFF (0u)


#define IFX_CPU_PIETR_IED_LEN (1u)


#define IFX_CPU_PIETR_IED_MSK (0x1u)


#define IFX_CPU_PIETR_IED_OFF (0u)


#define IFX_CPU_PIETR_IE_T_LEN (1u)


#define IFX_CPU_PIETR_IE_T_MSK (0x1u)


#define IFX_CPU_PIETR_IE_T_OFF (1u)


#define IFX_CPU_PIETR_IE_C_LEN (1u)


#define IFX_CPU_PIETR_IE_C_MSK (0x1u)


#define IFX_CPU_PIETR_IE_C_OFF (2u)


#define IFX_CPU_PIETR_IE_S_LEN (1u)


#define IFX_CPU_PIETR_IE_S_MSK (0x1u)


#define IFX_CPU_PIETR_IE_S_OFF (3u)


#define IFX_CPU_PIETR_IE_BI_LEN (1u)


#define IFX_CPU_PIETR_IE_BI_MSK (0x1u)


#define IFX_CPU_PIETR_IE_BI_OFF (4u)


#define IFX_CPU_PIETR_E_INFO_LEN (6u)


#define IFX_CPU_PIETR_E_INFO_MSK (0x3fu)


#define IFX_CPU_PIETR_E_INFO_OFF (5u)


#define IFX_CPU_PIETR_IE_UNC_LEN (1u)


#define IFX_CPU_PIETR_IE_UNC_MSK (0x1u)


#define IFX_CPU_PIETR_IE_UNC_OFF (11u)


#define IFX_CPU_PIETR_IE_SP_LEN (1u)


#define IFX_CPU_PIETR_IE_SP_MSK (0x1u)


#define IFX_CPU_PIETR_IE_SP_OFF (12u)


#define IFX_CPU_PIETR_IE_BS_LEN (1u)


#define IFX_CPU_PIETR_IE_BS_MSK (0x1u)


#define IFX_CPU_PIETR_IE_BS_OFF (13u)


#define IFX_CPU_PIETR_IE_ADDR_LEN (1u)


#define IFX_CPU_PIETR_IE_ADDR_MSK (0x1u)


#define IFX_CPU_PIETR_IE_ADDR_OFF (14u)


#define IFX_CPU_PIETR_IE_LPB_LEN (1u)


#define IFX_CPU_PIETR_IE_LPB_MSK (0x1u)


#define IFX_CPU_PIETR_IE_LPB_OFF (15u)


#define IFX_CPU_PIETR_IE_MTMV_LEN (1u)


#define IFX_CPU_PIETR_IE_MTMV_MSK (0x1u)


#define IFX_CPU_PIETR_IE_MTMV_OFF (16u)


#define IFX_CPU_COMPAT_RM_LEN (1u)


#define IFX_CPU_COMPAT_RM_MSK (0x1u)


#define IFX_CPU_COMPAT_RM_OFF (3u)


#define IFX_CPU_COMPAT_SP_LEN (1u)


#define IFX_CPU_COMPAT_SP_MSK (0x1u)


#define IFX_CPU_COMPAT_SP_OFF (4u)


#define IFX_CPU_FPU_TRAP_CON_TST_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_TST_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_TST_OFF (0u)


#define IFX_CPU_FPU_TRAP_CON_TCL_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_TCL_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_TCL_OFF (1u)


#define IFX_CPU_FPU_TRAP_CON_RM_LEN (2u)


#define IFX_CPU_FPU_TRAP_CON_RM_MSK (0x3u)


#define IFX_CPU_FPU_TRAP_CON_RM_OFF (8u)


#define IFX_CPU_FPU_TRAP_CON_FXE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FXE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FXE_OFF (18u)


#define IFX_CPU_FPU_TRAP_CON_FUE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FUE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FUE_OFF (19u)


#define IFX_CPU_FPU_TRAP_CON_FZE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FZE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FZE_OFF (20u)


#define IFX_CPU_FPU_TRAP_CON_FVE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FVE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FVE_OFF (21u)


#define IFX_CPU_FPU_TRAP_CON_FIE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FIE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FIE_OFF (22u)


#define IFX_CPU_FPU_TRAP_CON_FX_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FX_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FX_OFF (26u)


#define IFX_CPU_FPU_TRAP_CON_FU_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FU_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FU_OFF (27u)


#define IFX_CPU_FPU_TRAP_CON_FZ_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FZ_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FZ_OFF (28u)


#define IFX_CPU_FPU_TRAP_CON_FV_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FV_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FV_OFF (29u)


#define IFX_CPU_FPU_TRAP_CON_FI_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FI_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FI_OFF (30u)


#define IFX_CPU_FPU_TRAP_PC_PC_LEN (32u)


#define IFX_CPU_FPU_TRAP_PC_PC_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_PC_PC_OFF (0u)


#define IFX_CPU_FPU_TRAP_OPC_OPC_LEN (8u)


#define IFX_CPU_FPU_TRAP_OPC_OPC_MSK (0xffu)


#define IFX_CPU_FPU_TRAP_OPC_OPC_OFF (0u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_LEN (1u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_OFF (8u)


#define IFX_CPU_FPU_TRAP_OPC_DREG_LEN (4u)


#define IFX_CPU_FPU_TRAP_OPC_DREG_MSK (0xfu)


#define IFX_CPU_FPU_TRAP_OPC_DREG_OFF (16u)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_OFF (0u)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_OFF (0u)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_OFF (0u)


#define IFX_CPU_DPR_L_LOWBND_LEN (29u)


#define IFX_CPU_DPR_L_LOWBND_MSK (0x1fffffffu)


#define IFX_CPU_DPR_L_LOWBND_OFF (3u)


#define IFX_CPU_DPR_U_UPPBND_LEN (29u)


#define IFX_CPU_DPR_U_UPPBND_MSK (0x1fffffffu)


#define IFX_CPU_DPR_U_UPPBND_OFF (3u)


#define IFX_CPU_CPR_L_LOWBND_LEN (27u)


#define IFX_CPU_CPR_L_LOWBND_MSK (0x7ffffffu)


#define IFX_CPU_CPR_L_LOWBND_OFF (5u)


#define IFX_CPU_CPR_U_UPPBND_LEN (27u)


#define IFX_CPU_CPR_U_UPPBND_MSK (0x7ffffffu)


#define IFX_CPU_CPR_U_UPPBND_OFF (5u)


#define IFX_CPU_CPXE_XE_N_LEN (10u)


#define IFX_CPU_CPXE_XE_N_MSK (0x3ffu)


#define IFX_CPU_CPXE_XE_N_OFF (0u)


#define IFX_CPU_DPRE_RE_N_LEN (18u)


#define IFX_CPU_DPRE_RE_N_MSK (0x3ffffu)


#define IFX_CPU_DPRE_RE_N_OFF (0u)


#define IFX_CPU_DPWE_WE_N_LEN (18u)


#define IFX_CPU_DPWE_WE_N_MSK (0x3ffffu)


#define IFX_CPU_DPWE_WE_N_OFF (0u)


#define IFX_CPU_TPS_CON_TEXP0_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP0_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP0_OFF (0u)


#define IFX_CPU_TPS_CON_TEXP1_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP1_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP1_OFF (1u)


#define IFX_CPU_TPS_CON_TEXP2_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP2_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP2_OFF (2u)


#define IFX_CPU_TPS_CON_TTRAP_LEN (1u)


#define IFX_CPU_TPS_CON_TTRAP_MSK (0x1u)


#define IFX_CPU_TPS_CON_TTRAP_OFF (16u)


#define IFX_CPU_TPS_TIMER_TIMER_LEN (32u)


#define IFX_CPU_TPS_TIMER_TIMER_MSK (0xffffffffu)


#define IFX_CPU_TPS_TIMER_TIMER_OFF (0u)


#define IFX_CPU_TPS_EXTIM_ENTRY_LVAL_ENTRY_LVAL_LEN (8u)


#define IFX_CPU_TPS_EXTIM_ENTRY_LVAL_ENTRY_LVAL_MSK (0xffu)


#define IFX_CPU_TPS_EXTIM_ENTRY_LVAL_ENTRY_LVAL_OFF (4u)


#define IFX_CPU_TPS_EXTIM_ENTRY_CVAL_ENTRY_CVAL_LEN (12u)


#define IFX_CPU_TPS_EXTIM_ENTRY_CVAL_ENTRY_CVAL_MSK (0xfffu)


#define IFX_CPU_TPS_EXTIM_ENTRY_CVAL_ENTRY_CVAL_OFF (0u)


#define IFX_CPU_TPS_EXTIM_EXIT_LVAL_EXIT_LVAL_LEN (20u)


#define IFX_CPU_TPS_EXTIM_EXIT_LVAL_EXIT_LVAL_MSK (0xfffffu)


#define IFX_CPU_TPS_EXTIM_EXIT_LVAL_EXIT_LVAL_OFF (4u)


#define IFX_CPU_TPS_EXTIM_EXIT_CVAL_EXIT_CVAL_LEN (24u)


#define IFX_CPU_TPS_EXTIM_EXIT_CVAL_EXIT_CVAL_MSK (0xffffffu)


#define IFX_CPU_TPS_EXTIM_EXIT_CVAL_EXIT_CVAL_OFF (0u)


#define IFX_CPU_TPS_EXTIM_CLASS_EN_EXTIM_CLASS_EN_LEN (8u)


#define IFX_CPU_TPS_EXTIM_CLASS_EN_EXTIM_CLASS_EN_MSK (0xffu)


#define IFX_CPU_TPS_EXTIM_CLASS_EN_EXTIM_CLASS_EN_OFF (0u)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_TIN_LEN (8u)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_TIN_MSK (0xffu)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_TIN_OFF (0u)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_CLASS_LEN (3u)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_CLASS_MSK (0x7u)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_CLASS_OFF (8u)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_AT_LEN (1u)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_AT_MSK (0x1u)


#define IFX_CPU_TPS_EXTIM_STAT_EXIT_AT_OFF (15u)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_TIN_LEN (8u)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_TIN_MSK (0xffu)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_TIN_OFF (16u)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_CLASS_LEN (3u)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_CLASS_MSK (0x7u)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_CLASS_OFF (24u)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_AT_LEN (1u)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_AT_MSK (0x1u)


#define IFX_CPU_TPS_EXTIM_STAT_ENTRY_AT_OFF (31u)


#define IFX_CPU_TPS_EXTIM_FCX_EXIT_FCX_LEN (20u)


#define IFX_CPU_TPS_EXTIM_FCX_EXIT_FCX_MSK (0xfffffu)


#define IFX_CPU_TPS_EXTIM_FCX_EXIT_FCX_OFF (0u)


#define IFX_CPU_TR_EVT_EVTA_LEN (3u)


#define IFX_CPU_TR_EVT_EVTA_MSK (0x7u)


#define IFX_CPU_TR_EVT_EVTA_OFF (0u)


#define IFX_CPU_TR_EVT_BBM_LEN (1u)


#define IFX_CPU_TR_EVT_BBM_MSK (0x1u)


#define IFX_CPU_TR_EVT_BBM_OFF (3u)


#define IFX_CPU_TR_EVT_BOD_LEN (1u)


#define IFX_CPU_TR_EVT_BOD_MSK (0x1u)


#define IFX_CPU_TR_EVT_BOD_OFF (4u)


#define IFX_CPU_TR_EVT_SUSP_LEN (1u)


#define IFX_CPU_TR_EVT_SUSP_MSK (0x1u)


#define IFX_CPU_TR_EVT_SUSP_OFF (5u)


#define IFX_CPU_TR_EVT_CNT_LEN (2u)


#define IFX_CPU_TR_EVT_CNT_MSK (0x3u)


#define IFX_CPU_TR_EVT_CNT_OFF (6u)


#define IFX_CPU_TR_EVT_TYP_LEN (1u)


#define IFX_CPU_TR_EVT_TYP_MSK (0x1u)


#define IFX_CPU_TR_EVT_TYP_OFF (12u)


#define IFX_CPU_TR_EVT_RNG_LEN (1u)


#define IFX_CPU_TR_EVT_RNG_MSK (0x1u)


#define IFX_CPU_TR_EVT_RNG_OFF (13u)


#define IFX_CPU_TR_EVT_ASI_EN_LEN (1u)


#define IFX_CPU_TR_EVT_ASI_EN_MSK (0x1u)


#define IFX_CPU_TR_EVT_ASI_EN_OFF (15u)


#define IFX_CPU_TR_EVT_ASI_LEN (5u)


#define IFX_CPU_TR_EVT_ASI_MSK (0x1fu)


#define IFX_CPU_TR_EVT_ASI_OFF (16u)


#define IFX_CPU_TR_EVT_AST_LEN (1u)


#define IFX_CPU_TR_EVT_AST_MSK (0x1u)


#define IFX_CPU_TR_EVT_AST_OFF (27u)


#define IFX_CPU_TR_EVT_ALD_LEN (1u)


#define IFX_CPU_TR_EVT_ALD_MSK (0x1u)


#define IFX_CPU_TR_EVT_ALD_OFF (28u)


#define IFX_CPU_TR_ADR_ADDR_LEN (32u)


#define IFX_CPU_TR_ADR_ADDR_MSK (0xffffffffu)


#define IFX_CPU_TR_ADR_ADDR_OFF (0u)


#define IFX_CPU_CCTRL_CM_LEN (1u)


#define IFX_CPU_CCTRL_CM_MSK (0x1u)


#define IFX_CPU_CCTRL_CM_OFF (0u)


#define IFX_CPU_CCTRL_CE_LEN (1u)


#define IFX_CPU_CCTRL_CE_MSK (0x1u)


#define IFX_CPU_CCTRL_CE_OFF (1u)


#define IFX_CPU_CCTRL_M1_LEN (3u)


#define IFX_CPU_CCTRL_M1_MSK (0x7u)


#define IFX_CPU_CCTRL_M1_OFF (2u)


#define IFX_CPU_CCTRL_M2_LEN (3u)


#define IFX_CPU_CCTRL_M2_MSK (0x7u)


#define IFX_CPU_CCTRL_M2_OFF (5u)


#define IFX_CPU_CCTRL_M3_LEN (3u)


#define IFX_CPU_CCTRL_M3_MSK (0x7u)


#define IFX_CPU_CCTRL_M3_OFF (8u)


#define IFX_CPU_CCNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_CCNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_CCNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_CCNT_SOVF_LEN (1u)


#define IFX_CPU_CCNT_SOVF_MSK (0x1u)


#define IFX_CPU_CCNT_SOVF_OFF (31u)


#define IFX_CPU_ICNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_ICNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_ICNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_ICNT_SOVF_LEN (1u)


#define IFX_CPU_ICNT_SOVF_MSK (0x1u)


#define IFX_CPU_ICNT_SOVF_OFF (31u)


#define IFX_CPU_M1CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M1CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M1CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M1CNT_SOVF_LEN (1u)


#define IFX_CPU_M1CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M1CNT_SOVF_OFF (31u)


#define IFX_CPU_M2CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M2CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M2CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M2CNT_SOVF_LEN (1u)


#define IFX_CPU_M2CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M2CNT_SOVF_OFF (31u)


#define IFX_CPU_M3CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M3CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M3CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M3CNT_SOVF_LEN (1u)


#define IFX_CPU_M3CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M3CNT_SOVF_OFF (31u)


#define IFX_CPU_DBGSR_DE_LEN (1u)


#define IFX_CPU_DBGSR_DE_MSK (0x1u)


#define IFX_CPU_DBGSR_DE_OFF (0u)


#define IFX_CPU_DBGSR_HALT_LEN (2u)


#define IFX_CPU_DBGSR_HALT_MSK (0x3u)


#define IFX_CPU_DBGSR_HALT_OFF (1u)


#define IFX_CPU_DBGSR_SIH_LEN (1u)


#define IFX_CPU_DBGSR_SIH_MSK (0x1u)


#define IFX_CPU_DBGSR_SIH_OFF (3u)


#define IFX_CPU_DBGSR_SUSP_LEN (1u)


#define IFX_CPU_DBGSR_SUSP_MSK (0x1u)


#define IFX_CPU_DBGSR_SUSP_OFF (4u)


#define IFX_CPU_DBGSR_PREVSUSP_LEN (1u)


#define IFX_CPU_DBGSR_PREVSUSP_MSK (0x1u)


#define IFX_CPU_DBGSR_PREVSUSP_OFF (6u)


#define IFX_CPU_DBGSR_PEVT_LEN (1u)


#define IFX_CPU_DBGSR_PEVT_MSK (0x1u)


#define IFX_CPU_DBGSR_PEVT_OFF (7u)


#define IFX_CPU_DBGSR_EVTSRC_LEN (5u)


#define IFX_CPU_DBGSR_EVTSRC_MSK (0x1fu)


#define IFX_CPU_DBGSR_EVTSRC_OFF (8u)


#define IFX_CPU_EXEVT_EVTA_LEN (3u)


#define IFX_CPU_EXEVT_EVTA_MSK (0x7u)


#define IFX_CPU_EXEVT_EVTA_OFF (0u)


#define IFX_CPU_EXEVT_BBM_LEN (1u)


#define IFX_CPU_EXEVT_BBM_MSK (0x1u)


#define IFX_CPU_EXEVT_BBM_OFF (3u)


#define IFX_CPU_EXEVT_BOD_LEN (1u)


#define IFX_CPU_EXEVT_BOD_MSK (0x1u)


#define IFX_CPU_EXEVT_BOD_OFF (4u)


#define IFX_CPU_EXEVT_SUSP_LEN (1u)


#define IFX_CPU_EXEVT_SUSP_MSK (0x1u)


#define IFX_CPU_EXEVT_SUSP_OFF (5u)


#define IFX_CPU_EXEVT_CNT_LEN (2u)


#define IFX_CPU_EXEVT_CNT_MSK (0x3u)


#define IFX_CPU_EXEVT_CNT_OFF (6u)


#define IFX_CPU_CREVT_EVTA_LEN (3u)


#define IFX_CPU_CREVT_EVTA_MSK (0x7u)


#define IFX_CPU_CREVT_EVTA_OFF (0u)


#define IFX_CPU_CREVT_BBM_LEN (1u)


#define IFX_CPU_CREVT_BBM_MSK (0x1u)


#define IFX_CPU_CREVT_BBM_OFF (3u)


#define IFX_CPU_CREVT_BOD_LEN (1u)


#define IFX_CPU_CREVT_BOD_MSK (0x1u)


#define IFX_CPU_CREVT_BOD_OFF (4u)


#define IFX_CPU_CREVT_SUSP_LEN (1u)


#define IFX_CPU_CREVT_SUSP_MSK (0x1u)


#define IFX_CPU_CREVT_SUSP_OFF (5u)


#define IFX_CPU_CREVT_CNT_LEN (2u)


#define IFX_CPU_CREVT_CNT_MSK (0x3u)


#define IFX_CPU_CREVT_CNT_OFF (6u)


#define IFX_CPU_SWEVT_EVTA_LEN (3u)


#define IFX_CPU_SWEVT_EVTA_MSK (0x7u)


#define IFX_CPU_SWEVT_EVTA_OFF (0u)


#define IFX_CPU_SWEVT_BBM_LEN (1u)


#define IFX_CPU_SWEVT_BBM_MSK (0x1u)


#define IFX_CPU_SWEVT_BBM_OFF (3u)


#define IFX_CPU_SWEVT_BOD_LEN (1u)


#define IFX_CPU_SWEVT_BOD_MSK (0x1u)


#define IFX_CPU_SWEVT_BOD_OFF (4u)


#define IFX_CPU_SWEVT_SUSP_LEN (1u)


#define IFX_CPU_SWEVT_SUSP_MSK (0x1u)


#define IFX_CPU_SWEVT_SUSP_OFF (5u)


#define IFX_CPU_SWEVT_CNT_LEN (2u)


#define IFX_CPU_SWEVT_CNT_MSK (0x3u)


#define IFX_CPU_SWEVT_CNT_OFF (6u)


#define IFX_CPU_TRIG_ACC_T0_LEN (1u)


#define IFX_CPU_TRIG_ACC_T0_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T0_OFF (0u)


#define IFX_CPU_TRIG_ACC_T1_LEN (1u)


#define IFX_CPU_TRIG_ACC_T1_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T1_OFF (1u)


#define IFX_CPU_TRIG_ACC_T2_LEN (1u)


#define IFX_CPU_TRIG_ACC_T2_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T2_OFF (2u)


#define IFX_CPU_TRIG_ACC_T3_LEN (1u)


#define IFX_CPU_TRIG_ACC_T3_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T3_OFF (3u)


#define IFX_CPU_TRIG_ACC_T4_LEN (1u)


#define IFX_CPU_TRIG_ACC_T4_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T4_OFF (4u)


#define IFX_CPU_TRIG_ACC_T5_LEN (1u)


#define IFX_CPU_TRIG_ACC_T5_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T5_OFF (5u)


#define IFX_CPU_TRIG_ACC_T6_LEN (1u)


#define IFX_CPU_TRIG_ACC_T6_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T6_OFF (6u)


#define IFX_CPU_TRIG_ACC_T7_LEN (1u)


#define IFX_CPU_TRIG_ACC_T7_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T7_OFF (7u)


#define IFX_CPU_DMS_DMSVALUE_LEN (31u)


#define IFX_CPU_DMS_DMSVALUE_MSK (0x7fffffffu)


#define IFX_CPU_DMS_DMSVALUE_OFF (1u)


#define IFX_CPU_DCX_DCXVALUE_LEN (26u)


#define IFX_CPU_DCX_DCXVALUE_MSK (0x3ffffffu)


#define IFX_CPU_DCX_DCXVALUE_OFF (6u)


#define IFX_CPU_DBGTCR_DTA_LEN (1u)


#define IFX_CPU_DBGTCR_DTA_MSK (0x1u)


#define IFX_CPU_DBGTCR_DTA_OFF (0u)


#define IFX_CPU_PCXI_PCXO_LEN (16u)


#define IFX_CPU_PCXI_PCXO_MSK (0xffffu)


#define IFX_CPU_PCXI_PCXO_OFF (0u)


#define IFX_CPU_PCXI_PCXS_LEN (4u)


#define IFX_CPU_PCXI_PCXS_MSK (0xfu)


#define IFX_CPU_PCXI_PCXS_OFF (16u)


#define IFX_CPU_PCXI_UL_LEN (1u)


#define IFX_CPU_PCXI_UL_MSK (0x1u)


#define IFX_CPU_PCXI_UL_OFF (20u)


#define IFX_CPU_PCXI_PIE_LEN (1u)


#define IFX_CPU_PCXI_PIE_MSK (0x1u)


#define IFX_CPU_PCXI_PIE_OFF (21u)


#define IFX_CPU_PCXI_PCPN_LEN (8u)


#define IFX_CPU_PCXI_PCPN_MSK (0xffu)


#define IFX_CPU_PCXI_PCPN_OFF (22u)


#define IFX_CPU_PSW_CDC_LEN (7u)


#define IFX_CPU_PSW_CDC_MSK (0x7fu)


#define IFX_CPU_PSW_CDC_OFF (0u)


#define IFX_CPU_PSW_CDE_LEN (1u)


#define IFX_CPU_PSW_CDE_MSK (0x1u)


#define IFX_CPU_PSW_CDE_OFF (7u)


#define IFX_CPU_PSW_GW_LEN (1u)


#define IFX_CPU_PSW_GW_MSK (0x1u)


#define IFX_CPU_PSW_GW_OFF (8u)


#define IFX_CPU_PSW_IS_LEN (1u)


#define IFX_CPU_PSW_IS_MSK (0x1u)


#define IFX_CPU_PSW_IS_OFF (9u)


#define IFX_CPU_PSW_IO_LEN (2u)


#define IFX_CPU_PSW_IO_MSK (0x3u)


#define IFX_CPU_PSW_IO_OFF (10u)


#define IFX_CPU_PSW_PRS_LEN (2u)


#define IFX_CPU_PSW_PRS_MSK (0x3u)


#define IFX_CPU_PSW_PRS_OFF (12u)


#define IFX_CPU_PSW_S_LEN (1u)


#define IFX_CPU_PSW_S_MSK (0x1u)


#define IFX_CPU_PSW_S_OFF (14u)


#define IFX_CPU_PSW_PRS2_LEN (1u)


#define IFX_CPU_PSW_PRS2_MSK (0x1u)


#define IFX_CPU_PSW_PRS2_OFF (15u)


#define IFX_CPU_PSW_USB_LEN (8u)


#define IFX_CPU_PSW_USB_MSK (0xffu)


#define IFX_CPU_PSW_USB_OFF (24u)


#define IFX_CPU_PC_PC_LEN (31u)


#define IFX_CPU_PC_PC_MSK (0x7fffffffu)


#define IFX_CPU_PC_PC_OFF (1u)


#define IFX_CPU_SYSCON_FCDSF_LEN (1u)


#define IFX_CPU_SYSCON_FCDSF_MSK (0x1u)


#define IFX_CPU_SYSCON_FCDSF_OFF (0u)


#define IFX_CPU_SYSCON_PROTEN_LEN (1u)


#define IFX_CPU_SYSCON_PROTEN_MSK (0x1u)


#define IFX_CPU_SYSCON_PROTEN_OFF (1u)


#define IFX_CPU_SYSCON_TPROTEN_LEN (1u)


#define IFX_CPU_SYSCON_TPROTEN_MSK (0x1u)


#define IFX_CPU_SYSCON_TPROTEN_OFF (2u)


#define IFX_CPU_SYSCON_IS_LEN (1u)


#define IFX_CPU_SYSCON_IS_MSK (0x1u)


#define IFX_CPU_SYSCON_IS_OFF (3u)


#define IFX_CPU_SYSCON_TS_LEN (1u)


#define IFX_CPU_SYSCON_TS_MSK (0x1u)


#define IFX_CPU_SYSCON_TS_OFF (4u)


#define IFX_CPU_SYSCON_ESDIS_LEN (1u)


#define IFX_CPU_SYSCON_ESDIS_MSK (0x1u)


#define IFX_CPU_SYSCON_ESDIS_OFF (8u)


#define IFX_CPU_SYSCON_U1_IED_LEN (1u)


#define IFX_CPU_SYSCON_U1_IED_MSK (0x1u)


#define IFX_CPU_SYSCON_U1_IED_OFF (16u)


#define IFX_CPU_SYSCON_U1_IOS_LEN (1u)


#define IFX_CPU_SYSCON_U1_IOS_MSK (0x1u)


#define IFX_CPU_SYSCON_U1_IOS_OFF (17u)


#define IFX_CPU_SYSCON_BHALT_LEN (1u)


#define IFX_CPU_SYSCON_BHALT_MSK (0x1u)


#define IFX_CPU_SYSCON_BHALT_OFF (24u)


#define IFX_CPU_CPU_ID_MOD_REV_LEN (8u)


#define IFX_CPU_CPU_ID_MOD_REV_MSK (0xffu)


#define IFX_CPU_CPU_ID_MOD_REV_OFF (0u)


#define IFX_CPU_CPU_ID_MOD_32B_LEN (8u)


#define IFX_CPU_CPU_ID_MOD_32B_MSK (0xffu)


#define IFX_CPU_CPU_ID_MOD_32B_OFF (8u)


#define IFX_CPU_CPU_ID_MOD_LEN (16u)


#define IFX_CPU_CPU_ID_MOD_MSK (0xffffu)


#define IFX_CPU_CPU_ID_MOD_OFF (16u)


#define IFX_CPU_CORE_ID_CORE_ID_LEN (3u)


#define IFX_CPU_CORE_ID_CORE_ID_MSK (0x7u)


#define IFX_CPU_CORE_ID_CORE_ID_OFF (0u)


#define IFX_CPU_BIV_VSS_LEN (1u)


#define IFX_CPU_BIV_VSS_MSK (0x1u)


#define IFX_CPU_BIV_VSS_OFF (0u)


#define IFX_CPU_BIV_BIV_LEN (31u)


#define IFX_CPU_BIV_BIV_MSK (0x7fffffffu)


#define IFX_CPU_BIV_BIV_OFF (1u)


#define IFX_CPU_BTV_BTV_LEN (31u)


#define IFX_CPU_BTV_BTV_MSK (0x7fffffffu)


#define IFX_CPU_BTV_BTV_OFF (1u)


#define IFX_CPU_ISP_ISP_LEN (32u)


#define IFX_CPU_ISP_ISP_MSK (0xffffffffu)


#define IFX_CPU_ISP_ISP_OFF (0u)


#define IFX_CPU_ICR_CCPN_LEN (8u)


#define IFX_CPU_ICR_CCPN_MSK (0xffu)


#define IFX_CPU_ICR_CCPN_OFF (0u)


#define IFX_CPU_ICR_IE_LEN (1u)


#define IFX_CPU_ICR_IE_MSK (0x1u)


#define IFX_CPU_ICR_IE_OFF (15u)


#define IFX_CPU_ICR_PIPN_LEN (8u)


#define IFX_CPU_ICR_PIPN_MSK (0xffu)


#define IFX_CPU_ICR_PIPN_OFF (16u)


#define IFX_CPU_FCX_FCXO_LEN (16u)


#define IFX_CPU_FCX_FCXO_MSK (0xffffu)


#define IFX_CPU_FCX_FCXO_OFF (0u)


#define IFX_CPU_FCX_FCXS_LEN (4u)


#define IFX_CPU_FCX_FCXS_MSK (0xfu)


#define IFX_CPU_FCX_FCXS_OFF (16u)


#define IFX_CPU_LCX_LCXO_LEN (16u)


#define IFX_CPU_LCX_LCXO_MSK (0xffffu)


#define IFX_CPU_LCX_LCXO_OFF (0u)


#define IFX_CPU_LCX_LCXS_LEN (4u)


#define IFX_CPU_LCX_LCXS_MSK (0xfu)


#define IFX_CPU_LCX_LCXS_OFF (16u)


#define IFX_CPU_CUS_ID_CID_LEN (3u)


#define IFX_CPU_CUS_ID_CID_MSK (0x7u)


#define IFX_CPU_CUS_ID_CID_OFF (0u)


#define IFX_CPU_D_DATA_LEN (32u)


#define IFX_CPU_D_DATA_MSK (0xffffffffu)


#define IFX_CPU_D_DATA_OFF (0u)


#define IFX_CPU_A_ADDR_LEN (32u)


#define IFX_CPU_A_ADDR_MSK (0xffffffffu)


#define IFX_CPU_A_ADDR_OFF (0u)
# 51 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h" 2







#define IFX_SSW_POWERONRESET_MASK (((unsigned int)IFX_SCU_RSTSTAT_STBYR_MSK << IFX_SCU_RSTSTAT_STBYR_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_SWD_MSK << IFX_SCU_RSTSTAT_SWD_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_EVR33_MSK << IFX_SCU_RSTSTAT_EVR33_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_EVRC_MSK << IFX_SCU_RSTSTAT_EVRC_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_CB1_MSK << IFX_SCU_RSTSTAT_CB1_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_CB0_MSK << IFX_SCU_RSTSTAT_CB0_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_PORST_MSK << IFX_SCU_RSTSTAT_PORST_OFF))
# 69 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
#define IFX_SSW_APPLICATIONRESET_MASK (((unsigned int)IFX_SCU_RSTSTAT_SW_MSK << IFX_SCU_RSTSTAT_SW_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_STM1_MSK << IFX_SCU_RSTSTAT_STM1_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_STM0_MSK << IFX_SCU_RSTSTAT_STM0_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_SMU_MSK << IFX_SCU_RSTSTAT_SMU_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_ESR1_MSK << IFX_SCU_RSTSTAT_ESR1_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_ESR0_MSK << IFX_SCU_RSTSTAT_ESR0_OFF))
# 79 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
#define IFX_SSW_COLD_POWERONRESET_MASK (((unsigned int)IFX_SCU_RSTSTAT_STBYR_MSK << IFX_SCU_RSTSTAT_STBYR_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_SWD_MSK << IFX_SCU_RSTSTAT_SWD_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_EVR33_MSK << IFX_SCU_RSTSTAT_EVR33_OFF) | ((unsigned int)IFX_SCU_RSTSTAT_EVRC_MSK << IFX_SCU_RSTSTAT_EVRC_OFF))
# 88 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
#define IFX_SSW_APPLICATIONRESET (2U)


#define IFX_SSW_SEICON_REL_VAL_MSK (unsigned short)(0xFFFCU << IFX_SCU_SEICON0_REL_OFF)


#define IFX_SSW_WDT_PASSWORD_INVERT_MSK (0x003FU)


#define IFX_SSW_CSA_SIZE 16U


#define IFX_CFG_SSW_STARTCPU_WAIT_TIME_IN_SECONDS (0.0001)



#define IFX_CFG_SSW_EVR_OSC_FREQUENCY (100000000.0)



#define IFX_CFG_SSW_SYSCLK_PIN_FREQUENCY (20000000.0)



#define IFX_CFG_SSW_XTAL_FREQUENCY (IFX_CFG_SCU_XTAL_FREQUENCY)
# 121 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
#define IFX_CFG_SSW_CLEAR_SAFETY_ENDINIT() { SCU_WDTS_CON0.U = ((unsigned int)1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) | ((unsigned int)0 << IFX_SCU_WDTS_CON0_LCK_OFF) | ((unsigned int)(MODULE_SCU.WDTS.CON0.B.PW ^ 0x003F) << IFX_SCU_WDTS_CON0_PW_OFF) | ((unsigned int)SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF); SCU_WDTS_CON0.U = ((unsigned int)0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) | ((unsigned int)1 << IFX_SCU_WDTS_CON0_LCK_OFF) | ((unsigned int)(MODULE_SCU.WDTS.CON0.B.PW ^ 0x003F) << IFX_SCU_WDTS_CON0_PW_OFF) | ((unsigned int)SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF); SCU_WDTS_CON0.U; }
# 140 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
#define IFX_CFG_SSW_SET_SAFETY_ENDINIT() { SCU_WDTS_CON0.U = ((unsigned int)1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) | ((unsigned int)0 << IFX_SCU_WDTS_CON0_LCK_OFF) | ((unsigned int)(MODULE_SCU.WDTS.CON0.B.PW ^ 0x003F) << IFX_SCU_WDTS_CON0_PW_OFF) | ((unsigned int)SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF); SCU_WDTS_CON0.U = ((unsigned int)1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) | ((unsigned int)1 << IFX_SCU_WDTS_CON0_LCK_OFF) | ((unsigned int)(MODULE_SCU.WDTS.CON0.B.PW ^ 0x003F) << IFX_SCU_WDTS_CON0_PW_OFF) | ((unsigned int)SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF); SCU_WDTS_CON0.U; }
# 163 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern unsigned short Ifx_Ssw_getCpuWatchdogPassword(Ifx_SCU_WDTCPU *watchdog);







extern unsigned short Ifx_Ssw_getSafetyWatchdogPassword(void);
# 183 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_clearCpuEndinit(Ifx_SCU_WDTCPU *watchdog, unsigned short password);
# 193 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_setCpuEndinit(Ifx_SCU_WDTCPU *watchdog, unsigned short password);
# 204 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_clearSafetyEndinit(unsigned short password);
# 213 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_setSafetyEndinit(unsigned short password);
# 223 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_disableCpuWatchdog(Ifx_SCU_WDTCPU *watchdog, unsigned short password);
# 233 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_enableCpuWatchdog(Ifx_SCU_WDTCPU *watchdog, unsigned short password);
# 242 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_disableSafetyWatchdog(unsigned short password);
# 251 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_enableSafetyWatchdog(unsigned short password);





extern void Ifx_Ssw_startCore(Ifx_CPU *cpu, unsigned int programCounter);


extern void Ifx_Ssw_setCpu0Idle(void);


extern void Ifx_Ssw_doCppInit(void);


extern void Ifx_Ssw_doCppExit(int status);




extern float Ifx_Ssw_getStmFrequency(void);
# 282 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_serviceCpuWatchdog(Ifx_SCU_WDTCPU *watchdog, unsigned short password);
# 292 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Infra.h"
extern void Ifx_Ssw_serviceSafetyWatchdog(unsigned short password);


extern __attribute__ ((weak)) void hardware_init_hook(void);
extern __attribute__ ((weak)) void software_init_hook(void);


static inline __attribute__ ((always_inline)) unsigned short Ifx_Ssw_getGlobalSafetyEndinitPasswordInline(void)
{




    unsigned short password = (unsigned short)((*(Ifx_SCU*)0xF0036000u)).SEICON0.B.EPW ^ (0x003FU);
    return password;
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_clearGlobalSafetyEndinitInline(unsigned short password)
{

    ((*(Ifx_SCU*)0xF0036000u)).SEICON0.U = (unsigned short)(0xFFFCU << (16u)) | ((unsigned int)password << (2u));


    ((*(Ifx_SCU*)0xF0036000u)).SEICON0.U;
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_setGlobalSafetyEndinitInline(unsigned short password)
{

    ((*(Ifx_SCU*)0xF0036000u)).SEICON0.U = (unsigned short)(0xFFFCU << (16u)) |
                           ((unsigned int)password << (2u)) |
                           ((unsigned int)1 << (1u));


    ((*(Ifx_SCU*)0xF0036000u)).SEICON0.U;
}


static inline __attribute__ ((always_inline)) unsigned short Ifx_Ssw_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog)
{
    unsigned short password;




    password = watchdog->CON0.B.PW;
    password ^= (0x003FU);

    return password;
}


static inline __attribute__ ((always_inline)) unsigned short Ifx_Ssw_getSafetyWatchdogPasswordInline(void)
{
    unsigned short password;
    Ifx_SCU_WDTS *watchdog;
    watchdog = &((*(Ifx_SCU*)0xF0036000u)).WDTS;



    password = watchdog->CON0.B.PW;
    password ^= (0x003FU);

    return password;
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, unsigned short password)
{
    if (watchdog->CON0.B.LCK)
    {

        watchdog->CON0.U = ((unsigned int)1 << (0u)) |
                           ((unsigned int)0 << (1u)) |
                           ((unsigned int)password << (2u)) |
                           ((unsigned int)watchdog->CON0.B.REL << (16u));
    }


    watchdog->CON0.U = ((unsigned int)0 << (0u)) |
                       ((unsigned int)1 << (1u)) |
                       ((unsigned int)password << (2u)) |
                       ((unsigned int)watchdog->CON0.B.REL << (16u));


    watchdog->CON0.U;
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_clearSafetyEndinitInline(unsigned short password)
{
    if ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.LCK)
    {

        (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = ((unsigned int)1 << (0u)) |
                          ((unsigned int)0 << (1u)) |
                          ((unsigned int)password << (2u)) |
                          ((unsigned int)(*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));
    }


    (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = ((unsigned int)0 << (0u)) |
                      ((unsigned int)1 << (1u)) |
                      ((unsigned int)password << (2u)) |
                      ((unsigned int)(*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));


    (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U;
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, unsigned short password)
{
    if (watchdog->CON0.B.LCK)
    {

        watchdog->CON0.U = ((unsigned int)1 << (0u)) |
                           ((unsigned int)0 << (1u)) |
                           ((unsigned int)password << (2u)) |
                           ((unsigned int)watchdog->CON0.B.REL << (16u));
    }


    watchdog->CON0.U = ((unsigned int)1 << (0u)) |
                       ((unsigned int)1 << (1u)) |
                       ((unsigned int)password << (2u)) |
                       ((unsigned int)watchdog->CON0.B.REL << (16u));


    watchdog->CON0.U;
}


static inline __attribute__ ((always_inline)) void Ifx_Ssw_setSafetyEndinitInline(unsigned short password)
{
    if ((*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.LCK)
    {

        (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = ((unsigned int)1 << (0u)) |
                          ((unsigned int)0 << (1u)) |
                          ((unsigned int)password << (2u)) |
                          ((unsigned int)(*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));
    }


    (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U = ((unsigned int)1 << (0u)) |
                      ((unsigned int)1 << (1u)) |
                      ((unsigned int)password << (2u)) |
                      ((unsigned int)(*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).B.REL << (16u));


    (*(volatile Ifx_SCU_WDTS_CON0*)0xF00362A8u).U;
}



static inline __attribute__ ((always_inline)) char Ifx_Ssw_isColdPoweronReset(void)
{
    return (char)(((*(volatile Ifx_SCU_RSTSTAT*)0xF0036050u).U & (((unsigned int)(0x1u) << (28u)) | ((unsigned int)(0x1u) << (25u)) | ((unsigned int)(0x1u) << (24u)) | ((unsigned int)(0x1u) << (23u)))) > 0);
}



#pragma GCC optimize "O2"


static inline __attribute__ ((always_inline)) unsigned char Ifx_Ssw_isApplicationReset(void)
{
    unsigned char returnVal;
    unsigned int tempValue = (*(volatile Ifx_SCU_RSTSTAT*)0xF0036050u).U;

    if ((tempValue & (((unsigned int)(0x1u) << (28u)) | ((unsigned int)(0x1u) << (25u)) | ((unsigned int)(0x1u) << (24u)) | ((unsigned int)(0x1u) << (23u)) | ((unsigned int)(0x1u) << (19u)) | ((unsigned int)(0x1u) << (18u)) | ((unsigned int)(0x1u) << (16u)))) > 0U)
    {
        returnVal = 0U;
    }
    else if ((tempValue & (((unsigned int)(0x1u) << (4u)) | ((unsigned int)(0x1u) << (6u)) | ((unsigned int)(0x1u) << (5u)) | ((unsigned int)(0x1u) << (3u)) | ((unsigned int)(0x1u) << (1u)) | ((unsigned int)(0x1u) << (0u)))) > 0U)
    {

        tempValue = tempValue & (((unsigned int)(0x1u) << (4u)) | ((unsigned int)(0x1u) << (6u)) | ((unsigned int)(0x1u) << (5u)) | ((unsigned int)(0x1u) << (3u)) | ((unsigned int)(0x1u) << (1u)) | ((unsigned int)(0x1u) << (0u)));
        tempValue = ((*(volatile Ifx_SCU_RSTCON*)0xF0036058u).U >> ((31U - __builtin_clz(tempValue)) << 1U)) & 3U;

        if (tempValue == (2U))
        {
            returnVal = 1U;
        }
        else
        {
            returnVal = 0U;
        }
    }
    else if (((unsigned int)tempValue & ((unsigned int)(0x1u) << (20u))))
    {

        returnVal = 1U;
    }
    else if ((*(volatile Ifx_CPU_KRST0*)0xF880D000u).B.RSTSTAT != 0)
    {
        returnVal = 1U;
    }
    else
    {
        returnVal = 0U;
    }

    return returnVal;
}




#pragma GCC reset_options


static inline __attribute__ ((always_inline)) void Ifx_Ssw_initCSA(unsigned int *csaBegin, unsigned int *csaEnd)
{
    unsigned int k;
    unsigned int nxt_cxi_val = 0U;
    unsigned int *prvCsa = 0U;
    unsigned int *nxtCsa = csaBegin;
    unsigned int numOfCsa = (((unsigned int)csaEnd - (unsigned int)csaBegin) / 64U);

    for (k = 0U; k < numOfCsa; k++)
    {
        nxt_cxi_val = ((unsigned int)((unsigned int)nxtCsa & ((unsigned int)0XFU << 28U)) >> 12U) |
                      ((unsigned int)((unsigned int)nxtCsa & ((unsigned int)0XFFFFU << 6U)) >> 6U);

        if (k == 0U)
        {
            do { unsigned __newval = (unsigned) (nxt_cxi_val); __asm__ volatile ("mtcr LO:" "0xFE38" ", %0" :: "d" (__newval) : "memory"); } while (0);;
        }
        else
        {
            *prvCsa = nxt_cxi_val;
        }

        if (k == (numOfCsa - 3U))
        {
            do { unsigned __newval = (unsigned) (nxt_cxi_val); __asm__ volatile ("mtcr LO:" "0xFE3C" ", %0" :: "d" (__newval) : "memory"); } while (0);;
        }

        prvCsa = (unsigned int *)nxtCsa;
        nxtCsa += 16U;
    }

    *prvCsa = 0U;

    Ifx_Ssw_DSYNC();
}
# 48 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c" 2


# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h" 1
# 57 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h"
#define IFXSTM_REG_H 1

# 1 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_regdef.h" 1
# 55 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_regdef.h"
#define IFXSTM_REGDEF_H 1
# 68 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_regdef.h"
typedef struct _Ifx_STM_ACCEN0_Bits
{
    Ifx_UReg_32Bit EN0:1;
    Ifx_UReg_32Bit EN1:1;
    Ifx_UReg_32Bit EN2:1;
    Ifx_UReg_32Bit EN3:1;
    Ifx_UReg_32Bit EN4:1;
    Ifx_UReg_32Bit EN5:1;
    Ifx_UReg_32Bit EN6:1;
    Ifx_UReg_32Bit EN7:1;
    Ifx_UReg_32Bit EN8:1;
    Ifx_UReg_32Bit EN9:1;
    Ifx_UReg_32Bit EN10:1;
    Ifx_UReg_32Bit EN11:1;
    Ifx_UReg_32Bit EN12:1;
    Ifx_UReg_32Bit EN13:1;
    Ifx_UReg_32Bit EN14:1;
    Ifx_UReg_32Bit EN15:1;
    Ifx_UReg_32Bit EN16:1;
    Ifx_UReg_32Bit EN17:1;
    Ifx_UReg_32Bit EN18:1;
    Ifx_UReg_32Bit EN19:1;
    Ifx_UReg_32Bit EN20:1;
    Ifx_UReg_32Bit EN21:1;
    Ifx_UReg_32Bit EN22:1;
    Ifx_UReg_32Bit EN23:1;
    Ifx_UReg_32Bit EN24:1;
    Ifx_UReg_32Bit EN25:1;
    Ifx_UReg_32Bit EN26:1;
    Ifx_UReg_32Bit EN27:1;
    Ifx_UReg_32Bit EN28:1;
    Ifx_UReg_32Bit EN29:1;
    Ifx_UReg_32Bit EN30:1;
    Ifx_UReg_32Bit EN31:1;
} Ifx_STM_ACCEN0_Bits;


typedef struct _Ifx_STM_ACCEN1_Bits
{
    Ifx_UReg_32Bit reserved_0:32;
} Ifx_STM_ACCEN1_Bits;


typedef struct _Ifx_STM_CAP_Bits
{
    Ifx_UReg_32Bit STMCAP_63_32:32;
} Ifx_STM_CAP_Bits;


typedef struct _Ifx_STM_CAPSV_Bits
{
    Ifx_UReg_32Bit STMCAP_63_32:32;
} Ifx_STM_CAPSV_Bits;


typedef struct _Ifx_STM_CLC_Bits
{
    Ifx_UReg_32Bit DISR:1;
    Ifx_UReg_32Bit DISS:1;
    Ifx_UReg_32Bit reserved_2:1;
    Ifx_UReg_32Bit EDIS:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_STM_CLC_Bits;


typedef struct _Ifx_STM_CMCON_Bits
{
    Ifx_UReg_32Bit MSIZE0:5;
    Ifx_UReg_32Bit reserved_5:3;
    Ifx_UReg_32Bit MSTART0:5;
    Ifx_UReg_32Bit reserved_13:3;
    Ifx_UReg_32Bit MSIZE1:5;
    Ifx_UReg_32Bit reserved_21:3;
    Ifx_UReg_32Bit MSTART1:5;
    Ifx_UReg_32Bit reserved_29:3;
} Ifx_STM_CMCON_Bits;


typedef struct _Ifx_STM_CMP_Bits
{
    Ifx_UReg_32Bit CMPVAL:32;
} Ifx_STM_CMP_Bits;


typedef struct _Ifx_STM_ICR_Bits
{
    Ifx_UReg_32Bit CMP0EN:1;
    Ifx_UReg_32Bit CMP0IR:1;
    Ifx_UReg_32Bit CMP0OS:1;
    Ifx_UReg_32Bit reserved_3:1;
    Ifx_UReg_32Bit CMP1EN:1;
    Ifx_UReg_32Bit CMP1IR:1;
    Ifx_UReg_32Bit CMP1OS:1;
    Ifx_UReg_32Bit reserved_7:25;
} Ifx_STM_ICR_Bits;


typedef struct _Ifx_STM_ID_Bits
{
    Ifx_UReg_32Bit MODREV:8;
    Ifx_UReg_32Bit MODTYPE:8;
    Ifx_UReg_32Bit MODNUM:16;
} Ifx_STM_ID_Bits;


typedef struct _Ifx_STM_ISCR_Bits
{
    Ifx_UReg_32Bit CMP0IRR:1;
    Ifx_UReg_32Bit CMP0IRS:1;
    Ifx_UReg_32Bit CMP1IRR:1;
    Ifx_UReg_32Bit CMP1IRS:1;
    Ifx_UReg_32Bit reserved_4:28;
} Ifx_STM_ISCR_Bits;


typedef struct _Ifx_STM_KRST0_Bits
{
    Ifx_UReg_32Bit RST:1;
    Ifx_UReg_32Bit RSTSTAT:1;
    Ifx_UReg_32Bit reserved_2:30;
} Ifx_STM_KRST0_Bits;


typedef struct _Ifx_STM_KRST1_Bits
{
    Ifx_UReg_32Bit RST:1;
    Ifx_UReg_32Bit reserved_1:31;
} Ifx_STM_KRST1_Bits;


typedef struct _Ifx_STM_KRSTCLR_Bits
{
    Ifx_UReg_32Bit CLR:1;
    Ifx_UReg_32Bit reserved_1:31;
} Ifx_STM_KRSTCLR_Bits;


typedef struct _Ifx_STM_OCS_Bits
{
    Ifx_UReg_32Bit reserved_0:3;
    Ifx_UReg_32Bit reserved_3:21;
    Ifx_UReg_32Bit SUS:4;
    Ifx_UReg_32Bit SUS_P:1;
    Ifx_UReg_32Bit SUSSTA:1;
    Ifx_UReg_32Bit reserved_30:2;
} Ifx_STM_OCS_Bits;


typedef struct _Ifx_STM_TIM0_Bits
{
    Ifx_UReg_32Bit STM_31_0:32;
} Ifx_STM_TIM0_Bits;


typedef struct _Ifx_STM_TIM0SV_Bits
{
    Ifx_UReg_32Bit STM_31_0:32;
} Ifx_STM_TIM0SV_Bits;


typedef struct _Ifx_STM_TIM1_Bits
{
    Ifx_UReg_32Bit STM_35_4:32;
} Ifx_STM_TIM1_Bits;


typedef struct _Ifx_STM_TIM2_Bits
{
    Ifx_UReg_32Bit STM_39_8:32;
} Ifx_STM_TIM2_Bits;


typedef struct _Ifx_STM_TIM3_Bits
{
    Ifx_UReg_32Bit STM_43_12:32;
} Ifx_STM_TIM3_Bits;


typedef struct _Ifx_STM_TIM4_Bits
{
    Ifx_UReg_32Bit STM_47_16:32;
} Ifx_STM_TIM4_Bits;


typedef struct _Ifx_STM_TIM5_Bits
{
    Ifx_UReg_32Bit STM_51_20:32;
} Ifx_STM_TIM5_Bits;


typedef struct _Ifx_STM_TIM6_Bits
{
    Ifx_UReg_32Bit STM_63_32:32;
} Ifx_STM_TIM6_Bits;







typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ACCEN0_Bits B;
} Ifx_STM_ACCEN0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ACCEN1_Bits B;
} Ifx_STM_ACCEN1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CAP_Bits B;
} Ifx_STM_CAP;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CAPSV_Bits B;
} Ifx_STM_CAPSV;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CLC_Bits B;
} Ifx_STM_CLC;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CMCON_Bits B;
} Ifx_STM_CMCON;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_CMP_Bits B;
} Ifx_STM_CMP;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ICR_Bits B;
} Ifx_STM_ICR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ID_Bits B;
} Ifx_STM_ID;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_ISCR_Bits B;
} Ifx_STM_ISCR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_KRST0_Bits B;
} Ifx_STM_KRST0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_KRST1_Bits B;
} Ifx_STM_KRST1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_KRSTCLR_Bits B;
} Ifx_STM_KRSTCLR;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_OCS_Bits B;
} Ifx_STM_OCS;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM0_Bits B;
} Ifx_STM_TIM0;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM0SV_Bits B;
} Ifx_STM_TIM0SV;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM1_Bits B;
} Ifx_STM_TIM1;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM2_Bits B;
} Ifx_STM_TIM2;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM3_Bits B;
} Ifx_STM_TIM3;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM4_Bits B;
} Ifx_STM_TIM4;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM5_Bits B;
} Ifx_STM_TIM5;


typedef union
{
    Ifx_UReg_32Bit U;
    Ifx_SReg_32Bit I;
    Ifx_STM_TIM6_Bits B;
} Ifx_STM_TIM6;
# 454 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_regdef.h"
typedef volatile struct _Ifx_STM
{
       Ifx_STM_CLC CLC;
       Ifx_UReg_8Bit reserved_4[4];
       Ifx_STM_ID ID;
       Ifx_UReg_8Bit reserved_C[4];
       Ifx_STM_TIM0 TIM0;
       Ifx_STM_TIM1 TIM1;
       Ifx_STM_TIM2 TIM2;
       Ifx_STM_TIM3 TIM3;
       Ifx_STM_TIM4 TIM4;
       Ifx_STM_TIM5 TIM5;
       Ifx_STM_TIM6 TIM6;
       Ifx_STM_CAP CAP;
       Ifx_STM_CMP CMP[2];
       Ifx_STM_CMCON CMCON;
       Ifx_STM_ICR ICR;
       Ifx_STM_ISCR ISCR;
       Ifx_UReg_8Bit reserved_44[12];
       Ifx_STM_TIM0SV TIM0SV;
       Ifx_STM_CAPSV CAPSV;
       Ifx_UReg_8Bit reserved_58[144];
       Ifx_STM_OCS OCS;
       Ifx_STM_KRSTCLR KRSTCLR;
       Ifx_STM_KRST1 KRST1;
       Ifx_STM_KRST0 KRST0;
       Ifx_STM_ACCEN1 ACCEN1;
       Ifx_STM_ACCEN0 ACCEN0;
} Ifx_STM;
# 60 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h" 2
# 70 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h"
#define MODULE_STM0 ((*(Ifx_STM*)0xF0001000u))
#define MODULE_STM1 ((*(Ifx_STM*)0xF0001100u))
# 80 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Sfr/TC36A/_Reg/IfxStm_reg.h"
#define STM0_CLC (*(volatile Ifx_STM_CLC*)0xF0001000u)


#define STM0_ID (*(volatile Ifx_STM_ID*)0xF0001008u)


#define STM0_TIM0 (*(volatile Ifx_STM_TIM0*)0xF0001010u)


#define STM0_TIM1 (*(volatile Ifx_STM_TIM1*)0xF0001014u)


#define STM0_TIM2 (*(volatile Ifx_STM_TIM2*)0xF0001018u)


#define STM0_TIM3 (*(volatile Ifx_STM_TIM3*)0xF000101Cu)


#define STM0_TIM4 (*(volatile Ifx_STM_TIM4*)0xF0001020u)


#define STM0_TIM5 (*(volatile Ifx_STM_TIM5*)0xF0001024u)


#define STM0_TIM6 (*(volatile Ifx_STM_TIM6*)0xF0001028u)


#define STM0_CAP (*(volatile Ifx_STM_CAP*)0xF000102Cu)


#define STM0_CMP0 (*(volatile Ifx_STM_CMP*)0xF0001030u)


#define STM0_CMP1 (*(volatile Ifx_STM_CMP*)0xF0001034u)


#define STM0_CMCON (*(volatile Ifx_STM_CMCON*)0xF0001038u)


#define STM0_ICR (*(volatile Ifx_STM_ICR*)0xF000103Cu)


#define STM0_ISCR (*(volatile Ifx_STM_ISCR*)0xF0001040u)


#define STM0_TIM0SV (*(volatile Ifx_STM_TIM0SV*)0xF0001050u)


#define STM0_CAPSV (*(volatile Ifx_STM_CAPSV*)0xF0001054u)


#define STM0_OCS (*(volatile Ifx_STM_OCS*)0xF00010E8u)


#define STM0_KRSTCLR (*(volatile Ifx_STM_KRSTCLR*)0xF00010ECu)


#define STM0_KRST1 (*(volatile Ifx_STM_KRST1*)0xF00010F0u)


#define STM0_KRST0 (*(volatile Ifx_STM_KRST0*)0xF00010F4u)


#define STM0_ACCEN1 (*(volatile Ifx_STM_ACCEN1*)0xF00010F8u)


#define STM0_ACCEN0 (*(volatile Ifx_STM_ACCEN0*)0xF00010FCu)






#define STM1_CLC (*(volatile Ifx_STM_CLC*)0xF0001100u)


#define STM1_ID (*(volatile Ifx_STM_ID*)0xF0001108u)


#define STM1_TIM0 (*(volatile Ifx_STM_TIM0*)0xF0001110u)


#define STM1_TIM1 (*(volatile Ifx_STM_TIM1*)0xF0001114u)


#define STM1_TIM2 (*(volatile Ifx_STM_TIM2*)0xF0001118u)


#define STM1_TIM3 (*(volatile Ifx_STM_TIM3*)0xF000111Cu)


#define STM1_TIM4 (*(volatile Ifx_STM_TIM4*)0xF0001120u)


#define STM1_TIM5 (*(volatile Ifx_STM_TIM5*)0xF0001124u)


#define STM1_TIM6 (*(volatile Ifx_STM_TIM6*)0xF0001128u)


#define STM1_CAP (*(volatile Ifx_STM_CAP*)0xF000112Cu)


#define STM1_CMP0 (*(volatile Ifx_STM_CMP*)0xF0001130u)


#define STM1_CMP1 (*(volatile Ifx_STM_CMP*)0xF0001134u)


#define STM1_CMCON (*(volatile Ifx_STM_CMCON*)0xF0001138u)


#define STM1_ICR (*(volatile Ifx_STM_ICR*)0xF000113Cu)


#define STM1_ISCR (*(volatile Ifx_STM_ISCR*)0xF0001140u)


#define STM1_TIM0SV (*(volatile Ifx_STM_TIM0SV*)0xF0001150u)


#define STM1_CAPSV (*(volatile Ifx_STM_CAPSV*)0xF0001154u)


#define STM1_OCS (*(volatile Ifx_STM_OCS*)0xF00011E8u)


#define STM1_KRSTCLR (*(volatile Ifx_STM_KRSTCLR*)0xF00011ECu)


#define STM1_KRST1 (*(volatile Ifx_STM_KRST1*)0xF00011F0u)


#define STM1_KRST0 (*(volatile Ifx_STM_KRST0*)0xF00011F4u)


#define STM1_ACCEN1 (*(volatile Ifx_STM_ACCEN1*)0xF00011F8u)


#define STM1_ACCEN0 (*(volatile Ifx_STM_ACCEN0*)0xF00011FCu)
# 51 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c" 2
# 59 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c"
#define IFX_CFG_SSW_ENABLE_TRICORE1_PCACHE (1U)


#define IFX_CFG_SSW_ENABLE_TRICORE1_DCACHE (1U)




extern unsigned int __A0_MEM[]; extern unsigned int __A1_MEM[]; extern unsigned int __A8_MEM[]; extern unsigned int __A9_MEM[]; extern unsigned int __START0[]; extern unsigned int __START1[]; extern unsigned int __START2[]; extern unsigned int __START3[]; extern unsigned int __START4[]; extern unsigned int __START5[];;
extern unsigned int __USTACK1[]; extern unsigned int __ISTACK1[]; extern unsigned int __INTTAB_CPU1[]; extern unsigned int __TRAPTAB_CPU1[]; extern unsigned int __CSA1[]; extern unsigned int __CSA1_END[];;
# 80 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c"
#pragma GCC optimize "O2"


void __Core1_start(void)
{
    unsigned int stmCount;
    unsigned int stmCountBegin = (*(volatile Ifx_STM_TIM0*)0xF0001010u).U;
    unsigned short wdtPassword = Ifx_Ssw_getCpuWatchdogPasswordInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[1]);


    {__asm__ volatile ("movh.a\t %""sp" ", hi:(""__USTACK1" ")\n\tlea\t %""sp" ",[%""sp" "] lo:(""__USTACK1" ")"); };
    Ifx_Ssw_DSYNC();


    do { unsigned __newval = (unsigned) ((0x00000980u)); __asm__ volatile ("mtcr LO:" "0xFE04" ", %0" :: "d" (__newval) : "memory"); } while (0);;


    Ifx_Ssw_clearCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[1], wdtPassword);

    {
        Ifx_CPU_PCON0 pcon0;
        pcon0.U = 0;
        pcon0.B.PCBYP = (1U) ? 0 : 1;
        do { unsigned __newval = (unsigned) (pcon0.U); __asm__ volatile ("mtcr LO:" "0x920C" ", %0" :: "d" (__newval) : "memory"); } while (0);;
        Ifx_Ssw_ISYNC();
    }

    {
        Ifx_CPU_DCON0 dcon0;
        dcon0.U = 0;
        dcon0.B.DCBYP = (1U) ? 0 : 1;
        do { unsigned __newval = (unsigned) (dcon0.U); __asm__ volatile ("mtcr LO:" "0x9040" ", %0" :: "d" (__newval) : "memory"); } while (0);;
        Ifx_Ssw_ISYNC();
    }


    do { unsigned __newval = (unsigned) ((unsigned int)__TRAPTAB_CPU1); __asm__ volatile ("mtcr LO:" "0xFE24" ", %0" :: "d" (__newval) : "memory"); } while (0);;


    do { unsigned __newval = (unsigned) ((unsigned int)__INTTAB_CPU1); __asm__ volatile ("mtcr LO:" "0xFE20" ", %0" :: "d" (__newval) : "memory"); } while (0);;


    do { unsigned __newval = (unsigned) ((unsigned int)__ISTACK1); __asm__ volatile ("mtcr LO:" "0xFE28" ", %0" :: "d" (__newval) : "memory"); } while (0);;

    Ifx_Ssw_setCpuEndinitInline(&((*(Ifx_SCU*)0xF0036000u)).WDTCPU[1], wdtPassword);


    {__asm__ volatile ("movh.a\t %""a0" ", hi:(""__A0_MEM" ")\n\tlea\t %""a0" ",[%""a0" "] lo:(""__A0_MEM" ")"); };
    {__asm__ volatile ("movh.a\t %""a1" ", hi:(""__A1_MEM" ")\n\tlea\t %""a1" ",[%""a1" "] lo:(""__A1_MEM" ")"); };
    {__asm__ volatile ("movh.a\t %""a8" ", hi:(""__A8_MEM" ")\n\tlea\t %""a8" ",[%""a8" "] lo:(""__A8_MEM" ")"); };
    {__asm__ volatile ("movh.a\t %""a9" ", hi:(""__A9_MEM" ")\n\tlea\t %""a9" ",[%""a9" "] lo:(""__A9_MEM" ")"); };

    Ifx_Ssw_initCSA((unsigned int *)__CSA1, (unsigned int *)__CSA1_END);


    Ifx_Ssw_ISYNC();

    stmCount = (unsigned int)(Ifx_Ssw_getStmFrequency() * (0.0001));

    while ((unsigned int)((*(volatile Ifx_STM_TIM0*)0xF0001010u).U - stmCountBegin) < stmCount)
    {






    }
# 179 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c"
    extern void core1_main(void);
    Ifx_Ssw_jumpToFunction(core1_main);



    Ifx_Ssw_infiniteLoop();
}





#pragma section
#pragma section ".start_cpu1" x
# 205 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c"
void _START1(void)
{
    Ifx_Ssw_jumpToFunction(__Core1_start);
}



#pragma section
# 227 "D:/PrjCoreDalCMake/prjcoredalcmake/deps/dal/tc36x/Libraries/Infra/Ssw/TC36A/Tricore/Ifx_Ssw_Tc1.c"
#pragma GCC reset_options
