// Seed: 1118848087
module module_0 (
    output logic id_1
    , id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7
    , id_8
);
  assign id_1 = id_6[1] * 1'b0;
  logic id_9;
  assign id_6 = id_3;
  logic id_10;
  logic id_11;
  assign id_10 = 1'b0;
  assign id_3  = id_4;
endmodule
