

================================================================
== Vivado HLS Report for 'mandel_calc'
================================================================
* Date:           Fri Jul  5 12:02:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.206|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   22|  42043|   22|  42043|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_pretest_fu_187  |pretest  |   19|   19|   19|   19|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------+-----+-------+----------+-----------+-----------+----------+----------+
        |                    |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- mandel_calc_loop  |    0|  42020|        21|          -|          -| 0 ~ 2000 |    no    |
        +--------------------+-----+-------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 24 4 
4 --> 5 24 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 24 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.03>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_in_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %y_in_V)" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 25 'read' 'y_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_in_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %x_in_V)" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 26 'read' 'x_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (5.03ns)   --->   "%tmp = call fastcc i1 @pretest(i40 %x_in_V_read, i40 %y_in_V_read)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 27 'call' 'tmp' <Predicate = true> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 28 [1/2] (3.97ns)   --->   "%tmp = call fastcc i1 @pretest(i40 %x_in_V_read, i40 %y_in_V_read)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 28 'call' 'tmp' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%maxIter_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %maxIter)" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 29 'read' 'maxIter_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.66ns)   --->   "br i1 %tmp, label %.loopexit, label %.preheader" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i40 %x_in_V_read to i42" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 31 'sext' 'rhs_V_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i76 @_ssdm_op_BitConcatenate.i76.i40.i36(i40 %y_in_V_read, i36 0)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 32 'bitconcatenate' 'rhs_V_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i76 %rhs_V_3 to i81" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 33 'sext' 'sext_ln728' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.66ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 34 'br' <Predicate = (!tmp)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 4.04>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%y_0 = phi i40 [ 0, %.preheader ], [ %y_V, %mandel_calc_loop_end ]"   --->   Operation 35 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%x_0 = phi i40 [ 0, %.preheader ], [ %x_V, %mandel_calc_loop_end ]"   --->   Operation 36 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%iter_0 = phi i16 [ 0, %.preheader ], [ %iter, %mandel_calc_loop_end ]"   --->   Operation 37 'phi' 'iter_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.38ns)   --->   "%icmp_ln29 = icmp ult i16 %iter_0, %maxIter_read" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 38 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.14ns)   --->   "%iter = add i16 %iter_0, 1" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 39 'add' 'iter' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.66ns)   --->   "br i1 %icmp_ln29, label %mandel_calc_loop_begin, label %.loopexit.loopexit" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.66>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%r_V = sext i40 %x_0 to i80" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 41 'sext' 'r_V' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 42 [6/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 42 'mul' 'r_V_17' <Predicate = (icmp_ln29)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_13 = sext i40 %y_0 to i80" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 43 'sext' 'r_V_13' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 44 [6/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 44 'mul' 'r_V_18' <Predicate = (icmp_ln29)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 45 [5/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 45 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [5/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 46 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.89>
ST_6 : Operation 47 [4/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 47 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [4/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 48 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 49 [3/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 49 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [3/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 50 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 51 [2/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 51 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [2/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 52 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.08>
ST_9 : Operation 53 [1/6] (3.89ns)   --->   "%r_V_17 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 53 'mul' 'r_V_17' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 79)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 54 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i80 %r_V_17 to i35" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 55 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_s_15 = call i3 @_ssdm_op_PartSelect.i3.i80.i32.i32(i80 %r_V_17, i32 77, i32 79)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 56 'partselect' 'p_Result_s_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (1.18ns)   --->   "%Range2_all_ones = icmp eq i3 %p_Result_s_15, -1" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 57 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %r_V_17, i32 76, i32 79)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 58 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/6] (3.89ns)   --->   "%r_V_18 = mul nsw i80 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 59 'mul' 'r_V_18' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 79)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 60 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i80 %r_V_18 to i35" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 61 'trunc' 'trunc_ln718_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_7 = call i3 @_ssdm_op_PartSelect.i3.i80.i32.i32(i80 %r_V_18, i32 77, i32 79)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 62 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (1.18ns)   --->   "%Range2_all_ones_2 = icmp eq i3 %p_Result_7, -1" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 63 'icmp' 'Range2_all_ones_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_8 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %r_V_18, i32 76, i32 79)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 64 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.51>
ST_10 : Operation 65 [1/1] (2.51ns)   --->   "%r_4 = icmp ne i35 %trunc_ln718, 0" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 65 'icmp' 'r_4' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (1.44ns)   --->   "%Range1_all_ones = icmp eq i4 %p_Result_5, -1" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 66 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i4 %p_Result_5, 0" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 67 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (2.51ns)   --->   "%r_5 = icmp ne i35 %trunc_ln718_2, 0" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 68 'icmp' 'r_5' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (1.44ns)   --->   "%Range1_all_ones_3 = icmp eq i4 %p_Result_8, -1" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 69 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (1.44ns)   --->   "%Range1_all_zeros_2 = icmp eq i4 %p_Result_8, 0" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 70 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.85>
ST_11 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%x2_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_17, i32 36, i32 75)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 71 'partselect' 'x2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 36)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 72 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 75)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 73 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%r = or i1 %r_4, %tmp_22" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 74 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 35)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 75 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%and_ln412 = and i1 %tmp_24, %r" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 76 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%zext_ln415 = zext i1 %and_ln412 to i40" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 77 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (2.88ns) (out node of the LUT)   --->   "%x2_V_1 = add nsw i40 %zext_ln415, %x2_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 78 'add' 'x2_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x2_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 79 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%xor_ln416 = xor i1 %tmp_25, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 80 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_4 = and i1 %p_Result_11, %xor_ln416" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 81 'and' 'carry_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x2_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 82 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_17, i32 76)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 83 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_27, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 84 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 85 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_4, i1 %and_ln779, i1 %Range1_all_ones" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 86 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_12, %deleted_ones" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 87 'and' 'and_ln786' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%y2_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_18, i32 36, i32 75)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 88 'partselect' 'y2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 36)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 89 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 75)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 90 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%or_ln412 = or i1 %r_5, %tmp_29" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 91 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 35)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 92 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%and_ln412_2 = and i1 %tmp_31, %or_ln412" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 93 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2 to i40" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 94 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (2.88ns) (out node of the LUT)   --->   "%y2_V_2 = add nsw i40 %zext_ln415_2, %y2_V" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 95 'add' 'y2_V_2' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_2, i32 39)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 96 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%xor_ln416_2 = xor i1 %tmp_32, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 97 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_6 = and i1 %p_Result_14, %xor_ln416_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 98 'and' 'carry_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_2, i32 39)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 99 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_18, i32 76)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 100 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_2 = xor i1 %tmp_34, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 101 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_2, %xor_ln779_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 102 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_3 = select i1 %carry_6, i1 %and_ln779_2, i1 %Range1_all_ones_3" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 103 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_15, %deleted_ones_3" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 104 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.09>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_4, i1 %Range1_all_ones, i1 %Range1_all_zeros" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 105 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_4, %Range1_all_ones" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 106 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 107 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_12, %xor_ln785" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 108 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.97ns)   --->   "%xor_ln785_5 = xor i1 %p_Result_s, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 109 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_5" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 110 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786_2 = or i1 %and_ln781, %and_ln786" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 111 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786_2, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 112 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 113 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 114 'or' 'or_ln340' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%or_ln340_9 = or i1 %and_ln786, %xor_ln785_5" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 115 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%or_ln340_10 = or i1 %or_ln340_9, %and_ln781" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 116 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i40 549755813887, i40 %x2_V_1" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 117 'select' 'select_ln340' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%select_ln388 = select i1 %underflow, i40 -549755813888, i40 %x2_V_1" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 118 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %or_ln340_10, i40 %select_ln340, i40 %select_ln388" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 119 'select' 'p_Val2_20' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%deleted_zeros_2 = select i1 %carry_6, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 120 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_6, %Range1_all_ones_3" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 121 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_2, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 122 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%or_ln785_3 = or i1 %p_Result_15, %xor_ln785_6" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 123 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.97ns)   --->   "%xor_ln785_7 = xor i1 %p_Result_13, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 124 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%overflow_3 = and i1 %or_ln785_3, %xor_ln785_7" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 125 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_3 = or i1 %and_ln781_2, %and_ln786_7" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 126 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_4 = xor i1 %or_ln786_3, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 127 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_13, %xor_ln786_4" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 128 'and' 'underflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_11 = or i1 %underflow_4, %overflow_3" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 129 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%or_ln340_12 = or i1 %and_ln786_7, %xor_ln785_7" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 130 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%or_ln340_13 = or i1 %or_ln340_12, %and_ln781_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 131 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_11, i40 549755813887, i40 %y2_V_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 132 'select' 'select_ln340_4' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%select_ln388_4 = select i1 %underflow_4, i40 -549755813888, i40 %y2_V_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 133 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_21 = select i1 %or_ln340_13, i40 %select_ln340_4, i40 %select_ln388_4" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 134 'select' 'p_Val2_21' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V = sext i40 %p_Val2_20 to i41" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 135 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V = sext i40 %p_Val2_21 to i41" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 136 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (2.88ns)   --->   "%ret_V = add nsw i41 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 137 'add' 'ret_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.32>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 139 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 5, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 140 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (2.65ns)   --->   "%icmp_ln1497 = icmp sgt i41 %ret_V, 274877906944" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 141 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (1.66ns)   --->   "br i1 %icmp_ln1497, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi41ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi4ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 142 'br' <Predicate = true> <Delay = 1.66>
ST_14 : Operation 143 [1/1] (2.88ns)   --->   "%ret_V_11 = sub nsw i41 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 143 'sub' 'ret_V_11' <Predicate = (!icmp_ln1497)> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i41 %ret_V_11 to i40" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 144 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%r_V_15 = call i41 @_ssdm_op_BitConcatenate.i41.i40.i1(i40 %x_0, i1 false)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 145 'bitconcatenate' 'r_V_15' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i41 %r_V_15 to i81" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 146 'sext' 'sext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %y_0 to i81" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 147 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 148 [6/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 148 'mul' 'r_V_19' <Predicate = (!icmp_ln1497)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.82>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i41 %ret_V_11 to i42" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 149 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (2.91ns)   --->   "%ret_V_12 = add nsw i42 %rhs_V_2, %lhs_V_2" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 150 'add' 'ret_V_12' <Predicate = true> <Delay = 2.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i42.i32(i42 %ret_V_12, i32 41)" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 151 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (2.88ns)   --->   "%xtemp_V = add i40 %x_in_V_read, %trunc_ln1192" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 152 'add' 'xtemp_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %xtemp_V, i32 39)" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 153 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i42.i32.i32(i42 %ret_V_12, i32 40, i32 41)" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 154 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.93ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_9, 0" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 155 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln785_4 = or i1 %p_Result_17, %icmp_ln785" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 156 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln785_8 = xor i1 %p_Result_16, true" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 157 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln785_4, %xor_ln785_8" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 158 'and' 'overflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_17, true" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 159 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.93ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_9, -1" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 160 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786_5" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 161 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_5 = and i1 %or_ln786, %p_Result_16" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 162 'and' 'underflow_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [5/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 163 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.79>
ST_16 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_14 = or i1 %underflow_5, %overflow_4" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 164 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340 = xor i1 %underflow_5, true" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 165 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340_15 = or i1 %overflow_4, %xor_ln340" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 166 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_14, i40 549755813887, i40 %xtemp_V" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 167 'select' 'select_ln340_5' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln388_5 = select i1 %underflow_5, i40 -549755813888, i40 %xtemp_V" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 168 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (1.07ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340_15, i40 %select_ln340_5, i40 %select_ln388_5" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 169 'select' 'x_V' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 170 [4/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 170 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (2.64ns)   --->   "%icmp_ln1498 = icmp eq i40 %x_0, %x_V" [mandelbrotHLS/mandel.cpp:38]   --->   Operation 171 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 2.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 172 [3/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 172 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 173 [2/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 173 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.89>
ST_19 : Operation 174 [1/6] (3.89ns)   --->   "%r_V_19 = mul i81 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 174 'mul' 'r_V_19' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln718_3 = trunc i81 %r_V_19 to i35" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 175 'trunc' 'trunc_ln718_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.04>
ST_20 : Operation 176 [1/1] (4.04ns)   --->   "%ret_V_13 = add i81 %r_V_19, %sext_ln728" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 176 'add' 'ret_V_13' <Predicate = true> <Delay = 4.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 80)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 177 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (2.51ns)   --->   "%r_6 = icmp ne i35 %trunc_ln718_3, 0" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 178 'icmp' 'r_6' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i81.i32.i32(i81 %ret_V_13, i32 77, i32 80)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 179 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i81.i32.i32(i81 %ret_V_13, i32 76, i32 80)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 180 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.85>
ST_21 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%ytemp_V = call i40 @_ssdm_op_PartSelect.i40.i81.i32.i32(i81 %ret_V_13, i32 36, i32 75)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 181 'partselect' 'ytemp_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 36)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 182 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 75)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 183 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%or_ln412_1 = or i1 %r_6, %tmp_38" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 184 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 35)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 185 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%and_ln412_3 = and i1 %tmp_40, %or_ln412_1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 186 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%zext_ln415_3 = zext i1 %and_ln412_3 to i40" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 187 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (2.88ns) (out node of the LUT)   --->   "%ytemp_V_1 = add nsw i40 %zext_ln415_3, %ytemp_V" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 188 'add' 'ytemp_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ytemp_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 189 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%xor_ln416_3 = xor i1 %tmp_41, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 190 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_19, %xor_ln416_3" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 191 'and' 'carry_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ytemp_V_1, i32 39)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 192 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (1.44ns)   --->   "%Range2_all_ones_3 = icmp eq i4 %tmp_3, -1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 193 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (1.44ns)   --->   "%Range1_all_ones_4 = icmp eq i5 %tmp_4, -1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 194 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (1.44ns)   --->   "%Range1_all_zeros_3 = icmp eq i5 %tmp_4, 0" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 195 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %ret_V_13, i32 76)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 196 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_3 = xor i1 %tmp_43, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 197 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_3, %xor_ln779_3" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 198 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%deleted_ones_4 = select i1 %carry_8, i1 %and_ln779_3, i1 %Range1_all_ones_4" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 199 'select' 'deleted_ones_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %p_Result_20, %deleted_ones_4" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 200 'and' 'and_ln786_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.09>
ST_22 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%deleted_zeros_3 = select i1 %carry_8, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 201 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 202 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_8, %Range1_all_ones_4" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 202 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%xor_ln785_9 = xor i1 %deleted_zeros_3, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 203 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%or_ln785_5 = or i1 %p_Result_20, %xor_ln785_9" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 204 'or' 'or_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (0.97ns)   --->   "%xor_ln785_10 = xor i1 %p_Result_18, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 205 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%overflow_5 = and i1 %or_ln785_5, %xor_ln785_10" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 206 'and' 'overflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%or_ln786_4 = or i1 %and_ln781_3, %and_ln786_10" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 207 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%xor_ln786_6 = xor i1 %or_ln786_4, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 208 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_6 = and i1 %p_Result_18, %xor_ln786_6" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 209 'and' 'underflow_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 210 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_16 = or i1 %underflow_6, %overflow_5" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 210 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_17 = or i1 %and_ln786_10, %xor_ln785_10" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 211 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_18 = or i1 %or_ln340_17, %and_ln781_3" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 212 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_16, i40 549755813887, i40 %ytemp_V_1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 213 'select' 'select_ln340_6' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln388_6 = select i1 %underflow_6, i40 -549755813888, i40 %ytemp_V_1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 214 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (1.07ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340_18, i40 %select_ln340_6, i40 %select_ln388_6" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 215 'select' 'y_V' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.62>
ST_23 : Operation 216 [1/1] (2.64ns)   --->   "%icmp_ln1498_1 = icmp eq i40 %y_0, %y_V" [mandelbrotHLS/mandel.cpp:38]   --->   Operation 216 'icmp' 'icmp_ln1498_1' <Predicate = true> <Delay = 2.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.97ns)   --->   "%and_ln38 = and i1 %icmp_ln1498, %icmp_ln1498_1" [mandelbrotHLS/mandel.cpp:38]   --->   Operation 217 'and' 'and_ln38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.32>
ST_24 : Operation 218 [1/1] (1.66ns)   --->   "br i1 %and_ln38, label %.loopexit.loopexit, label %mandel_calc_loop_end" [mandelbrotHLS/mandel.cpp:38]   --->   Operation 218 'br' <Predicate = (!tmp & icmp_ln29 & !icmp_ln1497)> <Delay = 1.66>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_1)" [mandelbrotHLS/mandel.cpp:51]   --->   Operation 219 'specregionend' 'empty' <Predicate = (!tmp & icmp_ln29 & !icmp_ln1497 & !and_ln38)> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 220 'br' <Predicate = (!tmp & icmp_ln29 & !icmp_ln1497 & !and_ln38)> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%iter_2_ph = phi i16 [ %iter_0, %1 ], [ %iter_0, %mandel_calc_loop_begin ], [ %maxIter_read, %_ZN13ap_fixed_baseILi41ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi4ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 221 'phi' 'iter_2_ph' <Predicate = (!tmp & and_ln38) | (!tmp & icmp_ln1497) | (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (1.66ns)   --->   "br label %.loopexit"   --->   Operation 222 'br' <Predicate = (!tmp & and_ln38) | (!tmp & icmp_ln1497) | (!tmp & !icmp_ln29)> <Delay = 1.66>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%iter_2 = phi i16 [ %maxIter_read, %0 ], [ %iter_2_ph, %.loopexit.loopexit ]" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 223 'phi' 'iter_2' <Predicate = (and_ln38) | (icmp_ln1497) | (!icmp_ln29) | (tmp)> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "ret i16 %iter_2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 224 'ret' <Predicate = (and_ln38) | (icmp_ln1497) | (!icmp_ln29) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maxIter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_in_V_read            (read             ) [ 0011000000000000000000000]
x_in_V_read            (read             ) [ 0011111111111111111111111]
tmp                    (call             ) [ 0001111111111111111111111]
maxIter_read           (read             ) [ 0001111111111111111111111]
br_ln26                (br               ) [ 0001111111111111111111111]
rhs_V_2                (sext             ) [ 0000111111111111111111111]
rhs_V_3                (bitconcatenate   ) [ 0000000000000000000000000]
sext_ln728             (sext             ) [ 0000111111111111111111111]
br_ln29                (br               ) [ 0001111111111111111111111]
y_0                    (phi              ) [ 0000111111111111111111110]
x_0                    (phi              ) [ 0000111111111111100000000]
iter_0                 (phi              ) [ 0000111111111111111111111]
icmp_ln29              (icmp             ) [ 0000111111111111111111111]
iter                   (add              ) [ 0001111111111111111111111]
br_ln29                (br               ) [ 0000111111111111111111111]
r_V                    (sext             ) [ 0000011111000000000000000]
r_V_13                 (sext             ) [ 0000011111000000000000000]
r_V_17                 (mul              ) [ 0000000000110000000000000]
p_Result_s             (bitselect        ) [ 0000000000111000000000000]
trunc_ln718            (trunc            ) [ 0000000000100000000000000]
p_Result_s_15          (partselect       ) [ 0000000000000000000000000]
Range2_all_ones        (icmp             ) [ 0000000000110000000000000]
p_Result_5             (partselect       ) [ 0000000000100000000000000]
r_V_18                 (mul              ) [ 0000000000110000000000000]
p_Result_13            (bitselect        ) [ 0000000000111000000000000]
trunc_ln718_2          (trunc            ) [ 0000000000100000000000000]
p_Result_7             (partselect       ) [ 0000000000000000000000000]
Range2_all_ones_2      (icmp             ) [ 0000000000110000000000000]
p_Result_8             (partselect       ) [ 0000000000100000000000000]
r_4                    (icmp             ) [ 0000000000010000000000000]
Range1_all_ones        (icmp             ) [ 0000000000011000000000000]
Range1_all_zeros       (icmp             ) [ 0000000000011000000000000]
r_5                    (icmp             ) [ 0000000000010000000000000]
Range1_all_ones_3      (icmp             ) [ 0000000000011000000000000]
Range1_all_zeros_2     (icmp             ) [ 0000000000011000000000000]
x2_V                   (partselect       ) [ 0000000000000000000000000]
tmp_22                 (bitselect        ) [ 0000000000000000000000000]
p_Result_11            (bitselect        ) [ 0000000000000000000000000]
r                      (or               ) [ 0000000000000000000000000]
tmp_24                 (bitselect        ) [ 0000000000000000000000000]
and_ln412              (and              ) [ 0000000000000000000000000]
zext_ln415             (zext             ) [ 0000000000000000000000000]
x2_V_1                 (add              ) [ 0000000000001000000000000]
tmp_25                 (bitselect        ) [ 0000000000000000000000000]
xor_ln416              (xor              ) [ 0000000000000000000000000]
carry_4                (and              ) [ 0000000000001000000000000]
p_Result_12            (bitselect        ) [ 0000000000001000000000000]
tmp_27                 (bitselect        ) [ 0000000000000000000000000]
xor_ln779              (xor              ) [ 0000000000000000000000000]
and_ln779              (and              ) [ 0000000000000000000000000]
deleted_ones           (select           ) [ 0000000000000000000000000]
and_ln786              (and              ) [ 0000000000001000000000000]
y2_V                   (partselect       ) [ 0000000000000000000000000]
tmp_29                 (bitselect        ) [ 0000000000000000000000000]
p_Result_14            (bitselect        ) [ 0000000000000000000000000]
or_ln412               (or               ) [ 0000000000000000000000000]
tmp_31                 (bitselect        ) [ 0000000000000000000000000]
and_ln412_2            (and              ) [ 0000000000000000000000000]
zext_ln415_2           (zext             ) [ 0000000000000000000000000]
y2_V_2                 (add              ) [ 0000000000001000000000000]
tmp_32                 (bitselect        ) [ 0000000000000000000000000]
xor_ln416_2            (xor              ) [ 0000000000000000000000000]
carry_6                (and              ) [ 0000000000001000000000000]
p_Result_15            (bitselect        ) [ 0000000000001000000000000]
tmp_34                 (bitselect        ) [ 0000000000000000000000000]
xor_ln779_2            (xor              ) [ 0000000000000000000000000]
and_ln779_2            (and              ) [ 0000000000000000000000000]
deleted_ones_3         (select           ) [ 0000000000000000000000000]
and_ln786_7            (and              ) [ 0000000000001000000000000]
deleted_zeros          (select           ) [ 0000000000000000000000000]
and_ln781              (and              ) [ 0000000000000000000000000]
xor_ln785              (xor              ) [ 0000000000000000000000000]
or_ln785               (or               ) [ 0000000000000000000000000]
xor_ln785_5            (xor              ) [ 0000000000000000000000000]
overflow               (and              ) [ 0000000000000000000000000]
or_ln786_2             (or               ) [ 0000000000000000000000000]
xor_ln786              (xor              ) [ 0000000000000000000000000]
underflow              (and              ) [ 0000000000000000000000000]
or_ln340               (or               ) [ 0000000000000000000000000]
or_ln340_9             (or               ) [ 0000000000000000000000000]
or_ln340_10            (or               ) [ 0000000000000000000000000]
select_ln340           (select           ) [ 0000000000000000000000000]
select_ln388           (select           ) [ 0000000000000000000000000]
p_Val2_20              (select           ) [ 0000000000000100000000000]
deleted_zeros_2        (select           ) [ 0000000000000000000000000]
and_ln781_2            (and              ) [ 0000000000000000000000000]
xor_ln785_6            (xor              ) [ 0000000000000000000000000]
or_ln785_3             (or               ) [ 0000000000000000000000000]
xor_ln785_7            (xor              ) [ 0000000000000000000000000]
overflow_3             (and              ) [ 0000000000000000000000000]
or_ln786_3             (or               ) [ 0000000000000000000000000]
xor_ln786_4            (xor              ) [ 0000000000000000000000000]
underflow_4            (and              ) [ 0000000000000000000000000]
or_ln340_11            (or               ) [ 0000000000000000000000000]
or_ln340_12            (or               ) [ 0000000000000000000000000]
or_ln340_13            (or               ) [ 0000000000000000000000000]
select_ln340_4         (select           ) [ 0000000000000000000000000]
select_ln388_4         (select           ) [ 0000000000000000000000000]
p_Val2_21              (select           ) [ 0000000000000100000000000]
lhs_V                  (sext             ) [ 0000000000000010000000000]
rhs_V                  (sext             ) [ 0000000000000010000000000]
ret_V                  (add              ) [ 0000000000000010000000000]
specloopname_ln29      (specloopname     ) [ 0000000000000000000000000]
tmp_1                  (specregionbegin  ) [ 0000100000000001111111111]
speclooptripcount_ln30 (speclooptripcount) [ 0000000000000000000000000]
icmp_ln1497            (icmp             ) [ 0000111111111111111111111]
br_ln34                (br               ) [ 0000111111111111111111111]
ret_V_11               (sub              ) [ 0000000000000001000000000]
trunc_ln1192           (trunc            ) [ 0000000000000001000000000]
r_V_15                 (bitconcatenate   ) [ 0000000000000000000000000]
sext_ln1116            (sext             ) [ 0000000000000001111100000]
sext_ln1118            (sext             ) [ 0000000000000001111100000]
lhs_V_2                (sext             ) [ 0000000000000000000000000]
ret_V_12               (add              ) [ 0000000000000000000000000]
p_Result_16            (bitselect        ) [ 0000000000000000000000000]
xtemp_V                (add              ) [ 0000000000000000100000000]
p_Result_17            (bitselect        ) [ 0000000000000000000000000]
p_Result_9             (partselect       ) [ 0000000000000000000000000]
icmp_ln785             (icmp             ) [ 0000000000000000000000000]
or_ln785_4             (or               ) [ 0000000000000000000000000]
xor_ln785_8            (xor              ) [ 0000000000000000000000000]
overflow_4             (and              ) [ 0000000000000000100000000]
xor_ln786_5            (xor              ) [ 0000000000000000000000000]
icmp_ln786             (icmp             ) [ 0000000000000000000000000]
or_ln786               (or               ) [ 0000000000000000000000000]
underflow_5            (and              ) [ 0000000000000000100000000]
or_ln340_14            (or               ) [ 0000000000000000000000000]
xor_ln340              (xor              ) [ 0000000000000000000000000]
or_ln340_15            (or               ) [ 0000000000000000000000000]
select_ln340_5         (select           ) [ 0000000000000000000000000]
select_ln388_5         (select           ) [ 0000000000000000000000000]
x_V                    (select           ) [ 0001111111111110011111111]
icmp_ln1498            (icmp             ) [ 0000000000000000011111110]
r_V_19                 (mul              ) [ 0000000000000000000010000]
trunc_ln718_3          (trunc            ) [ 0000000000000000000010000]
ret_V_13               (add              ) [ 0000000000000000000001000]
p_Result_18            (bitselect        ) [ 0000000000000000000001100]
r_6                    (icmp             ) [ 0000000000000000000001000]
tmp_3                  (partselect       ) [ 0000000000000000000001000]
tmp_4                  (partselect       ) [ 0000000000000000000001000]
ytemp_V                (partselect       ) [ 0000000000000000000000000]
tmp_38                 (bitselect        ) [ 0000000000000000000000000]
p_Result_19            (bitselect        ) [ 0000000000000000000000000]
or_ln412_1             (or               ) [ 0000000000000000000000000]
tmp_40                 (bitselect        ) [ 0000000000000000000000000]
and_ln412_3            (and              ) [ 0000000000000000000000000]
zext_ln415_3           (zext             ) [ 0000000000000000000000000]
ytemp_V_1              (add              ) [ 0000000000000000000000100]
tmp_41                 (bitselect        ) [ 0000000000000000000000000]
xor_ln416_3            (xor              ) [ 0000000000000000000000000]
carry_8                (and              ) [ 0000000000000000000000100]
p_Result_20            (bitselect        ) [ 0000000000000000000000100]
Range2_all_ones_3      (icmp             ) [ 0000000000000000000000000]
Range1_all_ones_4      (icmp             ) [ 0000000000000000000000100]
Range1_all_zeros_3     (icmp             ) [ 0000000000000000000000100]
tmp_43                 (bitselect        ) [ 0000000000000000000000000]
xor_ln779_3            (xor              ) [ 0000000000000000000000000]
and_ln779_3            (and              ) [ 0000000000000000000000000]
deleted_ones_4         (select           ) [ 0000000000000000000000000]
and_ln786_10           (and              ) [ 0000000000000000000000100]
deleted_zeros_3        (select           ) [ 0000000000000000000000000]
and_ln781_3            (and              ) [ 0000000000000000000000000]
xor_ln785_9            (xor              ) [ 0000000000000000000000000]
or_ln785_5             (or               ) [ 0000000000000000000000000]
xor_ln785_10           (xor              ) [ 0000000000000000000000000]
overflow_5             (and              ) [ 0000000000000000000000000]
or_ln786_4             (or               ) [ 0000000000000000000000000]
xor_ln786_6            (xor              ) [ 0000000000000000000000000]
underflow_6            (and              ) [ 0000000000000000000000000]
or_ln340_16            (or               ) [ 0000000000000000000000000]
or_ln340_17            (or               ) [ 0000000000000000000000000]
or_ln340_18            (or               ) [ 0000000000000000000000000]
select_ln340_6         (select           ) [ 0000000000000000000000000]
select_ln388_6         (select           ) [ 0000000000000000000000000]
y_V                    (select           ) [ 0001111111111110000000011]
icmp_ln1498_1          (icmp             ) [ 0000000000000000000000000]
and_ln38               (and              ) [ 0000111111111110000000001]
br_ln38                (br               ) [ 0000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000]
br_ln29                (br               ) [ 0001111111111111111111111]
iter_2_ph              (phi              ) [ 0000000000000000000000001]
br_ln0                 (br               ) [ 0000000000000000000000000]
iter_2                 (phi              ) [ 0000000000000000000000001]
ret_ln53               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="maxIter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxIter"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pretest"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i40.i36"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i40.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i42.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i81.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="y_in_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="40" slack="0"/>
<pin id="112" dir="0" index="1" bw="40" slack="0"/>
<pin id="113" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_in_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="40" slack="0"/>
<pin id="118" dir="0" index="1" bw="40" slack="0"/>
<pin id="119" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="maxIter_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maxIter_read/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="y_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="40" slack="1"/>
<pin id="130" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="y_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="40" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="x_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="40" slack="1"/>
<pin id="142" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="40" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="iter_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="iter_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="iter_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_0/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="iter_2_ph_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_2_ph (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="iter_2_ph_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="20"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="16" slack="20"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="4" bw="16" slack="21"/>
<pin id="173" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_2_ph/24 "/>
</bind>
</comp>

<comp id="177" class="1005" name="iter_2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="179" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_2 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="iter_2_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="21"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_2/24 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_pretest_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="40" slack="0"/>
<pin id="190" dir="0" index="2" bw="40" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="rhs_V_2_fu_195">
<pin_list>
<pin id="1114729" dir="0" index="0" bw="40" slack="2"/>
<pin id="1114730" dir="1" index="1" bw="42" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="rhs_V_3_fu_198">
<pin_list>
<pin id="1114881" dir="0" index="0" bw="76" slack="0"/>
<pin id="1114882" dir="0" index="1" bw="40" slack="2"/>
<pin id="1114883" dir="0" index="2" bw="1" slack="0"/>
<pin id="1114884" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln728_fu_205">
<pin_list>
<pin id="1114733" dir="0" index="0" bw="76" slack="0"/>
<pin id="1114734" dir="1" index="1" bw="81" slack="17"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln29_fu_209">
<pin_list>
<pin id="1114970" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114971" dir="0" index="1" bw="16" slack="1"/>
<pin id="1114972" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_V_fu_220">
<pin_list>
<pin id="1113410" dir="0" index="0" bw="40" slack="0"/>
<pin id="1113411" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="1111996" dir="0" index="0" bw="40" slack="0"/>
<pin id="1111997" dir="0" index="1" bw="41" slack="0"/>
<pin id="1111998" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/4 r_V_19/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_V_13_fu_230">
<pin_list>
<pin id="1113450" dir="0" index="0" bw="40" slack="0"/>
<pin id="1113451" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Result_s_fu_240">
<pin_list>
<pin id="1115883" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115884" dir="0" index="1" bw="80" slack="0"/>
<pin id="1115885" dir="0" index="2" bw="8" slack="0"/>
<pin id="1115886" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln718_fu_248">
<pin_list>
<pin id="1116127" dir="0" index="0" bw="80" slack="0"/>
<pin id="1116128" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Result_s_15_fu_252">
<pin_list>
<pin id="1116216" dir="0" index="0" bw="3" slack="0"/>
<pin id="1116217" dir="0" index="1" bw="80" slack="0"/>
<pin id="1116218" dir="0" index="2" bw="8" slack="0"/>
<pin id="1116219" dir="0" index="3" bw="8" slack="0"/>
<pin id="1116220" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_15/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="Range2_all_ones_fu_262">
<pin_list>
<pin id="1114976" dir="0" index="0" bw="3" slack="0"/>
<pin id="1114977" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114978" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_5_fu_268">
<pin_list>
<pin id="1116226" dir="0" index="0" bw="4" slack="0"/>
<pin id="1116227" dir="0" index="1" bw="80" slack="0"/>
<pin id="1116228" dir="0" index="2" bw="8" slack="0"/>
<pin id="1116229" dir="0" index="3" bw="8" slack="0"/>
<pin id="1116230" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Result_13_fu_278">
<pin_list>
<pin id="1115891" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115892" dir="0" index="1" bw="80" slack="0"/>
<pin id="1115893" dir="0" index="2" bw="8" slack="0"/>
<pin id="1115894" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln718_2_fu_286">
<pin_list>
<pin id="1116131" dir="0" index="0" bw="80" slack="0"/>
<pin id="1116132" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/9 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Result_7_fu_290">
<pin_list>
<pin id="1115285" dir="0" index="0" bw="3" slack="0"/>
<pin id="1115286" dir="0" index="1" bw="80" slack="0"/>
<pin id="1115287" dir="0" index="2" bw="8" slack="0"/>
<pin id="1115288" dir="0" index="3" bw="8" slack="0"/>
<pin id="1115289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/9 "/>
</bind>
</comp>

<comp id="300" class="1004" name="Range2_all_ones_2_fu_300">
<pin_list>
<pin id="1090152" dir="0" index="0" bw="3" slack="0"/>
<pin id="1090153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090154" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_2/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Result_8_fu_306">
<pin_list>
<pin id="1115365" dir="0" index="0" bw="4" slack="0"/>
<pin id="1115366" dir="0" index="1" bw="80" slack="0"/>
<pin id="1115367" dir="0" index="2" bw="8" slack="0"/>
<pin id="1115368" dir="0" index="3" bw="8" slack="0"/>
<pin id="1115369" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="Range1_all_ones_fu_321">
<pin_list>
<pin id="1114985" dir="0" index="0" bw="4" slack="1"/>
<pin id="1114986" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114987" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Range1_all_zeros_fu_326">
<pin_list>
<pin id="1114994" dir="0" index="0" bw="4" slack="1"/>
<pin id="1114995" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114996" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="r_5_fu_331">
<pin_list>
<pin id="1130227" dir="0" index="0" bw="35" slack="1"/>
<pin id="1130228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_5/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="Range1_all_ones_3_fu_336">
<pin_list>
<pin id="1115003" dir="0" index="0" bw="4" slack="1"/>
<pin id="1115004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115005" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="Range1_all_zeros_2_fu_341">
<pin_list>
<pin id="1115012" dir="0" index="0" bw="4" slack="1"/>
<pin id="1115013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115014" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="x2_V_fu_346">
<pin_list>
<pin id="1115445" dir="0" index="0" bw="40" slack="0"/>
<pin id="1115446" dir="0" index="1" bw="80" slack="2"/>
<pin id="1115447" dir="0" index="2" bw="7" slack="0"/>
<pin id="1115448" dir="0" index="3" bw="8" slack="0"/>
<pin id="1115449" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x2_V/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_22_fu_355">
<pin_list>
<pin id="1116242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116243" dir="0" index="1" bw="80" slack="2"/>
<pin id="1116244" dir="0" index="2" bw="7" slack="0"/>
<pin id="1116245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_11_fu_362">
<pin_list>
<pin id="1116250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116251" dir="0" index="1" bw="80" slack="2"/>
<pin id="1116252" dir="0" index="2" bw="8" slack="0"/>
<pin id="1116253" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/11 "/>
</bind>
</comp>

<comp id="369" class="1004" name="r_fu_369">
<pin_list>
<pin id="1116635" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116636" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/11 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_24_fu_374">
<pin_list>
<pin id="1121340" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121341" dir="0" index="1" bw="80" slack="2"/>
<pin id="1121342" dir="0" index="2" bw="7" slack="0"/>
<pin id="1121343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln412_fu_381">
<pin_list>
<pin id="1117221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln415_fu_387">
<pin_list>
<pin id="1117889" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117890" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="iter_fu_391">
<pin_list>
<pin id="1130266" dir="0" index="0" bw="16" slack="0"/>
<pin id="1130267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130268" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xor_ln785_8_fu_405">
<pin_list>
<pin id="1130201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130202" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/15 "/>
</bind>
</comp>

<comp id="411" class="1004" name="carry_4_fu_411">
<pin_list>
<pin id="1121661" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121662" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_4/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="374042" dir="0" index="0" bw="1" slack="0"/>
<pin id="374043" dir="0" index="1" bw="40" slack="0"/>
<pin id="374044" dir="0" index="2" bw="7" slack="0"/>
<pin id="374045" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/21 p_Result_12/11 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_27_fu_425">
<pin_list>
<pin id="1121363" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121364" dir="0" index="1" bw="80" slack="2"/>
<pin id="1121365" dir="0" index="2" bw="8" slack="0"/>
<pin id="1121366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln416_2_fu_432">
<pin_list>
<pin id="1118073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="and_ln779_fu_438">
<pin_list>
<pin id="1117227" dir="0" index="0" bw="1" slack="2"/>
<pin id="1117228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="deleted_ones_fu_443">
<pin_list>
<pin id="1118389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118390" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118391" dir="0" index="2" bw="1" slack="1"/>
<pin id="1118392" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="carry_6_fu_450">
<pin_list>
<pin id="1118719" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118720" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_6/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="y2_V_fu_456">
<pin_list>
<pin id="1115525" dir="0" index="0" bw="40" slack="0"/>
<pin id="1115526" dir="0" index="1" bw="80" slack="2"/>
<pin id="1115527" dir="0" index="2" bw="7" slack="0"/>
<pin id="1115528" dir="0" index="3" bw="8" slack="0"/>
<pin id="1115529" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y2_V/11 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_29_fu_465">
<pin_list>
<pin id="1121374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121375" dir="0" index="1" bw="80" slack="2"/>
<pin id="1121376" dir="0" index="2" bw="7" slack="0"/>
<pin id="1121377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_14_fu_472">
<pin_list>
<pin id="1121384" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121385" dir="0" index="1" bw="80" slack="2"/>
<pin id="1121386" dir="0" index="2" bw="8" slack="0"/>
<pin id="1121387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln412_fu_479">
<pin_list>
<pin id="1116641" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116642" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/11 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_31_fu_484">
<pin_list>
<pin id="1121395" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121396" dir="0" index="1" bw="80" slack="2"/>
<pin id="1121397" dir="0" index="2" bw="7" slack="0"/>
<pin id="1121398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln412_2_fu_491">
<pin_list>
<pin id="1121671" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121672" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_2/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln415_2_fu_497">
<pin_list>
<pin id="1117893" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117894" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_32_fu_507">
<pin_list>
<pin id="1121407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121408" dir="0" index="1" bw="40" slack="0"/>
<pin id="1121409" dir="0" index="2" bw="7" slack="0"/>
<pin id="1121410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln779_fu_515">
<pin_list>
<pin id="1118067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="and_ln786_fu_521">
<pin_list>
<pin id="1118713" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118714" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118715" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/11 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_Result_15_fu_527">
<pin_list>
<pin id="1121420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121421" dir="0" index="1" bw="40" slack="0"/>
<pin id="1121422" dir="0" index="2" bw="7" slack="0"/>
<pin id="1121423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/11 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_34_fu_535">
<pin_list>
<pin id="1121432" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121433" dir="0" index="1" bw="80" slack="2"/>
<pin id="1121434" dir="0" index="2" bw="8" slack="0"/>
<pin id="1121435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln779_2_fu_542">
<pin_list>
<pin id="1129818" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129819" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln779_2_fu_548">
<pin_list>
<pin id="1121680" dir="0" index="0" bw="1" slack="2"/>
<pin id="1121681" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_2/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="deleted_ones_3_fu_553">
<pin_list>
<pin id="1118397" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118398" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118399" dir="0" index="2" bw="1" slack="1"/>
<pin id="1118400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="and_ln786_7_fu_560">
<pin_list>
<pin id="1121689" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121690" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="deleted_zeros_fu_566">
<pin_list>
<pin id="1119028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119029" dir="0" index="1" bw="1" slack="2"/>
<pin id="1119030" dir="0" index="2" bw="1" slack="2"/>
<pin id="1119031" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln781_fu_571">
<pin_list>
<pin id="1119448" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119449" dir="0" index="1" bw="1" slack="2"/>
<pin id="1119450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/12 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln785_fu_575">
<pin_list>
<pin id="1119864" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119865" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/12 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln785_fu_581">
<pin_list>
<pin id="1120297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120298" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/12 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln785_5_fu_586">
<pin_list>
<pin id="1120397" dir="0" index="0" bw="1" slack="3"/>
<pin id="1120398" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/12 "/>
</bind>
</comp>

<comp id="591" class="1004" name="overflow_fu_591">
<pin_list>
<pin id="1121698" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121699" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="597" class="1004" name="or_ln786_2_fu_597">
<pin_list>
<pin id="1120303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120304" dir="0" index="1" bw="1" slack="1"/>
<pin id="1120305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="xor_ln786_fu_602">
<pin_list>
<pin id="1119870" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119871" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="underflow_fu_608">
<pin_list>
<pin id="1121708" dir="0" index="0" bw="1" slack="3"/>
<pin id="1121709" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="or_ln340_fu_613">
<pin_list>
<pin id="1120579" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120580" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/12 "/>
</bind>
</comp>

<comp id="619" class="1004" name="or_ln340_9_fu_619">
<pin_list>
<pin id="1120585" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120586" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="or_ln340_10_fu_624">
<pin_list>
<pin id="1122176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_10/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="deleted_zeros_2_fu_652">
<pin_list>
<pin id="1119036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119037" dir="0" index="1" bw="1" slack="2"/>
<pin id="1119038" dir="0" index="2" bw="1" slack="2"/>
<pin id="1119039" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln781_2_fu_657">
<pin_list>
<pin id="1119455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119456" dir="0" index="1" bw="1" slack="2"/>
<pin id="1119457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/12 "/>
</bind>
</comp>

<comp id="661" class="1004" name="xor_ln785_6_fu_661">
<pin_list>
<pin id="1120404" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120405" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/12 "/>
</bind>
</comp>

<comp id="667" class="1004" name="or_ln785_3_fu_667">
<pin_list>
<pin id="1122185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="xor_ln785_7_fu_672">
<pin_list>
<pin id="1121859" dir="0" index="0" bw="1" slack="3"/>
<pin id="1121860" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="overflow_3_fu_677">
<pin_list>
<pin id="1121718" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121719" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/12 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln786_3_fu_683">
<pin_list>
<pin id="1122194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122195" dir="0" index="1" bw="1" slack="1"/>
<pin id="1122196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_3/12 "/>
</bind>
</comp>

<comp id="688" class="1004" name="xor_ln786_4_fu_688">
<pin_list>
<pin id="1121868" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121869" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="underflow_4_fu_694">
<pin_list>
<pin id="1121728" dir="0" index="0" bw="1" slack="3"/>
<pin id="1121729" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="or_ln340_11_fu_699">
<pin_list>
<pin id="1122203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/12 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln340_12_fu_705">
<pin_list>
<pin id="1122212" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/12 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_ln340_13_fu_710">
<pin_list>
<pin id="1122221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="select_ln388_4_fu_723">
<pin_list>
<pin id="1129901" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129902" dir="0" index="1" bw="40" slack="0"/>
<pin id="1129903" dir="0" index="2" bw="40" slack="1"/>
<pin id="1129904" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_Val2_21_fu_730">
<pin_list>
<pin id="1118473" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118474" dir="0" index="1" bw="40" slack="0"/>
<pin id="1118475" dir="0" index="2" bw="40" slack="0"/>
<pin id="1118476" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_21/12 "/>
</bind>
</comp>

<comp id="738" class="1004" name="lhs_V_fu_738">
<pin_list>
<pin id="1089199" dir="0" index="0" bw="40" slack="1"/>
<pin id="1089200" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/13 "/>
</bind>
</comp>

<comp id="741" class="1004" name="rhs_V_fu_741">
<pin_list>
<pin id="1089217" dir="0" index="0" bw="40" slack="1"/>
<pin id="1089218" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="grp_fu_744">
<pin_list>
<pin id="10558" dir="0" index="0" bw="40" slack="0"/>
<pin id="10559" dir="0" index="1" bw="40" slack="0"/>
<pin id="10560" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ytemp_V_1/21 x2_V_1/11 xtemp_V/15 ret_V/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln1497_fu_750">
<pin_list>
<pin id="1093090" dir="0" index="0" bw="41" slack="1"/>
<pin id="1093091" dir="0" index="1" bw="40" slack="0"/>
<pin id="1093092" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/14 "/>
</bind>
</comp>

<comp id="755" class="1004" name="ret_V_11_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="40" slack="1"/>
<pin id="757" dir="0" index="1" bw="40" slack="1"/>
<pin id="758" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_11/14 "/>
</bind>
</comp>

<comp id="759" class="1004" name="trunc_ln1192_fu_759">
<pin_list>
<pin id="1114156" dir="0" index="0" bw="41" slack="0"/>
<pin id="1114157" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/14 "/>
</bind>
</comp>

<comp id="763" class="1004" name="r_V_15_fu_763">
<pin_list>
<pin id="1114889" dir="0" index="0" bw="41" slack="0"/>
<pin id="1114890" dir="0" index="1" bw="40" slack="10"/>
<pin id="1114891" dir="0" index="2" bw="1" slack="0"/>
<pin id="1114892" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_15/14 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln1116_fu_771">
<pin_list>
<pin id="1114191" dir="0" index="0" bw="41" slack="0"/>
<pin id="1114192" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/14 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln1118_fu_775">
<pin_list>
<pin id="1114227" dir="0" index="0" bw="40" slack="10"/>
<pin id="1114228" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/14 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_fu_779">
<pin_list>
<pin id="1044141" dir="0" index="0" bw="40" slack="0"/>
<pin id="1044142" dir="0" index="1" bw="40" slack="0"/>
<pin id="1044143" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="lhs_V_2_fu_785">
<pin_list>
<pin id="1089249" dir="0" index="0" bw="41" slack="1"/>
<pin id="1089250" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/15 "/>
</bind>
</comp>

<comp id="793" class="1004" name="grp_fu_793">
<pin_list>
<pin id="232962" dir="0" index="0" bw="1" slack="0"/>
<pin id="232963" dir="0" index="1" bw="40" slack="0"/>
<pin id="232964" dir="0" index="2" bw="7" slack="0"/>
<pin id="232965" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/15 tmp_41/21 tmp_25/11 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Result_16_fu_805">
<pin_list>
<pin id="1130158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130159" dir="0" index="1" bw="42" slack="0"/>
<pin id="1130160" dir="0" index="2" bw="7" slack="0"/>
<pin id="1130161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/15 "/>
</bind>
</comp>

<comp id="813" class="1004" name="p_Result_9_fu_813">
<pin_list>
<pin id="1115608" dir="0" index="0" bw="2" slack="0"/>
<pin id="1115609" dir="0" index="1" bw="42" slack="0"/>
<pin id="1115610" dir="0" index="2" bw="7" slack="0"/>
<pin id="1115611" dir="0" index="3" bw="7" slack="0"/>
<pin id="1115612" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/15 "/>
</bind>
</comp>

<comp id="823" class="1004" name="icmp_ln785_fu_823">
<pin_list>
<pin id="1128555" dir="0" index="0" bw="2" slack="0"/>
<pin id="1128556" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/15 "/>
</bind>
</comp>

<comp id="829" class="1004" name="or_ln785_4_fu_829">
<pin_list>
<pin id="1120789" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120790" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_4/15 "/>
</bind>
</comp>

<comp id="841" class="1004" name="overflow_4_fu_841">
<pin_list>
<pin id="1121114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/15 "/>
</bind>
</comp>

<comp id="853" class="1004" name="icmp_ln786_fu_853">
<pin_list>
<pin id="1128564" dir="0" index="0" bw="2" slack="0"/>
<pin id="1128565" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln786_fu_859">
<pin_list>
<pin id="1120795" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120796" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="underflow_5_fu_865">
<pin_list>
<pin id="1121120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="or_ln340_14_fu_871">
<pin_list>
<pin id="1130141" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130142" dir="0" index="1" bw="1" slack="1"/>
<pin id="1130143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_14/16 "/>
</bind>
</comp>

<comp id="875" class="1004" name="xor_ln340_fu_875">
<pin_list>
<pin id="1130213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130214" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/16 "/>
</bind>
</comp>

<comp id="880" class="1004" name="or_ln340_15_fu_880">
<pin_list>
<pin id="1128188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_15/16 "/>
</bind>
</comp>

<comp id="885" class="1004" name="grp_fu_885">
<pin_list>
<pin id="13025" dir="0" index="0" bw="1" slack="0"/>
<pin id="13026" dir="0" index="1" bw="40" slack="0"/>
<pin id="13027" dir="0" index="2" bw="40" slack="1"/>
<pin id="13028" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/12 select_ln340_5/16 select_ln340_6/22 "/>
</bind>
</comp>

<comp id="892" class="1004" name="x_V_fu_892">
<pin_list>
<pin id="1130234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130235" dir="0" index="1" bw="40" slack="0"/>
<pin id="1130236" dir="0" index="2" bw="40" slack="0"/>
<pin id="1130237" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/16 "/>
</bind>
</comp>

<comp id="906" class="1004" name="icmp_ln1498_fu_906">
<pin_list>
<pin id="1115021" dir="0" index="0" bw="40" slack="12"/>
<pin id="1115022" dir="0" index="1" bw="40" slack="0"/>
<pin id="1115023" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/16 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln718_3_fu_912">
<pin_list>
<pin id="1114344" dir="0" index="0" bw="81" slack="0"/>
<pin id="1114345" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_3/19 "/>
</bind>
</comp>

<comp id="916" class="1004" name="grp_fu_916">
<pin_list>
<pin id="66600" dir="0" index="0" bw="81" slack="0"/>
<pin id="66601" dir="0" index="1" bw="76" slack="0"/>
<pin id="66602" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y2_V_2/11 ret_V_12/15 ret_V_13/20 "/>
</bind>
</comp>

<comp id="920" class="1004" name="p_Result_18_fu_920">
<pin_list>
<pin id="1129840" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129841" dir="0" index="1" bw="81" slack="0"/>
<pin id="1129842" dir="0" index="2" bw="8" slack="0"/>
<pin id="1129843" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/20 "/>
</bind>
</comp>

<comp id="928" class="1004" name="grp_fu_928">
<pin_list>
<pin id="40276" dir="0" index="0" bw="35" slack="1"/>
<pin id="40277" dir="0" index="1" bw="1" slack="0"/>
<pin id="40278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_6/20 r_4/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_3_fu_933">
<pin_list>
<pin id="1115689" dir="0" index="0" bw="4" slack="0"/>
<pin id="1115690" dir="0" index="1" bw="81" slack="0"/>
<pin id="1115691" dir="0" index="2" bw="8" slack="0"/>
<pin id="1115692" dir="0" index="3" bw="8" slack="0"/>
<pin id="1115693" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_4_fu_943">
<pin_list>
<pin id="1115769" dir="0" index="0" bw="5" slack="0"/>
<pin id="1115770" dir="0" index="1" bw="81" slack="0"/>
<pin id="1115771" dir="0" index="2" bw="8" slack="0"/>
<pin id="1115772" dir="0" index="3" bw="8" slack="0"/>
<pin id="1115773" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="953" class="1004" name="ytemp_V_fu_953">
<pin_list>
<pin id="1115849" dir="0" index="0" bw="40" slack="0"/>
<pin id="1115850" dir="0" index="1" bw="81" slack="1"/>
<pin id="1115851" dir="0" index="2" bw="7" slack="0"/>
<pin id="1115852" dir="0" index="3" bw="8" slack="0"/>
<pin id="1115853" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ytemp_V/21 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_38_fu_962">
<pin_list>
<pin id="1121320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121321" dir="0" index="1" bw="81" slack="1"/>
<pin id="1121322" dir="0" index="2" bw="7" slack="0"/>
<pin id="1121323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/21 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_Result_19_fu_969">
<pin_list>
<pin id="1121328" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121329" dir="0" index="1" bw="81" slack="1"/>
<pin id="1121330" dir="0" index="2" bw="8" slack="0"/>
<pin id="1121331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/21 "/>
</bind>
</comp>

<comp id="976" class="1004" name="or_ln412_1_fu_976">
<pin_list>
<pin id="1122248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/21 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_40_fu_981">
<pin_list>
<pin id="1116317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116318" dir="0" index="1" bw="81" slack="1"/>
<pin id="1116319" dir="0" index="2" bw="7" slack="0"/>
<pin id="1116320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/21 "/>
</bind>
</comp>

<comp id="988" class="1004" name="and_ln412_3_fu_988">
<pin_list>
<pin id="1121645" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121646" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_3/21 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln415_3_fu_994">
<pin_list>
<pin id="1117773" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117774" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/21 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="xor_ln779_3_fu_1012">
<pin_list>
<pin id="1130195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/21 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="carry_8_fu_1018">
<pin_list>
<pin id="1121528" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121529" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_8/21 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="Range2_all_ones_3_fu_1032">
<pin_list>
<pin id="1115030" dir="0" index="0" bw="4" slack="1"/>
<pin id="1115031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_3/21 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="Range1_all_ones_4_fu_1037">
<pin_list>
<pin id="1115040" dir="0" index="0" bw="5" slack="1"/>
<pin id="1115041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_4/21 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="Range1_all_zeros_3_fu_1042">
<pin_list>
<pin id="1115050" dir="0" index="0" bw="5" slack="1"/>
<pin id="1115051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115052" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_3/21 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_43_fu_1047">
<pin_list>
<pin id="1116340" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116341" dir="0" index="1" bw="81" slack="1"/>
<pin id="1116342" dir="0" index="2" bw="8" slack="0"/>
<pin id="1116343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/21 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="grp_fu_1054">
<pin_list>
<pin id="275957" dir="0" index="0" bw="1" slack="0"/>
<pin id="275958" dir="0" index="1" bw="1" slack="0"/>
<pin id="275959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/15 xor_ln416_3/21 xor_ln416/11 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="and_ln779_3_fu_1060">
<pin_list>
<pin id="1121651" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121652" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_3/21 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="deleted_ones_4_fu_1066">
<pin_list>
<pin id="1130092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1130095" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_4/21 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="and_ln786_10_fu_1074">
<pin_list>
<pin id="1129546" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129547" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_10/21 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="grp_fu_1080">
<pin_list>
<pin id="1130147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130148" dir="0" index="1" bw="40" slack="0"/>
<pin id="1130149" dir="0" index="2" bw="40" slack="1"/>
<pin id="1130150" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/12 select_ln388_6/22 select_ln388_5/16 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="and_ln781_3_fu_1085">
<pin_list>
<pin id="1122126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122127" dir="0" index="1" bw="1" slack="1"/>
<pin id="1122128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_3/22 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="xor_ln785_9_fu_1089">
<pin_list>
<pin id="1121833" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121834" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_9/22 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="or_ln785_5_fu_1095">
<pin_list>
<pin id="1122036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_5/22 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="xor_ln785_10_fu_1100">
<pin_list>
<pin id="1122341" dir="0" index="0" bw="1" slack="2"/>
<pin id="1122342" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_10/22 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="overflow_5_fu_1105">
<pin_list>
<pin id="1122360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122361" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/22 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="or_ln786_4_fu_1111">
<pin_list>
<pin id="1122042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122043" dir="0" index="1" bw="1" slack="1"/>
<pin id="1122044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_4/22 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="xor_ln786_6_fu_1116">
<pin_list>
<pin id="1121839" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121840" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/22 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="underflow_6_fu_1122">
<pin_list>
<pin id="1130169" dir="0" index="0" bw="1" slack="2"/>
<pin id="1130170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/22 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="or_ln340_16_fu_1127">
<pin_list>
<pin id="1122161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_16/22 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="or_ln340_17_fu_1133">
<pin_list>
<pin id="1122167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_17/22 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="or_ln340_18_fu_1138">
<pin_list>
<pin id="1120912" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120913" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_18/22 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="select_ln340_4_fu_1144">
<pin_list>
<pin id="1127724" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127725" dir="0" index="1" bw="40" slack="0"/>
<pin id="1127726" dir="0" index="2" bw="40" slack="1"/>
<pin id="1127727" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/12 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="deleted_zeros_3_fu_1151">
<pin_list>
<pin id="1130104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130105" dir="0" index="1" bw="1" slack="1"/>
<pin id="1130106" dir="0" index="2" bw="1" slack="1"/>
<pin id="1130107" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_3/22 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="grp_fu_1158">
<pin_list>
<pin id="222961" dir="0" index="0" bw="1" slack="0"/>
<pin id="222962" dir="0" index="1" bw="40" slack="0"/>
<pin id="222963" dir="0" index="2" bw="40" slack="0"/>
<pin id="222964" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_20/12 y_V/22 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="icmp_ln1498_1_fu_1166">
<pin_list>
<pin id="1115059" dir="0" index="0" bw="40" slack="19"/>
<pin id="1115060" dir="0" index="1" bw="40" slack="1"/>
<pin id="1115061" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498_1/23 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="and_ln38_fu_1171">
<pin_list>
<pin id="1121769" dir="0" index="0" bw="1" slack="7"/>
<pin id="1121770" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121771" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/23 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="rhs_V_2_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="42" slack="12"/>
<pin id="1178" dir="1" index="1" bw="42" slack="12"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1193" class="1005" name="maxIter_read_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="16" slack="1"/>
<pin id="1195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="maxIter_read "/>
</bind>
</comp>

<comp id="1200" class="1005" name="sext_ln728_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="81" slack="17"/>
<pin id="1202" dir="1" index="1" bw="81" slack="17"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="x_in_V_read_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="40" slack="1"/>
<pin id="1207" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x_in_V_read "/>
</bind>
</comp>

<comp id="1210" class="1005" name="iter_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="0"/>
<pin id="1212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="1214" class="1005" name="icmp_ln29_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="20"/>
<pin id="1216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="81" slack="1"/>
<pin id="1233" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 tmp_4 y_in_V_read r_V rhs_V sext_ln1116 r_V_19 r_V_17 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="41" slack="1"/>
<pin id="1242" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 tmp_3 ret_V ret_V_11 x2_V_1 xtemp_V ytemp_V_1 trunc_ln718 trunc_ln718_3 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="p_Result_s_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="3"/>
<pin id="1248" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1256" class="1005" name="Range2_all_ones_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="2"/>
<pin id="1258" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="1271" class="1005" name="trunc_ln718_2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="35" slack="1"/>
<pin id="1273" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln718_2 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="p_Result_13_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="3"/>
<pin id="1279" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="p_Result_8_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="4" slack="1"/>
<pin id="1284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="Range2_all_ones_2_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="2"/>
<pin id="1289" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range2_all_ones_2 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="Range1_all_ones_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1298" class="1005" name="r_4_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="1"/>
<pin id="1300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_4 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="r_5_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_5 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="Range1_all_zeros_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="2"/>
<pin id="1312" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1315" class="1005" name="Range1_all_zeros_2_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="2"/>
<pin id="1317" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_2 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="Range1_all_ones_3_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_3 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="p_Result_12_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="carry_4_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_4 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="and_ln786_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="p_Result_15_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="carry_6_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_6 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="and_ln786_7_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_7 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="p_Result_5_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="4" slack="1"/>
<pin id="1390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="icmp_ln1497_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="10"/>
<pin id="1400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="y_V_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="40" slack="1"/>
<pin id="1404" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1412" class="1005" name="and_ln38_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="1"/>
<pin id="1414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln38 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="underflow_5_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_5 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="overflow_4_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="1"/>
<pin id="1436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow_4 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="icmp_ln1498_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="7"/>
<pin id="1448" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1498 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="81" slack="1"/>
<pin id="1453" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 lhs_V ret_V_13 sext_ln1118 r_V_18 y2_V_2 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="r_6_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="1"/>
<pin id="1472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_6 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="p_Result_18_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="2"/>
<pin id="1478" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="p_Result_20_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="1" slack="1"/>
<pin id="1500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_20 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="carry_8_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="1"/>
<pin id="1506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_8 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="Range1_all_zeros_3_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="1"/>
<pin id="1511" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_3 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="Range1_all_ones_4_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="1" slack="1"/>
<pin id="1517" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_4 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="40" slack="1"/>
<pin id="1522" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 x_V "/>
</bind>
</comp>

<comp id="1526" class="1005" name="and_ln786_10_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="1"/>
<pin id="1528" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="175"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="152" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="186"><net_src comp="167" pin="6"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="116" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="110" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="13030"><net_src comp="56" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="40280"><net_src comp="36" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="222966"><net_src comp="885" pin="3"/><net_sink comp="1158" pin=1"/></net>

<net id="232966"><net_src comp="50" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="232968"><net_src comp="52" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="275961"><net_src comp="54" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="374046"><net_src comp="50" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="374048"><net_src comp="52" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="1090156"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="1093094"><net_src comp="76" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="1095065"><net_src comp="1240" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="1113412"><net_src comp="144" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="1113413"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1113414"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1113452"><net_src comp="132" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="1113453"><net_src comp="230" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1113454"><net_src comp="230" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1114158"><net_src comp="755" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="1114194"><net_src comp="771" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1114229"><net_src comp="128" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1114230"><net_src comp="775" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1114346"><net_src comp="224" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="1114885"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="1114887"><net_src comp="14" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="1114888"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="1114893"><net_src comp="78" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="1114894"><net_src comp="140" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1114895"><net_src comp="80" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="1114896"><net_src comp="763" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="1114973"><net_src comp="156" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="1114980"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="1114989"><net_src comp="38" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="1114998"><net_src comp="40" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="1115007"><net_src comp="38" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="1115016"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="1115024"><net_src comp="140" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1115034"><net_src comp="38" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1115044"><net_src comp="104" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1115054"><net_src comp="106" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1115062"><net_src comp="128" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1115290"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="1115291"><net_src comp="779" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="1115292"><net_src comp="28" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="1115293"><net_src comp="24" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="1115294"><net_src comp="290" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="1115370"><net_src comp="32" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="1115371"><net_src comp="779" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="1115372"><net_src comp="34" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="1115373"><net_src comp="24" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="1115450"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="1115452"><net_src comp="44" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="1115453"><net_src comp="46" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="1115530"><net_src comp="42" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="1115532"><net_src comp="44" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="1115533"><net_src comp="46" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="1115613"><net_src comp="86" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="1115615"><net_src comp="88" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="1115616"><net_src comp="84" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="1115694"><net_src comp="98" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="1115696"><net_src comp="28" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="1115697"><net_src comp="96" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="1115774"><net_src comp="100" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="1115776"><net_src comp="34" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="1115777"><net_src comp="96" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="1115854"><net_src comp="102" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="1115856"><net_src comp="44" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="1115857"><net_src comp="46" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="1115887"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="1115888"><net_src comp="224" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="1115889"><net_src comp="24" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="1115895"><net_src comp="22" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="1115896"><net_src comp="779" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="1115897"><net_src comp="24" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="1116129"><net_src comp="224" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="1116133"><net_src comp="779" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="1116221"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="1116222"><net_src comp="224" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="1116223"><net_src comp="28" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="1116224"><net_src comp="24" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="1116225"><net_src comp="252" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="1116231"><net_src comp="32" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="1116232"><net_src comp="224" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="1116233"><net_src comp="34" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="1116234"><net_src comp="24" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="1116246"><net_src comp="22" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="1116248"><net_src comp="44" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="1116254"><net_src comp="22" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="1116256"><net_src comp="46" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="1116321"><net_src comp="94" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="1116323"><net_src comp="48" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="1116344"><net_src comp="94" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1116346"><net_src comp="34" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1116639"><net_src comp="355" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="1117225"><net_src comp="369" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="1117891"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="1118071"><net_src comp="54" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="1118072"><net_src comp="515" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="1118077"><net_src comp="54" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="1118394"><net_src comp="438" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="1118717"><net_src comp="443" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="1118723"><net_src comp="432" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="1118724"><net_src comp="450" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="1119867"><net_src comp="566" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="1119868"><net_src comp="54" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="1119874"><net_src comp="54" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="1120301"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="1120306"><net_src comp="571" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="1120308"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="1120401"><net_src comp="54" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="1120407"><net_src comp="652" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="1120408"><net_src comp="54" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="1120589"><net_src comp="586" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="1121117"><net_src comp="829" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="1121123"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="1121324"><net_src comp="94" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="1121326"><net_src comp="44" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="1121332"><net_src comp="94" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="1121334"><net_src comp="46" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="1121344"><net_src comp="22" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="1121346"><net_src comp="48" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="1121347"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="1121367"><net_src comp="22" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="1121369"><net_src comp="34" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="1121370"><net_src comp="425" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="1121378"><net_src comp="22" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="1121380"><net_src comp="44" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="1121381"><net_src comp="465" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="1121388"><net_src comp="22" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="1121390"><net_src comp="46" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="1121391"><net_src comp="472" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="1121399"><net_src comp="22" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="1121401"><net_src comp="48" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="1121411"><net_src comp="50" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="1121413"><net_src comp="52" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="1121414"><net_src comp="507" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="1121424"><net_src comp="50" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="1121426"><net_src comp="52" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="1121436"><net_src comp="22" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="1121438"><net_src comp="34" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="1121531"><net_src comp="969" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1121648"><net_src comp="981" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="1121650"><net_src comp="988" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1121654"><net_src comp="1032" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1121664"><net_src comp="362" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="1121666"><net_src comp="411" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="1121674"><net_src comp="484" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="1121675"><net_src comp="479" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="1121676"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="1121685"><net_src comp="548" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="1121692"><net_src comp="527" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="1121693"><net_src comp="553" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="1121701"><net_src comp="581" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="1121702"><net_src comp="586" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="1121703"><net_src comp="591" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="1121712"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="1121713"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="1121773"><net_src comp="1166" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1121837"><net_src comp="54" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1121843"><net_src comp="54" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1121863"><net_src comp="54" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="1121864"><net_src comp="672" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="1121872"><net_src comp="54" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="1121873"><net_src comp="688" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="1122040"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1122047"><net_src comp="1111" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1122131"><net_src comp="1085" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1122132"><net_src comp="1085" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1122172"><net_src comp="1133" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1122179"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="1122180"><net_src comp="571" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="1122189"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="1122190"><net_src comp="667" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="1122197"><net_src comp="657" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="1122199"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="1122206"><net_src comp="694" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="1122207"><net_src comp="677" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="1122216"><net_src comp="672" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="1122224"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="1122225"><net_src comp="657" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="1122226"><net_src comp="710" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="1122252"><net_src comp="962" pin="3"/><net_sink comp="976" pin=1"/></net>

<net id="1122253"><net_src comp="976" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="1122345"><net_src comp="54" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1122347"><net_src comp="1100" pin="2"/><net_sink comp="1133" pin=1"/></net>

<net id="1122363"><net_src comp="1095" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1122364"><net_src comp="1100" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1122365"><net_src comp="1105" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1122401"><net_src comp="1240" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1122402"><net_src comp="730" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1122403"><net_src comp="1231" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1122939"><net_src comp="933" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1122940"><net_src comp="1240" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1122941"><net_src comp="943" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1122942"><net_src comp="1231" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1122943"><net_src comp="1231" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1123463"><net_src comp="110" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1123464"><net_src comp="1231" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1123465"><net_src comp="1231" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="1123973"><net_src comp="116" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1123974"><net_src comp="1205" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1123975"><net_src comp="1205" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1123979"><net_src comp="195" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1123982"><net_src comp="187" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1123987"><net_src comp="122" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1123988"><net_src comp="1193" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1123989"><net_src comp="1193" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="1123990"><net_src comp="1193" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1123993"><net_src comp="205" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1123998"><net_src comp="1210" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1124000"><net_src comp="209" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1124025"><net_src comp="1231" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1124054"><net_src comp="240" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1124055"><net_src comp="1246" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1124056"><net_src comp="1246" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1124059"><net_src comp="262" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1124060"><net_src comp="1256" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1124068"><net_src comp="278" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1124069"><net_src comp="1277" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1124070"><net_src comp="1277" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1124074"><net_src comp="306" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1124075"><net_src comp="1282" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1124076"><net_src comp="1282" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1124079"><net_src comp="300" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1124080"><net_src comp="1287" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1124085"><net_src comp="321" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1124086"><net_src comp="1293" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1124087"><net_src comp="1293" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1124088"><net_src comp="1293" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1124092"><net_src comp="1298" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1124096"><net_src comp="1305" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1124099"><net_src comp="326" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1124100"><net_src comp="1310" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1124103"><net_src comp="341" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1124104"><net_src comp="1315" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1124109"><net_src comp="336" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1124110"><net_src comp="1322" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1124111"><net_src comp="1322" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1124112"><net_src comp="1322" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1124116"><net_src comp="1333" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1124120"><net_src comp="411" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1124121"><net_src comp="1339" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1124122"><net_src comp="1339" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1124126"><net_src comp="521" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1124127"><net_src comp="1350" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1124128"><net_src comp="1350" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1124131"><net_src comp="527" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1124132"><net_src comp="1356" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1124136"><net_src comp="450" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1124137"><net_src comp="1362" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1124138"><net_src comp="1362" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1124142"><net_src comp="560" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1124143"><net_src comp="1367" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1124144"><net_src comp="1367" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1124148"><net_src comp="268" pin="4"/><net_sink comp="1388" pin=0"/></net>

<net id="1124149"><net_src comp="1388" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1124150"><net_src comp="1388" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1124152"><net_src comp="750" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1124162"><net_src comp="1171" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1124167"><net_src comp="865" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1124174"><net_src comp="841" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1124179"><net_src comp="906" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1124180"><net_src comp="1446" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1124224"><net_src comp="1470" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1124229"><net_src comp="1476" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1124234"><net_src comp="1498" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1124238"><net_src comp="1018" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1124240"><net_src comp="1504" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1124243"><net_src comp="1042" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1124248"><net_src comp="1037" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1124250"><net_src comp="1515" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1124261"><net_src comp="1526" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1124262"><net_src comp="1526" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1124415"><net_src comp="230" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1124416"><net_src comp="1451" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1124417"><net_src comp="1451" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1124418"><net_src comp="220" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1124419"><net_src comp="1231" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1124830"><net_src comp="1240" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1124863"><net_src comp="738" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1124864"><net_src comp="1451" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1124865"><net_src comp="741" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1124866"><net_src comp="1231" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1125291"><net_src comp="759" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1125561"><net_src comp="1520" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1125563"><net_src comp="1402" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="1125564"><net_src comp="1402" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1125579"><net_src comp="755" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1125580"><net_src comp="1240" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1125594"><net_src comp="1451" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1125595"><net_src comp="1451" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1125596"><net_src comp="1451" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1125597"><net_src comp="1451" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1125598"><net_src comp="1451" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1125838"><net_src comp="775" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1125839"><net_src comp="1451" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1125840"><net_src comp="771" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1127639"><net_src comp="613" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="1127722"><net_src comp="624" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1127723"><net_src comp="1158" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1127728"><net_src comp="699" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1127729"><net_src comp="56" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1127731"><net_src comp="1144" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="1128191"><net_src comp="1434" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1128558"><net_src comp="813" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="1128559"><net_src comp="90" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="1128560"><net_src comp="823" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="1128567"><net_src comp="813" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="1128568"><net_src comp="92" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="1128569"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="1129383"><net_src comp="1054" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="1129473"><net_src comp="1054" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1129551"><net_src comp="1074" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1129821"><net_src comp="535" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="1129822"><net_src comp="54" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="1129823"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="1129844"><net_src comp="94" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="1129846"><net_src comp="96" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="1129847"><net_src comp="920" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1129906"><net_src comp="58" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="1130096"><net_src comp="1018" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1130097"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1130098"><net_src comp="1037" pin="2"/><net_sink comp="1066" pin=2"/></net>

<net id="1130099"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1130108"><net_src comp="1504" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1130109"><net_src comp="1515" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1130110"><net_src comp="1509" pin="1"/><net_sink comp="1151" pin=2"/></net>

<net id="1130111"><net_src comp="1151" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1130116"><net_src comp="1127" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="1130133"><net_src comp="1138" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1130134"><net_src comp="1158" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1130144"><net_src comp="1428" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1130145"><net_src comp="1434" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1130146"><net_src comp="871" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="1130151"><net_src comp="608" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1130152"><net_src comp="58" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1130153"><net_src comp="1240" pin="1"/><net_sink comp="1080" pin=2"/></net>

<net id="1130154"><net_src comp="1080" pin="3"/><net_sink comp="1158" pin=2"/></net>

<net id="1130155"><net_src comp="694" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="1130157"><net_src comp="723" pin="3"/><net_sink comp="730" pin=2"/></net>

<net id="1130162"><net_src comp="82" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="1130164"><net_src comp="84" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="1130166"><net_src comp="805" pin="3"/><net_sink comp="865" pin=1"/></net>

<net id="1130167"><net_src comp="1428" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1130172"><net_src comp="1476" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1130173"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1130174"><net_src comp="1122" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1130175"><net_src comp="1122" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1130176"><net_src comp="1054" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="1130177"><net_src comp="994" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1130178"><net_src comp="953" pin="4"/><net_sink comp="744" pin=1"/></net>

<net id="1130179"><net_src comp="744" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="1130180"><net_src comp="744" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="1130181"><net_src comp="744" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1130182"><net_src comp="387" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1130183"><net_src comp="346" pin="4"/><net_sink comp="744" pin=1"/></net>

<net id="1130184"><net_src comp="497" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1130185"><net_src comp="456" pin="4"/><net_sink comp="916" pin=1"/></net>

<net id="1130186"><net_src comp="916" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="1130187"><net_src comp="916" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="1130189"><net_src comp="1176" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1130190"><net_src comp="785" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1130191"><net_src comp="916" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="1130192"><net_src comp="916" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="1130193"><net_src comp="1205" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1130194"><net_src comp="1520" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1130198"><net_src comp="1047" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1130199"><net_src comp="54" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1130200"><net_src comp="1012" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1130204"><net_src comp="805" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="1130205"><net_src comp="54" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="1130206"><net_src comp="405" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="1130207"><net_src comp="793" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="1130208"><net_src comp="793" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1130209"><net_src comp="417" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1130210"><net_src comp="417" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1130211"><net_src comp="417" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="1130212"><net_src comp="417" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1130216"><net_src comp="1428" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1130217"><net_src comp="54" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="1130218"><net_src comp="875" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="1130219"><net_src comp="248" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1130221"><net_src comp="286" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1130224"><net_src comp="928" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1130225"><net_src comp="1240" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1130226"><net_src comp="928" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1130230"><net_src comp="1271" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1130231"><net_src comp="36" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="1130232"><net_src comp="331" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1130233"><net_src comp="912" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1130238"><net_src comp="880" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="1130239"><net_src comp="885" pin="3"/><net_sink comp="892" pin=1"/></net>

<net id="1130240"><net_src comp="1080" pin="3"/><net_sink comp="892" pin=2"/></net>

<net id="1130241"><net_src comp="892" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1130242"><net_src comp="892" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="1130243"><net_src comp="738" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1130244"><net_src comp="741" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1130245"><net_src comp="224" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1130247"><net_src comp="1231" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1130248"><net_src comp="1231" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1130249"><net_src comp="1231" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="1130250"><net_src comp="1231" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1130251"><net_src comp="1231" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1130252"><net_src comp="779" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1130253"><net_src comp="1451" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1130254"><net_src comp="1451" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1130255"><net_src comp="1451" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1130256"><net_src comp="1451" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1130257"><net_src comp="1451" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1130258"><net_src comp="1231" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1130259"><net_src comp="1200" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1130260"><net_src comp="916" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="1130261"><net_src comp="916" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="1130262"><net_src comp="916" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="1130263"><net_src comp="916" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1130264"><net_src comp="1451" pin="1"/><net_sink comp="1144" pin=2"/></net>

<net id="1130265"><net_src comp="1451" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1130269"><net_src comp="156" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="1130270"><net_src comp="20" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="1130271"><net_src comp="391" pin="2"/><net_sink comp="1210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mandel_calc : x_in_V | {1 }
	Port: mandel_calc : y_in_V | {1 }
	Port: mandel_calc : maxIter | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		sext_ln728 : 1
	State 4
		icmp_ln29 : 1
		iter : 1
		br_ln29 : 2
		r_V : 1
		r_V_17 : 2
		r_V_13 : 1
		r_V_18 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
		p_Result_s : 1
		trunc_ln718 : 1
		p_Result_s_15 : 1
		Range2_all_ones : 2
		p_Result_5 : 1
		p_Result_13 : 1
		trunc_ln718_2 : 1
		p_Result_7 : 1
		Range2_all_ones_2 : 2
		p_Result_8 : 1
	State 10
	State 11
		r : 1
		and_ln412 : 1
		zext_ln415 : 1
		x2_V_1 : 2
		tmp_25 : 3
		xor_ln416 : 4
		carry_4 : 4
		p_Result_12 : 3
		xor_ln779 : 1
		and_ln779 : 1
		deleted_ones : 4
		and_ln786 : 5
		or_ln412 : 1
		and_ln412_2 : 1
		zext_ln415_2 : 1
		y2_V_2 : 2
		tmp_32 : 3
		xor_ln416_2 : 4
		carry_6 : 4
		p_Result_15 : 3
		xor_ln779_2 : 1
		and_ln779_2 : 1
		deleted_ones_3 : 4
		and_ln786_7 : 5
	State 12
		xor_ln785 : 1
		or_ln785 : 1
		overflow : 1
		p_Val2_20 : 1
		xor_ln785_6 : 1
		or_ln785_3 : 1
		overflow_3 : 1
		p_Val2_21 : 1
	State 13
		ret_V : 1
	State 14
		br_ln34 : 1
		trunc_ln1192 : 1
		sext_ln1116 : 1
		r_V_19 : 2
	State 15
		ret_V_12 : 1
		p_Result_16 : 2
		p_Result_17 : 1
		p_Result_9 : 2
		icmp_ln785 : 3
		or_ln785_4 : 4
		xor_ln785_8 : 3
		overflow_4 : 4
		xor_ln786_5 : 2
		icmp_ln786 : 3
		or_ln786 : 4
		underflow_5 : 4
	State 16
		icmp_ln1498 : 1
	State 17
	State 18
	State 19
		trunc_ln718_3 : 1
	State 20
		p_Result_18 : 1
		tmp_3 : 1
		tmp_4 : 1
	State 21
		or_ln412_1 : 1
		and_ln412_3 : 1
		zext_ln415_3 : 1
		ytemp_V_1 : 2
		tmp_41 : 3
		xor_ln416_3 : 4
		carry_8 : 4
		p_Result_20 : 3
		xor_ln779_3 : 1
		and_ln779_3 : 1
		deleted_ones_4 : 4
		and_ln786_10 : 5
	State 22
		xor_ln785_9 : 1
		or_ln785_5 : 1
		overflow_5 : 1
		y_V : 1
	State 23
		and_ln38 : 1
	State 24
		iter_2_ph : 1
		iter_2 : 2
		ret_ln53 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |     grp_pretest_fu_187     |    10   | 32.6453 |   914   |   968   |
|----------|----------------------------|---------|---------|---------|---------|
|    mul   |         grp_fu_224         |    5    |    0    |   287   |    19   |
|          |         grp_fu_779         |    5    |    0    |   281   |    19   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     deleted_ones_fu_443    |    0    |    0    |    0    |    2    |
|          |    deleted_ones_3_fu_553   |    0    |    0    |    0    |    2    |
|          |    deleted_zeros_fu_566    |    0    |    0    |    0    |    2    |
|          |   deleted_zeros_2_fu_652   |    0    |    0    |    0    |    2    |
|          |    select_ln388_4_fu_723   |    0    |    0    |    0    |    40   |
|          |      p_Val2_21_fu_730      |    0    |    0    |    0    |    40   |
|  select  |         grp_fu_885         |    0    |    0    |    0    |    40   |
|          |         x_V_fu_892         |    0    |    0    |    0    |    40   |
|          |   deleted_ones_4_fu_1066   |    0    |    0    |    0    |    2    |
|          |         grp_fu_1080        |    0    |    0    |    0    |    40   |
|          |   select_ln340_4_fu_1144   |    0    |    0    |    0    |    40   |
|          |   deleted_zeros_3_fu_1151  |    0    |    0    |    0    |    2    |
|          |         grp_fu_1158        |    0    |    0    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      icmp_ln29_fu_209      |    0    |    0    |    0    |    13   |
|          |   Range2_all_ones_fu_262   |    0    |    0    |    0    |    9    |
|          |  Range2_all_ones_2_fu_300  |    0    |    0    |    0    |    9    |
|          |   Range1_all_ones_fu_321   |    0    |    0    |    0    |    9    |
|          |   Range1_all_zeros_fu_326  |    0    |    0    |    0    |    9    |
|          |         r_5_fu_331         |    0    |    0    |    0    |    21   |
|          |  Range1_all_ones_3_fu_336  |    0    |    0    |    0    |    9    |
|          |  Range1_all_zeros_2_fu_341 |    0    |    0    |    0    |    9    |
|   icmp   |     icmp_ln1497_fu_750     |    0    |    0    |    0    |    24   |
|          |      icmp_ln785_fu_823     |    0    |    0    |    0    |    8    |
|          |      icmp_ln786_fu_853     |    0    |    0    |    0    |    8    |
|          |     icmp_ln1498_fu_906     |    0    |    0    |    0    |    21   |
|          |         grp_fu_928         |    0    |    0    |    0    |    21   |
|          |  Range2_all_ones_3_fu_1032 |    0    |    0    |    0    |    9    |
|          |  Range1_all_ones_4_fu_1037 |    0    |    0    |    0    |    11   |
|          | Range1_all_zeros_3_fu_1042 |    0    |    0    |    0    |    11   |
|          |    icmp_ln1498_1_fu_1166   |    0    |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         iter_fu_391        |    0    |    0    |    0    |    23   |
|    add   |         grp_fu_744         |    0    |    0    |    0    |    47   |
|          |         grp_fu_916         |    0    |    0    |    0    |    88   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      and_ln412_fu_381      |    0    |    0    |    0    |    2    |
|          |       carry_4_fu_411       |    0    |    0    |    0    |    2    |
|          |      and_ln779_fu_438      |    0    |    0    |    0    |    2    |
|          |       carry_6_fu_450       |    0    |    0    |    0    |    2    |
|          |     and_ln412_2_fu_491     |    0    |    0    |    0    |    2    |
|          |      and_ln786_fu_521      |    0    |    0    |    0    |    2    |
|          |     and_ln779_2_fu_548     |    0    |    0    |    0    |    2    |
|          |     and_ln786_7_fu_560     |    0    |    0    |    0    |    2    |
|          |      and_ln781_fu_571      |    0    |    0    |    0    |    2    |
|          |       overflow_fu_591      |    0    |    0    |    0    |    2    |
|          |      underflow_fu_608      |    0    |    0    |    0    |    2    |
|    and   |     and_ln781_2_fu_657     |    0    |    0    |    0    |    2    |
|          |      overflow_3_fu_677     |    0    |    0    |    0    |    2    |
|          |     underflow_4_fu_694     |    0    |    0    |    0    |    2    |
|          |      overflow_4_fu_841     |    0    |    0    |    0    |    2    |
|          |     underflow_5_fu_865     |    0    |    0    |    0    |    2    |
|          |     and_ln412_3_fu_988     |    0    |    0    |    0    |    2    |
|          |       carry_8_fu_1018      |    0    |    0    |    0    |    2    |
|          |     and_ln779_3_fu_1060    |    0    |    0    |    0    |    2    |
|          |    and_ln786_10_fu_1074    |    0    |    0    |    0    |    2    |
|          |     and_ln781_3_fu_1085    |    0    |    0    |    0    |    2    |
|          |     overflow_5_fu_1105     |    0    |    0    |    0    |    2    |
|          |     underflow_6_fu_1122    |    0    |    0    |    0    |    2    |
|          |      and_ln38_fu_1171      |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|    sub   |       ret_V_11_fu_755      |    0    |    0    |    0    |    47   |
|----------|----------------------------|---------|---------|---------|---------|
|          |          r_fu_369          |    0    |    0    |    0    |    2    |
|          |       or_ln412_fu_479      |    0    |    0    |    0    |    2    |
|          |       or_ln785_fu_581      |    0    |    0    |    0    |    2    |
|          |      or_ln786_2_fu_597     |    0    |    0    |    0    |    2    |
|          |       or_ln340_fu_613      |    0    |    0    |    0    |    2    |
|          |      or_ln340_9_fu_619     |    0    |    0    |    0    |    2    |
|          |     or_ln340_10_fu_624     |    0    |    0    |    0    |    2    |
|          |      or_ln785_3_fu_667     |    0    |    0    |    0    |    2    |
|          |      or_ln786_3_fu_683     |    0    |    0    |    0    |    2    |
|          |     or_ln340_11_fu_699     |    0    |    0    |    0    |    2    |
|    or    |     or_ln340_12_fu_705     |    0    |    0    |    0    |    2    |
|          |     or_ln340_13_fu_710     |    0    |    0    |    0    |    2    |
|          |      or_ln785_4_fu_829     |    0    |    0    |    0    |    2    |
|          |       or_ln786_fu_859      |    0    |    0    |    0    |    2    |
|          |     or_ln340_14_fu_871     |    0    |    0    |    0    |    2    |
|          |     or_ln340_15_fu_880     |    0    |    0    |    0    |    2    |
|          |      or_ln412_1_fu_976     |    0    |    0    |    0    |    2    |
|          |     or_ln785_5_fu_1095     |    0    |    0    |    0    |    2    |
|          |     or_ln786_4_fu_1111     |    0    |    0    |    0    |    2    |
|          |     or_ln340_16_fu_1127    |    0    |    0    |    0    |    2    |
|          |     or_ln340_17_fu_1133    |    0    |    0    |    0    |    2    |
|          |     or_ln340_18_fu_1138    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     xor_ln785_8_fu_405     |    0    |    0    |    0    |    2    |
|          |     xor_ln416_2_fu_432     |    0    |    0    |    0    |    2    |
|          |      xor_ln779_fu_515      |    0    |    0    |    0    |    2    |
|          |     xor_ln779_2_fu_542     |    0    |    0    |    0    |    2    |
|          |      xor_ln785_fu_575      |    0    |    0    |    0    |    2    |
|          |     xor_ln785_5_fu_586     |    0    |    0    |    0    |    2    |
|          |      xor_ln786_fu_602      |    0    |    0    |    0    |    2    |
|    xor   |     xor_ln785_6_fu_661     |    0    |    0    |    0    |    2    |
|          |     xor_ln785_7_fu_672     |    0    |    0    |    0    |    2    |
|          |     xor_ln786_4_fu_688     |    0    |    0    |    0    |    2    |
|          |      xor_ln340_fu_875      |    0    |    0    |    0    |    2    |
|          |     xor_ln779_3_fu_1012    |    0    |    0    |    0    |    2    |
|          |         grp_fu_1054        |    0    |    0    |    0    |    2    |
|          |     xor_ln785_9_fu_1089    |    0    |    0    |    0    |    2    |
|          |    xor_ln785_10_fu_1100    |    0    |    0    |    0    |    2    |
|          |     xor_ln786_6_fu_1116    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |   y_in_V_read_read_fu_110  |    0    |    0    |    0    |    0    |
|   read   |   x_in_V_read_read_fu_116  |    0    |    0    |    0    |    0    |
|          |  maxIter_read_read_fu_122  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |       rhs_V_2_fu_195       |    0    |    0    |    0    |    0    |
|          |      sext_ln728_fu_205     |    0    |    0    |    0    |    0    |
|          |         r_V_fu_220         |    0    |    0    |    0    |    0    |
|          |        r_V_13_fu_230       |    0    |    0    |    0    |    0    |
|   sext   |        lhs_V_fu_738        |    0    |    0    |    0    |    0    |
|          |        rhs_V_fu_741        |    0    |    0    |    0    |    0    |
|          |     sext_ln1116_fu_771     |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_fu_775     |    0    |    0    |    0    |    0    |
|          |       lhs_V_2_fu_785       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|       rhs_V_3_fu_198       |    0    |    0    |    0    |    0    |
|          |        r_V_15_fu_763       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      p_Result_s_fu_240     |    0    |    0    |    0    |    0    |
|          |     p_Result_13_fu_278     |    0    |    0    |    0    |    0    |
|          |        tmp_22_fu_355       |    0    |    0    |    0    |    0    |
|          |     p_Result_11_fu_362     |    0    |    0    |    0    |    0    |
|          |        tmp_24_fu_374       |    0    |    0    |    0    |    0    |
|          |         grp_fu_417         |    0    |    0    |    0    |    0    |
|          |        tmp_27_fu_425       |    0    |    0    |    0    |    0    |
|          |        tmp_29_fu_465       |    0    |    0    |    0    |    0    |
|          |     p_Result_14_fu_472     |    0    |    0    |    0    |    0    |
| bitselect|        tmp_31_fu_484       |    0    |    0    |    0    |    0    |
|          |        tmp_32_fu_507       |    0    |    0    |    0    |    0    |
|          |     p_Result_15_fu_527     |    0    |    0    |    0    |    0    |
|          |        tmp_34_fu_535       |    0    |    0    |    0    |    0    |
|          |         grp_fu_793         |    0    |    0    |    0    |    0    |
|          |     p_Result_16_fu_805     |    0    |    0    |    0    |    0    |
|          |     p_Result_18_fu_920     |    0    |    0    |    0    |    0    |
|          |        tmp_38_fu_962       |    0    |    0    |    0    |    0    |
|          |     p_Result_19_fu_969     |    0    |    0    |    0    |    0    |
|          |        tmp_40_fu_981       |    0    |    0    |    0    |    0    |
|          |       tmp_43_fu_1047       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     trunc_ln718_fu_248     |    0    |    0    |    0    |    0    |
|   trunc  |    trunc_ln718_2_fu_286    |    0    |    0    |    0    |    0    |
|          |     trunc_ln1192_fu_759    |    0    |    0    |    0    |    0    |
|          |    trunc_ln718_3_fu_912    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |    p_Result_s_15_fu_252    |    0    |    0    |    0    |    0    |
|          |      p_Result_5_fu_268     |    0    |    0    |    0    |    0    |
|          |      p_Result_7_fu_290     |    0    |    0    |    0    |    0    |
|          |      p_Result_8_fu_306     |    0    |    0    |    0    |    0    |
|partselect|         x2_V_fu_346        |    0    |    0    |    0    |    0    |
|          |         y2_V_fu_456        |    0    |    0    |    0    |    0    |
|          |      p_Result_9_fu_813     |    0    |    0    |    0    |    0    |
|          |        tmp_3_fu_933        |    0    |    0    |    0    |    0    |
|          |        tmp_4_fu_943        |    0    |    0    |    0    |    0    |
|          |       ytemp_V_fu_953       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln415_fu_387     |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln415_2_fu_497    |    0    |    0    |    0    |    0    |
|          |     zext_ln415_3_fu_994    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    20   | 32.6453 |   1482  |   1849  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| Range1_all_ones_3_reg_1322|    1   |
| Range1_all_ones_4_reg_1515|    1   |
|  Range1_all_ones_reg_1293 |    1   |
|Range1_all_zeros_2_reg_1315|    1   |
|Range1_all_zeros_3_reg_1509|    1   |
| Range1_all_zeros_reg_1310 |    1   |
| Range2_all_ones_2_reg_1287|    1   |
|  Range2_all_ones_reg_1256 |    1   |
|     and_ln38_reg_1412     |    1   |
|   and_ln786_10_reg_1526   |    1   |
|    and_ln786_7_reg_1367   |    1   |
|     and_ln786_reg_1350    |    1   |
|      carry_4_reg_1339     |    1   |
|      carry_6_reg_1362     |    1   |
|      carry_8_reg_1504     |    1   |
|    icmp_ln1497_reg_1398   |    1   |
|    icmp_ln1498_reg_1446   |    1   |
|     icmp_ln29_reg_1214    |    1   |
|       iter_0_reg_152      |   16   |
|     iter_2_ph_reg_164     |   16   |
|       iter_2_reg_177      |   16   |
|       iter_reg_1210       |   16   |
|   maxIter_read_reg_1193   |   16   |
|    overflow_4_reg_1434    |    1   |
|    p_Result_12_reg_1333   |    1   |
|    p_Result_13_reg_1277   |    1   |
|    p_Result_15_reg_1356   |    1   |
|    p_Result_18_reg_1476   |    1   |
|    p_Result_20_reg_1498   |    1   |
|    p_Result_5_reg_1388    |    4   |
|    p_Result_8_reg_1282    |    4   |
|    p_Result_s_reg_1246    |    1   |
|        r_4_reg_1298       |    1   |
|        r_5_reg_1305       |    1   |
|        r_6_reg_1470       |    1   |
|          reg_1231         |   81   |
|          reg_1240         |   41   |
|          reg_1451         |   81   |
|          reg_1520         |   40   |
|      rhs_V_2_reg_1176     |   42   |
|    sext_ln728_reg_1200    |   81   |
|        tmp_reg_1182       |    1   |
|   trunc_ln718_2_reg_1271  |   35   |
|    underflow_5_reg_1428   |    1   |
|        x_0_reg_140        |   40   |
|    x_in_V_read_reg_1205   |   40   |
|        y_0_reg_128        |   40   |
|        y_V_reg_1402       |   40   |
+---------------------------+--------+
|           Total           |   679  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|     y_0_reg_128    |  p0  |   2  |  40  |   80   ||    9    |
|     x_0_reg_140    |  p0  |   2  |  40  |   80   ||    9    |
|   iter_0_reg_152   |  p0  |   2  |  16  |   32   ||    9    |
| grp_pretest_fu_187 |  p1  |   2  |  40  |   80   ||    9    |
| grp_pretest_fu_187 |  p2  |   2  |  40  |   80   ||    9    |
|     grp_fu_224     |  p0  |   4  |  40  |   160  ||    21   |
|     grp_fu_224     |  p1  |   3  |  41  |   123  ||    15   |
|     grp_fu_744     |  p0  |   4  |  40  |   160  ||    21   |
|     grp_fu_744     |  p1  |   4  |  40  |   160  ||    21   |
|     grp_fu_779     |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_779     |  p1  |   2  |  40  |   80   ||    9    |
|     grp_fu_885     |  p0  |   3  |   1  |    3   ||    15   |
|     grp_fu_916     |  p0  |   3  |  81  |   243  ||    15   |
|     grp_fu_916     |  p1  |   3  |  76  |   228  ||    15   |
|     grp_fu_1080    |  p0  |   3  |   1  |    3   ||    15   |
|     grp_fu_1158    |  p0  |   2  |   1  |    2   ||    9    |
|      reg_1231      |  p0  |   7  |  81  |   567  ||    38   |
|      reg_1240      |  p0  |   6  |  41  |   246  ||    33   |
|      reg_1451      |  p0  |   5  |  81  |   405  ||    27   |
|      reg_1520      |  p0  |   2  |  40  |   80   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  2892  ||  34.29  ||   317   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |   32   |  1482  |  1849  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   34   |    -   |   317  |
|  Register |    -   |    -   |   679  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   66   |  2161  |  2166  |
+-----------+--------+--------+--------+--------+
