library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity counter is
    Port ( clk : in  STD_LOGIC;
           count : out  STD_LOGIC_VECTOR (3 downto 0));
end counter;

architecture Behavioral of counter is
signal s:std_logic_vector(3 downto 0):="0000";
signal s1:std_logic_vector(20 downto 0):=(others=>'0');
signal sclk:std_logic:='0';
begin
process(clk)
begin
if(clk'event and clk='1')then
s1<=s1+1;
end if;
end process;
sclk<=s1(20);

process(sclk)
begin
if(sclk'event and sclk='1')then
s<=s+1;
end if;
end process;
count<=s;  
end Behavioral;
