// Seed: 135199720
`default_nettype id_1
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  assign id_2 = id_1;
  always @(*) begin
    if (1) id_2 <= 1;
    else begin
      id_2 <= id_3;
      id_3 <= id_2;
    end
  end
endmodule
`timescale 1ps / 1ps
module module_1 (
    input logic id_2
    , id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    inout id_12
);
  logic id_13;
  assign id_13 = id_9;
endmodule
