/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for GPU_TRDC_MGR
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_GPU_TRDC_MGR.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for GPU_TRDC_MGR
 *
 * CMSIS Peripheral Access Layer for GPU_TRDC_MGR
 */

#if !defined(PERI_GPU_TRDC_MGR_H_)
#define PERI_GPU_TRDC_MGR_H_                     /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- GPU_TRDC_MGR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GPU_TRDC_MGR_Peripheral_Access_Layer GPU_TRDC_MGR Peripheral Access Layer
 * @{
 */

/** GPU_TRDC_MGR - Size of Registers Arrays */
#define GPU_TRDC_MGR_DERRLOC_COUNT                16u
#define GPU_TRDC_MGR_MBC_DERR_COUNT               1u
#define GPU_TRDC_MGR_MRC_DERR_COUNT               1u
#define GPU_TRDC_MGR_MBC_MEM_GLBCFG0_COUNT        4u
#define GPU_TRDC_MGR_MBC_MEMN_GLBAC0_COUNT        8u
#define GPU_TRDC_MGR_MRC0_GLBAC_COUNT             8u
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_COUNT          4u
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_COUNT         4u
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_COUNT         4u
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_COUNT         4u
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_COUNT         4u
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_COUNT         4u
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_COUNT         4u

/** GPU_TRDC_MGR - Register Layout Typedef */
typedef struct {
  __IO uint32_t TRDC_CR;                           /**< TRDC Register, offset: 0x0 */
       uint8_t RESERVED_0[236];
  __I  uint32_t TRDC_HWCFG0;                       /**< TRDC Hardware Configuration Register 0, offset: 0xF0 */
  __I  uint32_t TRDC_HWCFG1;                       /**< TRDC Hardware Configuration Register 1, offset: 0xF4 */
  __I  uint32_t TRDC_HWCFG2;                       /**< TRDC Hardware Configuration Register 2, offset: 0xF8 */
  __I  uint32_t TRDC_HWCFG3;                       /**< TRDC Hardware Configuration Register 3, offset: 0xFC */
  __I  uint8_t DACFG0;                             /**< Domain Assignment Configuration Register, offset: 0x100 */
  __I  uint8_t DACFG1;                             /**< Domain Assignment Configuration Register, offset: 0x101 */
       uint8_t RESERVED_1[190];
  __IO uint32_t TRDC_IDAU_CR;                      /**< TRDC IDAU Control Register, offset: 0x1C0 */
       uint8_t RESERVED_2[28];
  __IO uint32_t TRDC_FLW_CTL;                      /**< TRDC FLW Control, offset: 0x1E0 */
  __I  uint32_t TRDC_FLW_PBASE;                    /**< TRDC FLW Physical Base, offset: 0x1E4 */
  __IO uint32_t TRDC_FLW_ABASE;                    /**< TRDC FLW Array Base, offset: 0x1E8 */
  __IO uint32_t TRDC_FLW_BCNT;                     /**< TRDC FLW Block Count, offset: 0x1EC */
       uint8_t RESERVED_3[12];
  __IO uint32_t TRDC_FDID;                         /**< TRDC Fault Domain ID, offset: 0x1FC */
  __I  uint32_t TRDC_DERRLOC[GPU_TRDC_MGR_DERRLOC_COUNT]; /**< TRDC Domain Error Location Register, array offset: 0x200, array step: 0x4 */
       uint8_t RESERVED_4[448];
  struct {                                         /* offset: 0x400, array step: 0x10 */
    __I  uint32_t W0;                                /**< MBC Domain Error Word0 Register, array offset: 0x400, array step: 0x10 */
    __I  uint32_t W1;                                /**< MBC Domain Error Word1 Register, array offset: 0x404, array step: 0x10 */
         uint8_t RESERVED_0[4];
    __IO uint32_t W3;                                /**< MBC Domain Error Word3 Register, array offset: 0x40C, array step: 0x10 */
  } MBC_DERR[GPU_TRDC_MGR_MBC_DERR_COUNT];
       uint8_t RESERVED_5[112];
  struct {                                         /* offset: 0x480, array step: 0x10 */
    __I  uint32_t W0;                                /**< MRC Domain Error Word0 Register, array offset: 0x480, array step: 0x10 */
    __I  uint32_t W1;                                /**< MRC Domain Error Word1 Register, array offset: 0x484, array step: 0x10 */
         uint8_t RESERVED_0[4];
    __IO uint32_t W3;                                /**< MRC Domain Error Word3 Register, array offset: 0x48C, array step: 0x10 */
  } MRC_DERR[GPU_TRDC_MGR_MRC_DERR_COUNT];
       uint8_t RESERVED_6[880];
  __IO uint32_t MDA_W0_0_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x800 */
       uint8_t RESERVED_7[28];
  __IO uint32_t MDA_W0_1_DFMT1;                    /**< DAC Master Domain Assignment Register, offset: 0x820 */
       uint8_t RESERVED_8[63452];
  __I  uint32_t MBC0_MEM_GLBCFG[GPU_TRDC_MGR_MBC_MEM_GLBCFG0_COUNT]; /**< MBC Global Configuration Register, array offset: 0x10000, array step: 0x4 */
  __IO uint32_t MBC0_NSE_BLK_INDEX;                /**< MBC NonSecure Enable Block Index, offset: 0x10010 */
  __IO uint32_t MBC0_NSE_BLK_SET;                  /**< MBC NonSecure Enable Block Set, offset: 0x10014 */
  __IO uint32_t MBC0_NSE_BLK_CLR;                  /**< MBC NonSecure Enable Block Clear, offset: 0x10018 */
  __IO uint32_t MBC0_NSE_BLK_CLR_ALL;              /**< MBC NonSecure Enable Block Clear All, offset: 0x1001C */
  __IO uint32_t MBC0_MEMN_GLBAC[GPU_TRDC_MGR_MBC_MEMN_GLBAC0_COUNT]; /**< MBC Global Access Control, array offset: 0x10020, array step: 0x4 */
  __IO uint32_t MBC0_DOM0_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10040 */
       uint8_t RESERVED_9[252];
  __IO uint32_t MBC0_DOM0_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10140 */
       uint8_t RESERVED_10[252];
  __IO uint32_t MBC0_DOM1_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10240 */
       uint8_t RESERVED_11[252];
  __IO uint32_t MBC0_DOM1_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10340 */
       uint8_t RESERVED_12[252];
  __IO uint32_t MBC0_DOM2_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10440 */
       uint8_t RESERVED_13[252];
  __IO uint32_t MBC0_DOM2_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10540 */
       uint8_t RESERVED_14[252];
  __IO uint32_t MBC0_DOM3_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10640 */
       uint8_t RESERVED_15[252];
  __IO uint32_t MBC0_DOM3_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10740 */
       uint8_t RESERVED_16[252];
  __IO uint32_t MBC0_DOM4_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10840 */
       uint8_t RESERVED_17[252];
  __IO uint32_t MBC0_DOM4_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10940 */
       uint8_t RESERVED_18[252];
  __IO uint32_t MBC0_DOM5_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10A40 */
       uint8_t RESERVED_19[252];
  __IO uint32_t MBC0_DOM5_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10B40 */
       uint8_t RESERVED_20[252];
  __IO uint32_t MBC0_DOM6_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10C40 */
       uint8_t RESERVED_21[252];
  __IO uint32_t MBC0_DOM6_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10D40 */
       uint8_t RESERVED_22[252];
  __IO uint32_t MBC0_DOM7_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x10E40 */
       uint8_t RESERVED_23[252];
  __IO uint32_t MBC0_DOM7_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x10F40 */
       uint8_t RESERVED_24[252];
  __IO uint32_t MBC0_DOM8_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x11040 */
       uint8_t RESERVED_25[252];
  __IO uint32_t MBC0_DOM8_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x11140 */
       uint8_t RESERVED_26[252];
  __IO uint32_t MBC0_DOM9_MEM0_BLK_CFG_W0;         /**< MBC Memory Block Configuration Word, offset: 0x11240 */
       uint8_t RESERVED_27[252];
  __IO uint32_t MBC0_DOM9_MEM0_BLK_NSE_W0;         /**< MBC Memory Block NonSecure Enable Word, offset: 0x11340 */
       uint8_t RESERVED_28[252];
  __IO uint32_t MBC0_DOM10_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11440 */
       uint8_t RESERVED_29[252];
  __IO uint32_t MBC0_DOM10_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11540 */
       uint8_t RESERVED_30[252];
  __IO uint32_t MBC0_DOM11_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11640 */
       uint8_t RESERVED_31[252];
  __IO uint32_t MBC0_DOM11_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11740 */
       uint8_t RESERVED_32[252];
  __IO uint32_t MBC0_DOM12_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11840 */
       uint8_t RESERVED_33[252];
  __IO uint32_t MBC0_DOM12_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11940 */
       uint8_t RESERVED_34[252];
  __IO uint32_t MBC0_DOM13_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11A40 */
       uint8_t RESERVED_35[252];
  __IO uint32_t MBC0_DOM13_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11B40 */
       uint8_t RESERVED_36[252];
  __IO uint32_t MBC0_DOM14_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11C40 */
       uint8_t RESERVED_37[252];
  __IO uint32_t MBC0_DOM14_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11D40 */
       uint8_t RESERVED_38[252];
  __IO uint32_t MBC0_DOM15_MEM0_BLK_CFG_W0;        /**< MBC Memory Block Configuration Word, offset: 0x11E40 */
       uint8_t RESERVED_39[252];
  __IO uint32_t MBC0_DOM15_MEM0_BLK_NSE_W0;        /**< MBC Memory Block NonSecure Enable Word, offset: 0x11F40 */
       uint8_t RESERVED_40[188];
  __I  uint32_t MRC0_GLBCFG;                       /**< MRC Global Configuration Register, offset: 0x12000 */
       uint8_t RESERVED_41[12];
  __IO uint32_t MRC0_NSE_RGN_INDIRECT;             /**< MRC NonSecure Enable Region Indirect, offset: 0x12010 */
  __IO uint32_t MRC0_NSE_RGN_SET;                  /**< MRC NonSecure Enable Region Set, offset: 0x12014 */
  __IO uint32_t MRC0_NSE_RGN_CLR;                  /**< MRC NonSecure Enable Region Clear, offset: 0x12018 */
  __IO uint32_t MRC0_NSE_RGN_CLR_ALL;              /**< MRC NonSecure Enable Region Clear All, offset: 0x1201C */
  __IO uint32_t MRC0_GLBAC[GPU_TRDC_MGR_MRC0_GLBAC_COUNT]; /**< MRC Global Access Control, array offset: 0x12020, array step: 0x4 */
  struct {                                         /* offset: 0x12040, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12040, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12044, array step: 0x8 */
  } MRC0_DOM0_RGD[GPU_TRDC_MGR_MRC0_DOM0_RGD_COUNT];
       uint8_t RESERVED_42[96];
  __IO uint32_t MRC0_DOM0_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x120C0 */
       uint8_t RESERVED_43[124];
  struct {                                         /* offset: 0x12140, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12140, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12144, array step: 0x8 */
  } MRC0_DOM1_RGD[GPU_TRDC_MGR_MRC0_DOM1_RGD_COUNT];
       uint8_t RESERVED_44[96];
  __IO uint32_t MRC0_DOM1_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x121C0 */
       uint8_t RESERVED_45[124];
  struct {                                         /* offset: 0x12240, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12240, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12244, array step: 0x8 */
  } MRC0_DOM2_RGD[GPU_TRDC_MGR_MRC0_DOM2_RGD_COUNT];
       uint8_t RESERVED_46[96];
  __IO uint32_t MRC0_DOM2_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x122C0 */
       uint8_t RESERVED_47[124];
  struct {                                         /* offset: 0x12340, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12340, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12344, array step: 0x8 */
  } MRC0_DOM3_RGD[GPU_TRDC_MGR_MRC0_DOM3_RGD_COUNT];
       uint8_t RESERVED_48[96];
  __IO uint32_t MRC0_DOM3_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x123C0 */
       uint8_t RESERVED_49[124];
  struct {                                         /* offset: 0x12440, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12440, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12444, array step: 0x8 */
  } MRC0_DOM4_RGD[GPU_TRDC_MGR_MRC0_DOM4_RGD_COUNT];
       uint8_t RESERVED_50[96];
  __IO uint32_t MRC0_DOM4_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x124C0 */
       uint8_t RESERVED_51[124];
  struct {                                         /* offset: 0x12540, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12540, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12544, array step: 0x8 */
  } MRC0_DOM5_RGD[GPU_TRDC_MGR_MRC0_DOM5_RGD_COUNT];
       uint8_t RESERVED_52[96];
  __IO uint32_t MRC0_DOM5_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x125C0 */
       uint8_t RESERVED_53[124];
  struct {                                         /* offset: 0x12640, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12640, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12644, array step: 0x8 */
  } MRC0_DOM6_RGD[GPU_TRDC_MGR_MRC0_DOM6_RGD_COUNT];
       uint8_t RESERVED_54[96];
  __IO uint32_t MRC0_DOM6_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x126C0 */
       uint8_t RESERVED_55[124];
  struct {                                         /* offset: 0x12740, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12740, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12744, array step: 0x8 */
  } MRC0_DOM7_RGD[GPU_TRDC_MGR_MRC0_DOM7_RGD_COUNT];
       uint8_t RESERVED_56[96];
  __IO uint32_t MRC0_DOM7_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x127C0 */
       uint8_t RESERVED_57[124];
  struct {                                         /* offset: 0x12840, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12840, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12844, array step: 0x8 */
  } MRC0_DOM8_RGD[GPU_TRDC_MGR_MRC0_DOM8_RGD_COUNT];
       uint8_t RESERVED_58[96];
  __IO uint32_t MRC0_DOM8_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x128C0 */
       uint8_t RESERVED_59[124];
  struct {                                         /* offset: 0x12940, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12940, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12944, array step: 0x8 */
  } MRC0_DOM9_RGD[GPU_TRDC_MGR_MRC0_DOM9_RGD_COUNT];
       uint8_t RESERVED_60[96];
  __IO uint32_t MRC0_DOM9_RGD_NSE;                 /**< MRC Region Descriptor NonSecure Enable, offset: 0x129C0 */
       uint8_t RESERVED_61[124];
  struct {                                         /* offset: 0x12A40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12A40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12A44, array step: 0x8 */
  } MRC0_DOM10_RGD[GPU_TRDC_MGR_MRC0_DOM10_RGD_COUNT];
       uint8_t RESERVED_62[96];
  __IO uint32_t MRC0_DOM10_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x12AC0 */
       uint8_t RESERVED_63[124];
  struct {                                         /* offset: 0x12B40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12B40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12B44, array step: 0x8 */
  } MRC0_DOM11_RGD[GPU_TRDC_MGR_MRC0_DOM11_RGD_COUNT];
       uint8_t RESERVED_64[96];
  __IO uint32_t MRC0_DOM11_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x12BC0 */
       uint8_t RESERVED_65[124];
  struct {                                         /* offset: 0x12C40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12C40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12C44, array step: 0x8 */
  } MRC0_DOM12_RGD[GPU_TRDC_MGR_MRC0_DOM12_RGD_COUNT];
       uint8_t RESERVED_66[96];
  __IO uint32_t MRC0_DOM12_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x12CC0 */
       uint8_t RESERVED_67[124];
  struct {                                         /* offset: 0x12D40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12D40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12D44, array step: 0x8 */
  } MRC0_DOM13_RGD[GPU_TRDC_MGR_MRC0_DOM13_RGD_COUNT];
       uint8_t RESERVED_68[96];
  __IO uint32_t MRC0_DOM13_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x12DC0 */
       uint8_t RESERVED_69[124];
  struct {                                         /* offset: 0x12E40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12E40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12E44, array step: 0x8 */
  } MRC0_DOM14_RGD[GPU_TRDC_MGR_MRC0_DOM14_RGD_COUNT];
       uint8_t RESERVED_70[96];
  __IO uint32_t MRC0_DOM14_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x12EC0 */
       uint8_t RESERVED_71[124];
  struct {                                         /* offset: 0x12F40, array step: 0x8 */
    __IO uint32_t W0;                                /**< MRC Region Descriptor Word 0, array offset: 0x12F40, array step: 0x8 */
    __IO uint32_t W1;                                /**< MRC Region Descriptor Word 1, array offset: 0x12F44, array step: 0x8 */
  } MRC0_DOM15_RGD[GPU_TRDC_MGR_MRC0_DOM15_RGD_COUNT];
       uint8_t RESERVED_72[96];
  __IO uint32_t MRC0_DOM15_RGD_NSE;                /**< MRC Region Descriptor NonSecure Enable, offset: 0x12FC0 */
} GPU_TRDC_MGR_Type;

/* ----------------------------------------------------------------------------
   -- GPU_TRDC_MGR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup GPU_TRDC_MGR_Register_Masks GPU_TRDC_MGR Register Masks
 * @{
 */

/*! @name TRDC_CR - TRDC Register */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_CR_GVLDM_MASK          (0x1U)
#define GPU_TRDC_MGR_TRDC_CR_GVLDM_SHIFT         (0U)
/*! GVLDM - Global Valid for Domain Assignment Controllers
 *  0b0..TRDC DACs are disabled.
 *  0b1..TRDC DACs are enabled.
 */
#define GPU_TRDC_MGR_TRDC_CR_GVLDM(x)            (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_CR_GVLDM_SHIFT)) & GPU_TRDC_MGR_TRDC_CR_GVLDM_MASK)

#define GPU_TRDC_MGR_TRDC_CR_HRL_MASK            (0x1EU)
#define GPU_TRDC_MGR_TRDC_CR_HRL_SHIFT           (1U)
/*! HRL - Hardware Revision Level */
#define GPU_TRDC_MGR_TRDC_CR_HRL(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_CR_HRL_SHIFT)) & GPU_TRDC_MGR_TRDC_CR_HRL_MASK)

#define GPU_TRDC_MGR_TRDC_CR_GVLDB_MASK          (0x4000U)
#define GPU_TRDC_MGR_TRDC_CR_GVLDB_SHIFT         (14U)
/*! GVLDB - Global Valid for Memory Block Checkers
 *  0b0..TRDC MBCs are disabled.
 *  0b1..TRDC MBCs are enabled.
 */
#define GPU_TRDC_MGR_TRDC_CR_GVLDB(x)            (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_CR_GVLDB_SHIFT)) & GPU_TRDC_MGR_TRDC_CR_GVLDB_MASK)

#define GPU_TRDC_MGR_TRDC_CR_GVLDR_MASK          (0x8000U)
#define GPU_TRDC_MGR_TRDC_CR_GVLDR_SHIFT         (15U)
/*! GVLDR - Global Valid for Memory Region Checkers
 *  0b0..TRDC MRCs are disabled.
 *  0b1..TRDC MRCs are enabled.
 */
#define GPU_TRDC_MGR_TRDC_CR_GVLDR(x)            (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_CR_GVLDR_SHIFT)) & GPU_TRDC_MGR_TRDC_CR_GVLDR_MASK)

#define GPU_TRDC_MGR_TRDC_CR_LK1_MASK            (0x40000000U)
#define GPU_TRDC_MGR_TRDC_CR_LK1_SHIFT           (30U)
/*! LK1 - Lock Status
 *  0b0..The CR can be written by any secure privileged write.
 *  0b1..The CR is locked (read-only) until the next reset.
 */
#define GPU_TRDC_MGR_TRDC_CR_LK1(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_CR_LK1_SHIFT)) & GPU_TRDC_MGR_TRDC_CR_LK1_MASK)
/*! @} */

/*! @name TRDC_HWCFG0 - TRDC Hardware Configuration Register 0 */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_HWCFG0_NDID_MASK       (0x1FU)
#define GPU_TRDC_MGR_TRDC_HWCFG0_NDID_SHIFT      (0U)
/*! NDID - Number of domains */
#define GPU_TRDC_MGR_TRDC_HWCFG0_NDID(x)         (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_HWCFG0_NDID_SHIFT)) & GPU_TRDC_MGR_TRDC_HWCFG0_NDID_MASK)

#define GPU_TRDC_MGR_TRDC_HWCFG0_NMSTR_MASK      (0xFF00U)
#define GPU_TRDC_MGR_TRDC_HWCFG0_NMSTR_SHIFT     (8U)
/*! NMSTR - Number of bus masters */
#define GPU_TRDC_MGR_TRDC_HWCFG0_NMSTR(x)        (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_HWCFG0_NMSTR_SHIFT)) & GPU_TRDC_MGR_TRDC_HWCFG0_NMSTR_MASK)

#define GPU_TRDC_MGR_TRDC_HWCFG0_NMBC_MASK       (0xF0000U)
#define GPU_TRDC_MGR_TRDC_HWCFG0_NMBC_SHIFT      (16U)
/*! NMBC - Number of MBCs */
#define GPU_TRDC_MGR_TRDC_HWCFG0_NMBC(x)         (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_HWCFG0_NMBC_SHIFT)) & GPU_TRDC_MGR_TRDC_HWCFG0_NMBC_MASK)

#define GPU_TRDC_MGR_TRDC_HWCFG0_NMRC_MASK       (0x1F000000U)
#define GPU_TRDC_MGR_TRDC_HWCFG0_NMRC_SHIFT      (24U)
/*! NMRC - Number of MRCs */
#define GPU_TRDC_MGR_TRDC_HWCFG0_NMRC(x)         (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_HWCFG0_NMRC_SHIFT)) & GPU_TRDC_MGR_TRDC_HWCFG0_NMRC_MASK)

#define GPU_TRDC_MGR_TRDC_HWCFG0_MID_MASK        (0xE0000000U)
#define GPU_TRDC_MGR_TRDC_HWCFG0_MID_SHIFT       (29U)
/*! MID - Module ID */
#define GPU_TRDC_MGR_TRDC_HWCFG0_MID(x)          (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_HWCFG0_MID_SHIFT)) & GPU_TRDC_MGR_TRDC_HWCFG0_MID_MASK)
/*! @} */

/*! @name TRDC_HWCFG1 - TRDC Hardware Configuration Register 1 */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_HWCFG1_DID_MASK        (0xFU)
#define GPU_TRDC_MGR_TRDC_HWCFG1_DID_SHIFT       (0U)
/*! DID - Domain identifier number */
#define GPU_TRDC_MGR_TRDC_HWCFG1_DID(x)          (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_HWCFG1_DID_SHIFT)) & GPU_TRDC_MGR_TRDC_HWCFG1_DID_MASK)
/*! @} */

/*! @name TRDC_HWCFG2 - TRDC Hardware Configuration Register 2 */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_HWCFG2_PIDPn_MASK      (0xFFFFFFFFU)
#define GPU_TRDC_MGR_TRDC_HWCFG2_PIDPn_SHIFT     (0U)
/*! PIDPn - Process identifier present */
#define GPU_TRDC_MGR_TRDC_HWCFG2_PIDPn(x)        (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_HWCFG2_PIDPn_SHIFT)) & GPU_TRDC_MGR_TRDC_HWCFG2_PIDPn_MASK)
/*! @} */

/*! @name TRDC_HWCFG3 - TRDC Hardware Configuration Register 3 */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_HWCFG3_PIDPn_MASK      (0xFFFFFFFFU)
#define GPU_TRDC_MGR_TRDC_HWCFG3_PIDPn_SHIFT     (0U)
/*! PIDPn - Process identifier present */
#define GPU_TRDC_MGR_TRDC_HWCFG3_PIDPn(x)        (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_HWCFG3_PIDPn_SHIFT)) & GPU_TRDC_MGR_TRDC_HWCFG3_PIDPn_MASK)
/*! @} */

/*! @name DACFG0 - Domain Assignment Configuration Register */
/*! @{ */

#define GPU_TRDC_MGR_DACFG0_NMDAR_MASK           (0xFU)
#define GPU_TRDC_MGR_DACFG0_NMDAR_SHIFT          (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define GPU_TRDC_MGR_DACFG0_NMDAR(x)             (((uint8_t)(((uint8_t)(x)) << GPU_TRDC_MGR_DACFG0_NMDAR_SHIFT)) & GPU_TRDC_MGR_DACFG0_NMDAR_MASK)

#define GPU_TRDC_MGR_DACFG0_NCM_MASK             (0x80U)
#define GPU_TRDC_MGR_DACFG0_NCM_SHIFT            (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define GPU_TRDC_MGR_DACFG0_NCM(x)               (((uint8_t)(((uint8_t)(x)) << GPU_TRDC_MGR_DACFG0_NCM_SHIFT)) & GPU_TRDC_MGR_DACFG0_NCM_MASK)
/*! @} */

/*! @name DACFG1 - Domain Assignment Configuration Register */
/*! @{ */

#define GPU_TRDC_MGR_DACFG1_NMDAR_MASK           (0xFU)
#define GPU_TRDC_MGR_DACFG1_NMDAR_SHIFT          (0U)
/*! NMDAR - Number of master domain assignment registers for bus master m */
#define GPU_TRDC_MGR_DACFG1_NMDAR(x)             (((uint8_t)(((uint8_t)(x)) << GPU_TRDC_MGR_DACFG1_NMDAR_SHIFT)) & GPU_TRDC_MGR_DACFG1_NMDAR_MASK)

#define GPU_TRDC_MGR_DACFG1_NCM_MASK             (0x80U)
#define GPU_TRDC_MGR_DACFG1_NCM_SHIFT            (7U)
/*! NCM - Non-CPU Master
 *  0b0..Bus master is a processor.
 *  0b1..Bus master is a non-processor.
 */
#define GPU_TRDC_MGR_DACFG1_NCM(x)               (((uint8_t)(((uint8_t)(x)) << GPU_TRDC_MGR_DACFG1_NCM_SHIFT)) & GPU_TRDC_MGR_DACFG1_NCM_MASK)
/*! @} */

/*! @name TRDC_IDAU_CR - TRDC IDAU Control Register */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_IDAU_CR_VLD_MASK       (0x1U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_VLD_SHIFT      (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_VLD(x)         (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_VLD_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_VLD_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT_MASK (0x8U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT_SHIFT (3U)
/*! CFGSECEXT - Configure Security Extension
 *  0b0..Armv8M Security Extension is disabled
 *  0b1..Armv8-M Security Extension is enabled
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_CFGSECEXT_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS_MASK   (0x10U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS_SHIFT  (4U)
/*! MPUSDIS - Secure Memory Protection Unit Disabled
 *  0b0..Secure MPU is enabled
 *  0b1..Secure MPU is disabled
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS(x)     (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_MPUSDIS_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS_MASK  (0x20U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS_SHIFT (5U)
/*! MPUNSDIS - NonSecure Memory Protection Unit Disabled
 *  0b0..Nonsecure MPU is enabled
 *  0b1..Nonsecure MPU is disabled
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS(x)    (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_MPUNSDIS_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_SAUDIS_MASK    (0x40U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_SAUDIS_SHIFT   (6U)
/*! SAUDIS - Security Attribution Unit Disable
 *  0b0..SAU is enabled
 *  0b1..SAU is disabled
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_SAUDIS(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_SAUDIS_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_SAUDIS_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR_MASK (0x100U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR_SHIFT (8U)
/*! LKSVTAIRCR - Lock Secure VTOR, Application interrupt and Reset Control Registers
 *  0b0..Unlock these registers
 *  0b1..Disable writes to the VTOR_S, AIRCR[PRIS], and AIRCR[BFHFNMINS] registers
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_LKSVTAIRCR_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR_MASK  (0x200U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR_SHIFT (9U)
/*! LKNSVTOR - Lock Nonsecure Vector Table Offset Register
 *  0b0..Unlock this register
 *  0b1..Disable writes to the VTOR_NS register
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR(x)    (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSVTOR_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSMPU_MASK    (0x400U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSMPU_SHIFT   (10U)
/*! LKSMPU - Lock Secure MPU
 *  0b0..Unlock these registers
 *  0b1..Disable writes to the MPU_CTRL, MPU_RNR, MPU_RBAR, MPU_RLAR, MPU_RBAR_An and MPU_RLAR_An from software or
 *       from a debug agent connected to the processor in Secure state
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSMPU(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_LKSMPU_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_LKSMPU_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU_MASK   (0x800U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU_SHIFT  (11U)
/*! LKNSMPU - Lock Nonsecure MPU
 *  0b0..Unlock these registers
 *  0b1..Disable writes to the MPU_CTRL_NS, MPU_RNR_NS, MPU_RBAR_NS, MPU_RLAR_NS, MPU_RBAR_A_NSn and
 *       MPU_RLAR_A_NSn from software or from a debug agent connected to the processor
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU(x)     (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_LKNSMPU_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSAU_MASK     (0x1000U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSAU_SHIFT    (12U)
/*! LKSAU - Lock SAU
 *  0b0..Unlock these registers
 *  0b1..Disable writes to the SAU_CTRL, SAU_RNR, SAU_RBAR and SAU_RLAR registers from software or from a debug agent connected to the processor
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_LKSAU(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_LKSAU_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_LKSAU_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_SME_MASK       (0x70000U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_SME_SHIFT      (16U)
/*! SME - SubMode Enable
 *  0b000..nonsecure[6,8,A,C], secure[7,9,B,D] - submodes disabled
 *  0b001..nonsecure[6-7,A,C], secure[8-9,B,D]
 *  0b010..nonsecure[6,8,A-B], secure[7,9,C-D]
 *  0b011..nonsecure[6-9], secure[A-D]
 *  0b100..nonsecure[6-9], secure[A-D]
 *  0b101..nonsecure[6-9], secure[A-D]
 *  0b110..nonsecure[6-9], secure[A-D]
 *  0b111..nonsecure[6-9], secure[A-D]
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_SME(x)         (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_SME_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_SME_MASK)

#define GPU_TRDC_MGR_TRDC_IDAU_CR_PCURRNS_MASK   (0x80000000U)
#define GPU_TRDC_MGR_TRDC_IDAU_CR_PCURRNS_SHIFT  (31U)
/*! PCURRNS - Processor current security
 *  0b0..Processor is in Secure state
 *  0b1..Processor is in Nonsecure state
 */
#define GPU_TRDC_MGR_TRDC_IDAU_CR_PCURRNS(x)     (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_IDAU_CR_PCURRNS_SHIFT)) & GPU_TRDC_MGR_TRDC_IDAU_CR_PCURRNS_MASK)
/*! @} */

/*! @name TRDC_FLW_CTL - TRDC FLW Control */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_FLW_CTL_LK_MASK        (0x40000000U)
#define GPU_TRDC_MGR_TRDC_FLW_CTL_LK_SHIFT       (30U)
/*! LK - Lock bit
 *  0b0..FLW registers may be modified.
 *  0b1..FLW registers are locked until the next reset.
 */
#define GPU_TRDC_MGR_TRDC_FLW_CTL_LK(x)          (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_FLW_CTL_LK_SHIFT)) & GPU_TRDC_MGR_TRDC_FLW_CTL_LK_MASK)

#define GPU_TRDC_MGR_TRDC_FLW_CTL_V_MASK         (0x80000000U)
#define GPU_TRDC_MGR_TRDC_FLW_CTL_V_SHIFT        (31U)
/*! V - Valid bit
 *  0b0..FLW function is disabled.
 *  0b1..FLW function is enabled.
 */
#define GPU_TRDC_MGR_TRDC_FLW_CTL_V(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_FLW_CTL_V_SHIFT)) & GPU_TRDC_MGR_TRDC_FLW_CTL_V_MASK)
/*! @} */

/*! @name TRDC_FLW_PBASE - TRDC FLW Physical Base */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_FLW_PBASE_PBASE_MASK   (0xFFFFFFFFU)
#define GPU_TRDC_MGR_TRDC_FLW_PBASE_PBASE_SHIFT  (0U)
/*! PBASE - Physical base address */
#define GPU_TRDC_MGR_TRDC_FLW_PBASE_PBASE(x)     (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_FLW_PBASE_PBASE_SHIFT)) & GPU_TRDC_MGR_TRDC_FLW_PBASE_PBASE_MASK)
/*! @} */

/*! @name TRDC_FLW_ABASE - TRDC FLW Array Base */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L_MASK (0x3F8000U)
#define GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L_SHIFT (15U)
/*! ABASE_L - Array base address low */
#define GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L_SHIFT)) & GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_L_MASK)

#define GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H_MASK (0xFFC00000U)
#define GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H_SHIFT (22U)
/*! ABASE_H - Array base address high */
#define GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H_SHIFT)) & GPU_TRDC_MGR_TRDC_FLW_ABASE_ABASE_H_MASK)
/*! @} */

/*! @name TRDC_FLW_BCNT - TRDC FLW Block Count */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_FLW_BCNT_BCNT_MASK     (0x7FFFU)
#define GPU_TRDC_MGR_TRDC_FLW_BCNT_BCNT_SHIFT    (0U)
/*! BCNT - Block Count */
#define GPU_TRDC_MGR_TRDC_FLW_BCNT_BCNT(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_FLW_BCNT_BCNT_SHIFT)) & GPU_TRDC_MGR_TRDC_FLW_BCNT_BCNT_MASK)
/*! @} */

/*! @name TRDC_FDID - TRDC Fault Domain ID */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_FDID_FDID_MASK         (0xFU)
#define GPU_TRDC_MGR_TRDC_FDID_FDID_SHIFT        (0U)
/*! FDID - Domain ID of Faulted Access */
#define GPU_TRDC_MGR_TRDC_FDID_FDID(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_FDID_FDID_SHIFT)) & GPU_TRDC_MGR_TRDC_FDID_FDID_MASK)
/*! @} */

/*! @name TRDC_DERRLOC - TRDC Domain Error Location Register */
/*! @{ */

#define GPU_TRDC_MGR_TRDC_DERRLOC_MBCINST_MASK   (0xFFU)
#define GPU_TRDC_MGR_TRDC_DERRLOC_MBCINST_SHIFT  (0U)
/*! MBCINST - MBC instance */
#define GPU_TRDC_MGR_TRDC_DERRLOC_MBCINST(x)     (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_DERRLOC_MBCINST_SHIFT)) & GPU_TRDC_MGR_TRDC_DERRLOC_MBCINST_MASK)

#define GPU_TRDC_MGR_TRDC_DERRLOC_MRCINST_MASK   (0xFFFF0000U)
#define GPU_TRDC_MGR_TRDC_DERRLOC_MRCINST_SHIFT  (16U)
/*! MRCINST - MRC instance */
#define GPU_TRDC_MGR_TRDC_DERRLOC_MRCINST(x)     (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_TRDC_DERRLOC_MRCINST_SHIFT)) & GPU_TRDC_MGR_TRDC_DERRLOC_MRCINST_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_TRDC_DERRLOC */
#define GPU_TRDC_MGR_TRDC_DERRLOC_COUNT          (16U)

/*! @name W0 - MBC Domain Error Word0 Register */
/*! @{ */

#define GPU_TRDC_MGR_W0_EADDR_MASK               (0xFFFFFFFFU)
#define GPU_TRDC_MGR_W0_EADDR_SHIFT              (0U)
/*! EADDR - Error address */
#define GPU_TRDC_MGR_W0_EADDR(x)                 (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_EADDR_SHIFT)) & GPU_TRDC_MGR_W0_EADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_W0_COUNT                    (1U)

/*! @name W1 - MBC Domain Error Word1 Register */
/*! @{ */

#define GPU_TRDC_MGR_W1_EDID_MASK                (0xFU)
#define GPU_TRDC_MGR_W1_EDID_SHIFT               (0U)
/*! EDID - Error domain identifier */
#define GPU_TRDC_MGR_W1_EDID(x)                  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_EDID_SHIFT)) & GPU_TRDC_MGR_W1_EDID_MASK)

#define GPU_TRDC_MGR_W1_EATR_MASK                (0x700U)
#define GPU_TRDC_MGR_W1_EATR_SHIFT               (8U)
/*! EATR - Error attributes
 *  0b000..Secure user mode, instruction fetch access.
 *  0b001..Secure user mode, data access.
 *  0b010..Secure privileged mode, instruction fetch access.
 *  0b011..Secure privileged mode, data access.
 *  0b100..Nonsecure user mode, instruction fetch access.
 *  0b101..Nonsecure user mode, data access.
 *  0b110..Nonsecure privileged mode, instruction fetch access.
 *  0b111..Nonsecure privileged mode, data access.
 */
#define GPU_TRDC_MGR_W1_EATR(x)                  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_EATR_SHIFT)) & GPU_TRDC_MGR_W1_EATR_MASK)

#define GPU_TRDC_MGR_W1_ERW_MASK                 (0x800U)
#define GPU_TRDC_MGR_W1_ERW_SHIFT                (11U)
/*! ERW - Error read/write
 *  0b0..Read access
 *  0b1..Write access
 */
#define GPU_TRDC_MGR_W1_ERW(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_ERW_SHIFT)) & GPU_TRDC_MGR_W1_ERW_MASK)

#define GPU_TRDC_MGR_W1_EPORT_MASK               (0x7000000U)
#define GPU_TRDC_MGR_W1_EPORT_SHIFT              (24U)
/*! EPORT - Error port
 *  0b000..mbcxslv0
 *  0b001..mbcxslv1
 *  0b010..mbcxslv2
 *  0b011..mbcxslv3
 */
#define GPU_TRDC_MGR_W1_EPORT(x)                 (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_EPORT_SHIFT)) & GPU_TRDC_MGR_W1_EPORT_MASK)

#define GPU_TRDC_MGR_W1_EST_MASK                 (0xC0000000U)
#define GPU_TRDC_MGR_W1_EST_SHIFT                (30U)
/*! EST - Error state
 *  0b00..No access violation has been detected.
 *  0b01..No access violation has been detected.
 *  0b10..A single access violation has been detected.
 *  0b11..Multiple access violations for this domain have been detected by this submodule instance. Only the
 *        address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i.
 */
#define GPU_TRDC_MGR_W1_EST(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_EST_SHIFT)) & GPU_TRDC_MGR_W1_EST_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_W1_COUNT                    (1U)

/*! @name W3 - MBC Domain Error Word3 Register */
/*! @{ */

#define GPU_TRDC_MGR_W3_RECR_MASK                (0xC0000000U)
#define GPU_TRDC_MGR_W3_RECR_SHIFT               (30U)
/*! RECR - Rearm Error Capture Registers */
#define GPU_TRDC_MGR_W3_RECR(x)                  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W3_RECR_SHIFT)) & GPU_TRDC_MGR_W3_RECR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W3 */
#define GPU_TRDC_MGR_W3_COUNT                    (1U)

/*! @name W0 - MRC Domain Error Word0 Register */
/*! @{ */

#define GPU_TRDC_MGR_W0_EADDR_MASK               (0xFFFFFFFFU)
#define GPU_TRDC_MGR_W0_EADDR_SHIFT              (0U)
/*! EADDR - Error address */
#define GPU_TRDC_MGR_W0_EADDR(x)                 (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_EADDR_SHIFT)) & GPU_TRDC_MGR_W0_EADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC_DERR_W0_COUNT           (1U)

/*! @name W1 - MRC Domain Error Word1 Register */
/*! @{ */

#define GPU_TRDC_MGR_W1_EDID_MASK                (0xFU)
#define GPU_TRDC_MGR_W1_EDID_SHIFT               (0U)
/*! EDID - Error domain identifier */
#define GPU_TRDC_MGR_W1_EDID(x)                  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_EDID_SHIFT)) & GPU_TRDC_MGR_W1_EDID_MASK)

#define GPU_TRDC_MGR_W1_EATR_MASK                (0x700U)
#define GPU_TRDC_MGR_W1_EATR_SHIFT               (8U)
/*! EATR - Error attributes
 *  0b000..Secure user mode, instruction fetch access.
 *  0b001..Secure user mode, data access.
 *  0b010..Secure privileged mode, instruction fetch access.
 *  0b011..Secure privileged mode, data access.
 *  0b100..Nonsecure user mode, instruction fetch access.
 *  0b101..Nonsecure user mode, data access.
 *  0b110..Nonsecure privileged mode, instruction fetch access.
 *  0b111..Nonsecure privileged mode, data access.
 */
#define GPU_TRDC_MGR_W1_EATR(x)                  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_EATR_SHIFT)) & GPU_TRDC_MGR_W1_EATR_MASK)

#define GPU_TRDC_MGR_W1_ERW_MASK                 (0x800U)
#define GPU_TRDC_MGR_W1_ERW_SHIFT                (11U)
/*! ERW - Error read/write
 *  0b0..Read access
 *  0b1..Write access
 */
#define GPU_TRDC_MGR_W1_ERW(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_ERW_SHIFT)) & GPU_TRDC_MGR_W1_ERW_MASK)

#define GPU_TRDC_MGR_W1_EPORT_MASK               (0x7000000U)
#define GPU_TRDC_MGR_W1_EPORT_SHIFT              (24U)
/*! EPORT - Error port */
#define GPU_TRDC_MGR_W1_EPORT(x)                 (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_EPORT_SHIFT)) & GPU_TRDC_MGR_W1_EPORT_MASK)

#define GPU_TRDC_MGR_W1_EST_MASK                 (0xC0000000U)
#define GPU_TRDC_MGR_W1_EST_SHIFT                (30U)
/*! EST - Error state
 *  0b00..No access violation has been detected.
 *  0b01..No access violation has been detected.
 *  0b10..A single access violation has been detected.
 *  0b11..Multiple access violations for this domain have been detected by this submodule instance. Only the
 *        address and attribute information for the first error have been captured in DERR_W0_i and DERR_W1_i.
 */
#define GPU_TRDC_MGR_W1_EST(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_EST_SHIFT)) & GPU_TRDC_MGR_W1_EST_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC_DERR_W1_COUNT           (1U)

/*! @name W3 - MRC Domain Error Word3 Register */
/*! @{ */

#define GPU_TRDC_MGR_W3_RECR_MASK                (0xC0000000U)
#define GPU_TRDC_MGR_W3_RECR_SHIFT               (30U)
/*! RECR - Rearm Error Capture Registers */
#define GPU_TRDC_MGR_W3_RECR(x)                  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W3_RECR_SHIFT)) & GPU_TRDC_MGR_W3_RECR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W3 */
#define GPU_TRDC_MGR_MRC_DERR_W3_COUNT           (1U)

/*! @name MDA_W0_0_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DID_MASK     (0xFU)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DID_SHIFT    (0U)
/*! DID - Domain identifier */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DID(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_DID_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_DID_MASK)

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_PA_MASK      (0x30U)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_PA_SHIFT     (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_PA(x)        (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_PA_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_PA_MASK)

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_SA_MASK      (0xC0U)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_SA_SHIFT     (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_SA(x)        (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_SA_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_SA_MASK)

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DIDB_MASK    (0x100U)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DIDB_SHIFT   (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DIDB(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_DIDB_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_DIDB_MASK)

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_SID_MASK     (0xFC00000U)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_SID_SHIFT    (22U)
/*! SID - Stream ID */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_SID(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_SID_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_SID_MASK)

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_KPA_MASK     (0x10000000U)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_KPA_SHIFT    (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_KPA(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_KPA_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_KPA_MASK)

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DFMT_MASK    (0x20000000U)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DFMT_SHIFT   (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_DFMT(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_DFMT_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_DFMT_MASK)

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_LK1_MASK     (0x40000000U)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_LK1_SHIFT    (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_LK1(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_LK1_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_LK1_MASK)

#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_VLD_MASK     (0x80000000U)
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_VLD_SHIFT    (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define GPU_TRDC_MGR_MDA_W0_0_DFMT1_VLD(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_0_DFMT1_VLD_SHIFT)) & GPU_TRDC_MGR_MDA_W0_0_DFMT1_VLD_MASK)
/*! @} */

/*! @name MDA_W0_1_DFMT1 - DAC Master Domain Assignment Register */
/*! @{ */

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DID_MASK     (0xFU)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DID_SHIFT    (0U)
/*! DID - Domain identifier */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DID(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_DID_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_DID_MASK)

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_PA_MASK      (0x30U)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_PA_SHIFT     (4U)
/*! PA - Privileged attribute
 *  0b00..Force the bus attribute for this master to user.
 *  0b01..Force the bus attribute for this master to privileged.
 *  0b10..Use the bus master's privileged/user attribute directly.
 *  0b11..Use the bus master's privileged/user attribute directly.
 */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_PA(x)        (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_PA_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_PA_MASK)

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_SA_MASK      (0xC0U)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_SA_SHIFT     (6U)
/*! SA - Secure attribute
 *  0b00..Force the bus attribute for this master to secure.
 *  0b01..Force the bus attribute for this master to nonsecure.
 *  0b10..Use the bus master's secure/nonsecure attribute directly.
 *  0b11..Use the bus master's secure/nonsecure attribute directly.
 */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_SA(x)        (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_SA_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_SA_MASK)

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DIDB_MASK    (0x100U)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DIDB_SHIFT   (8U)
/*! DIDB - DID Bypass
 *  0b0..Use MDAn[3:0] as the domain identifier.
 *  0b1..Use the DID input as the domain identifier.
 */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DIDB(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_DIDB_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_DIDB_MASK)

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_SID_MASK     (0xFC00000U)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_SID_SHIFT    (22U)
/*! SID - Stream ID */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_SID(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_SID_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_SID_MASK)

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_KPA_MASK     (0x10000000U)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_KPA_SHIFT    (28U)
/*! KPA - Known Physical Address
 *  0b0..The address is non-physical and requires SMMU translation.
 *  0b1..The address is physical and bypasses any downstream SMMU.
 */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_KPA(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_KPA_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_KPA_MASK)

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DFMT_MASK    (0x20000000U)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DFMT_SHIFT   (29U)
/*! DFMT - Domain format
 *  0b0..Processor-core domain assignment
 *  0b1..Non-processor domain assignment
 */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_DFMT(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_DFMT_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_DFMT_MASK)

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_LK1_MASK     (0x40000000U)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_LK1_SHIFT    (30U)
/*! LK1 - 1-bit Lock
 *  0b0..Register can be written by any secure privileged write.
 *  0b1..Register is locked (read-only) until the next reset.
 */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_LK1(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_LK1_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_LK1_MASK)

#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_VLD_MASK     (0x80000000U)
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_VLD_SHIFT    (31U)
/*! VLD - Valid
 *  0b0..The Wr domain assignment is invalid.
 *  0b1..The Wr domain assignment is valid.
 */
#define GPU_TRDC_MGR_MDA_W0_1_DFMT1_VLD(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MDA_W0_1_DFMT1_VLD_SHIFT)) & GPU_TRDC_MGR_MDA_W0_1_DFMT1_VLD_MASK)
/*! @} */

/*! @name MBC0_MEM_GLBCFG - MBC Global Configuration Register */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS_MASK  (0x3FFU)
#define GPU_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS_SHIFT (0U)
/*! NBLKS - Number of blocks in this memory */
#define GPU_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS(x)    (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS_SHIFT)) & GPU_TRDC_MGR_MBC0_MEM_GLBCFG_NBLKS_MASK)

#define GPU_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2_MASK (0x1F0000U)
#define GPU_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2_SHIFT (16U)
/*! SIZE_LOG2 - Log2 size per block */
#define GPU_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2_SHIFT)) & GPU_TRDC_MGR_MBC0_MEM_GLBCFG_SIZE_LOG2_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_MBC0_MEM_GLBCFG */
#define GPU_TRDC_MGR_MBC0_MEM_GLBCFG_COUNT       (4U)

/*! @name MBC0_NSE_BLK_INDEX - MBC NonSecure Enable Block Index */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI_MASK  (0x1U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI_SHIFT (0U)
/*! AI - Auto Increment
 *  0b0..No effect.
 *  0b1..Add 1 to the WNDX field after the register write.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI(x)    (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_AI_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX_MASK (0x3CU)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX_SHIFT (2U)
/*! WNDX - Word index into the block NSE bitmap. It selects the BLK_NSE_Wn register, where WNDX determines the value of n. */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_WNDX_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL_MASK (0xF00U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL_SHIFT (8U)
/*! MEM_SEL - Memory Select */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_MEM_SEL_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0_SHIFT (16U)
/*! DID_SEL0 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL0_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1_SHIFT (17U)
/*! DID_SEL1 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL1_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2_SHIFT (18U)
/*! DID_SEL2 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL2_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3_SHIFT (19U)
/*! DID_SEL3 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL3_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4_SHIFT (20U)
/*! DID_SEL4 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL4_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5_SHIFT (21U)
/*! DID_SEL5 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL5_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6_SHIFT (22U)
/*! DID_SEL6 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL6_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7_SHIFT (23U)
/*! DID_SEL7 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL7_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8_SHIFT (24U)
/*! DID_SEL8 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL8_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9_SHIFT (25U)
/*! DID_SEL9 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL9_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10_SHIFT (26U)
/*! DID_SEL10 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL10_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11_SHIFT (27U)
/*! DID_SEL11 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL11_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12_SHIFT (28U)
/*! DID_SEL12 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL12_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13_SHIFT (29U)
/*! DID_SEL13 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL13_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14_SHIFT (30U)
/*! DID_SEL14 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL14_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15_SHIFT (31U)
/*! DID_SEL15 - DID Select
 *  0b0..No effect.
 *  0b1..Selects NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_INDEX_DID_SEL15_MASK)
/*! @} */

/*! @name MBC0_NSE_BLK_SET - MBC NonSecure Enable Block Set */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET_MASK (0xFFFFFFFFU)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET_SHIFT (0U)
/*! W1SET - Write-1 Set */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_SET_W1SET_MASK)
/*! @} */

/*! @name MBC0_NSE_BLK_CLR - MBC NonSecure Enable Block Clear */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR_MASK (0xFFFFFFFFU)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR_SHIFT (0U)
/*! W1CLR - Write-1 Clear */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_W1CLR_MASK)
/*! @} */

/*! @name MBC0_NSE_BLK_CLR_ALL - MBC NonSecure Enable Block Clear All */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL_MASK (0xF00U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL_SHIFT (8U)
/*! MEMSEL - Memory Select */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_MEMSEL_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0_SHIFT (16U)
/*! DID_SEL0 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL0_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1_SHIFT (17U)
/*! DID_SEL1 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL1_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2_SHIFT (18U)
/*! DID_SEL2 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL2_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3_SHIFT (19U)
/*! DID_SEL3 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL3_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4_SHIFT (20U)
/*! DID_SEL4 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL4_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5_SHIFT (21U)
/*! DID_SEL5 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL5_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6_SHIFT (22U)
/*! DID_SEL6 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL6_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7_SHIFT (23U)
/*! DID_SEL7 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL7_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8_SHIFT (24U)
/*! DID_SEL8 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL8_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9_SHIFT (25U)
/*! DID_SEL9 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL9_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10_SHIFT (26U)
/*! DID_SEL10 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL10_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11_SHIFT (27U)
/*! DID_SEL11 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL11_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12_SHIFT (28U)
/*! DID_SEL12 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL12_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13_SHIFT (29U)
/*! DID_SEL13 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL13_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14_SHIFT (30U)
/*! DID_SEL14 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL14_MASK)

#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15_SHIFT (31U)
/*! DID_SEL15 - DID Select
 *  0b0..No effect.
 *  0b1..Clear all NSE bits for this domain.
 */
#define GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15_SHIFT)) & GPU_TRDC_MGR_MBC0_NSE_BLK_CLR_ALL_DID_SEL15_MASK)
/*! @} */

/*! @name MBC0_MEMN_GLBAC - MBC Global Access Control */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUX_MASK    (0x1U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUX_SHIFT   (0U)
/*! NUX - NonsecureUser Execute
 *  0b0..Execute access is not allowed in Nonsecure User mode.
 *  0b1..Execute access is allowed in Nonsecure User mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUX(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUX_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUX_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUW_MASK    (0x2U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUW_SHIFT   (1U)
/*! NUW - NonsecureUser Write
 *  0b0..Write access is not allowed in Nonsecure User mode.
 *  0b1..Write access is allowed in Nonsecure User mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUW(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUW_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUW_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUR_MASK    (0x4U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUR_SHIFT   (2U)
/*! NUR - NonsecureUser Read
 *  0b0..Read access is not allowed in Nonsecure User mode.
 *  0b1..Read access is allowed in Nonsecure User mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUR(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUR_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NUR_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPX_MASK    (0x10U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPX_SHIFT   (4U)
/*! NPX - NonsecurePriv Execute
 *  0b0..Execute access is not allowed in Nonsecure Privilege mode.
 *  0b1..Execute access is allowed in Nonsecure Privilege mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPX(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPX_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPX_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPW_MASK    (0x20U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPW_SHIFT   (5U)
/*! NPW - NonsecurePriv Write
 *  0b0..Write access is not allowed in Nonsecure Privilege mode.
 *  0b1..Write access is allowed in Nonsecure Privilege mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPW(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPW_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPW_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPR_MASK    (0x40U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPR_SHIFT   (6U)
/*! NPR - NonsecurePriv Read
 *  0b0..Read access is not allowed in Nonsecure Privilege mode.
 *  0b1..Read access is allowed in Nonsecure Privilege mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPR(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPR_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_NPR_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUX_MASK    (0x100U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUX_SHIFT   (8U)
/*! SUX - SecureUser Execute
 *  0b0..Execute access is not allowed in Secure User mode.
 *  0b1..Execute access is allowed in Secure User mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUX(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUX_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUX_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUW_MASK    (0x200U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUW_SHIFT   (9U)
/*! SUW - SecureUser Write
 *  0b0..Write access is not allowed in Secure User mode.
 *  0b1..Write access is allowed in Secure User mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUW(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUW_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUW_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUR_MASK    (0x400U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUR_SHIFT   (10U)
/*! SUR - SecureUser Read
 *  0b0..Read access is not allowed in Secure User mode.
 *  0b1..Read access is allowed in Secure User mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUR(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUR_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SUR_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPX_MASK    (0x1000U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPX_SHIFT   (12U)
/*! SPX - SecurePriv Execute
 *  0b0..Execute access is not allowed in Secure Privilege mode.
 *  0b1..Execute access is allowed in Secure Privilege mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPX(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPX_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPX_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPW_MASK    (0x2000U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPW_SHIFT   (13U)
/*! SPW - SecurePriv Write
 *  0b0..Write access is not allowed in Secure Privilege mode.
 *  0b1..Write access is allowed in Secure Privilege mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPW(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPW_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPW_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPR_MASK    (0x4000U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPR_SHIFT   (14U)
/*! SPR - SecurePriv Read
 *  0b0..Read access is not allowed in Secure Privilege mode.
 *  0b1..Read access is allowed in Secure Privilege mode.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPR(x)      (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPR_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_SPR_MASK)

#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_LK_MASK     (0x80000000U)
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_LK_SHIFT    (31U)
/*! LK - LOCK
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked and cannot be altered.
 */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_LK(x)       (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_MEMN_GLBAC_LK_SHIFT)) & GPU_TRDC_MGR_MBC0_MEMN_GLBAC_LK_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_MBC0_MEMN_GLBAC */
#define GPU_TRDC_MGR_MBC0_MEMN_GLBAC_COUNT       (8U)

/*! @name MBC0_DOM0_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM0_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM0_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM1_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM1_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM2_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM2_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM3_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM3_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM4_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM4_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM5_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM5_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM6_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM6_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM7_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM7_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM8_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM8_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM9_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM9_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM10_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM10_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM11_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM11_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM12_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM12_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM13_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM13_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM14_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM14_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_CFG_W0 - MBC Memory Block Configuration Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_MASK (0x7U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT (0U)
/*! MBACSEL0 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0_SHIFT (3U)
/*! NSE0 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_MASK (0x70U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT (4U)
/*! MBACSEL1 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1_SHIFT (7U)
/*! NSE1 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_MASK (0x700U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT (8U)
/*! MBACSEL2 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2_SHIFT (11U)
/*! NSE2 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_MASK (0x7000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT (12U)
/*! MBACSEL3 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3_SHIFT (15U)
/*! NSE3 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_MASK (0x70000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT (16U)
/*! MBACSEL4 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4_SHIFT (19U)
/*! NSE4 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_MASK (0x700000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT (20U)
/*! MBACSEL5 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5_SHIFT (23U)
/*! NSE5 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_MASK (0x7000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT (24U)
/*! MBACSEL6 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6_SHIFT (27U)
/*! NSE6 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_MASK (0x70000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT (28U)
/*! MBACSEL7 - Memory Block Access Control Select for block B
 *  0b000..select MBC_MEMN_GLBAC0 access control policy for block B
 *  0b001..select MBC_MEMN_GLBAC1 access control policy for block B
 *  0b010..select MBC_MEMN_GLBAC2 access control policy for block B
 *  0b011..select MBC_MEMN_GLBAC3 access control policy for block B
 *  0b100..select MBC_MEMN_GLBAC4 access control policy for block B
 *  0b101..select MBC_MEMN_GLBAC5 access control policy for block B
 *  0b110..select MBC_MEMN_GLBAC6 access control policy for block B
 *  0b111..select MBC_MEMN_GLBAC7 access control policy for block B
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_MBACSEL7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7_SHIFT (31U)
/*! NSE7 - NonSecure Enable for block B
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in this register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in this register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_CFG_W0_NSE7_MASK)
/*! @} */

/*! @name MBC0_DOM15_MEM0_BLK_NSE_W0 - MBC Memory Block NonSecure Enable Word */
/*! @{ */

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0_SHIFT (0U)
/*! BIT0 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT0_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1_SHIFT (1U)
/*! BIT1 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT1_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2_SHIFT (2U)
/*! BIT2 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT2_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3_SHIFT (3U)
/*! BIT3 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT3_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4_MASK (0x10U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4_SHIFT (4U)
/*! BIT4 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT4_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5_MASK (0x20U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5_SHIFT (5U)
/*! BIT5 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT5_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6_MASK (0x40U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6_SHIFT (6U)
/*! BIT6 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT6_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7_MASK (0x80U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7_SHIFT (7U)
/*! BIT7 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT7_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8_MASK (0x100U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8_SHIFT (8U)
/*! BIT8 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT8_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9_MASK (0x200U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9_SHIFT (9U)
/*! BIT9 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT9_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10_MASK (0x400U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10_SHIFT (10U)
/*! BIT10 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT10_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11_MASK (0x800U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11_SHIFT (11U)
/*! BIT11 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT11_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12_MASK (0x1000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12_SHIFT (12U)
/*! BIT12 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT12_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13_MASK (0x2000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13_SHIFT (13U)
/*! BIT13 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT13_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14_MASK (0x4000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14_SHIFT (14U)
/*! BIT14 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT14_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15_MASK (0x8000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15_SHIFT (15U)
/*! BIT15 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT15_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16_MASK (0x10000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16_SHIFT (16U)
/*! BIT16 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT16_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17_MASK (0x20000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17_SHIFT (17U)
/*! BIT17 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT17_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18_MASK (0x40000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18_SHIFT (18U)
/*! BIT18 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT18_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19_MASK (0x80000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19_SHIFT (19U)
/*! BIT19 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT19_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20_MASK (0x100000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20_SHIFT (20U)
/*! BIT20 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT20_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21_MASK (0x200000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21_SHIFT (21U)
/*! BIT21 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT21_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22_MASK (0x400000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22_SHIFT (22U)
/*! BIT22 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT22_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23_MASK (0x800000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23_SHIFT (23U)
/*! BIT23 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT23_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24_MASK (0x1000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24_SHIFT (24U)
/*! BIT24 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT24_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25_MASK (0x2000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25_SHIFT (25U)
/*! BIT25 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT25_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26_MASK (0x4000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26_SHIFT (26U)
/*! BIT26 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT26_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27_MASK (0x8000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27_SHIFT (27U)
/*! BIT27 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT27_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28_MASK (0x10000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28_SHIFT (28U)
/*! BIT28 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT28_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29_MASK (0x20000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29_SHIFT (29U)
/*! BIT29 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT29_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30_MASK (0x40000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30_SHIFT (30U)
/*! BIT30 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT30_MASK)

#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31_MASK (0x80000000U)
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31_SHIFT (31U)
/*! BIT31 - Bit b NonSecure Enable [b = 0 - 31]
 *  0b0..Secure accesses to block B are based on corresponding MBACSEL field in register
 *       (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]), nonsecure accesses to block B are not allowed.
 *  0b1..Secure and nonsecure accesses to block B are based on corresponding MBACSEL field in register (MBCm_DOMd_MEMs_BLK_CFG_Ww[MBACSEL]).
 */
#define GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31_SHIFT)) & GPU_TRDC_MGR_MBC0_DOM15_MEM0_BLK_NSE_W0_BIT31_MASK)
/*! @} */

/*! @name MRC0_GLBCFG - MRC Global Configuration Register */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_GLBCFG_NRGNS_MASK      (0x1FU)
#define GPU_TRDC_MGR_MRC0_GLBCFG_NRGNS_SHIFT     (0U)
/*! NRGNS - Number of regions [1-16] */
#define GPU_TRDC_MGR_MRC0_GLBCFG_NRGNS(x)        (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBCFG_NRGNS_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBCFG_NRGNS_MASK)
/*! @} */

/*! @name MRC0_NSE_RGN_INDIRECT - MRC NonSecure Enable Region Indirect */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL_MASK (0xFFFF0000U)
#define GPU_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL_SHIFT (16U)
/*! DID_SEL - DID Select */
#define GPU_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL_SHIFT)) & GPU_TRDC_MGR_MRC0_NSE_RGN_INDIRECT_DID_SEL_MASK)
/*! @} */

/*! @name MRC0_NSE_RGN_SET - MRC NonSecure Enable Region Set */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET_MASK (0xFFFFU)
#define GPU_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET_SHIFT (0U)
/*! W1SET - Write-1 Set */
#define GPU_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET_SHIFT)) & GPU_TRDC_MGR_MRC0_NSE_RGN_SET_W1SET_MASK)
/*! @} */

/*! @name MRC0_NSE_RGN_CLR - MRC NonSecure Enable Region Clear */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR_MASK (0xFFFFU)
#define GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR_SHIFT (0U)
/*! W1CLR - Write-1 Clear */
#define GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR_SHIFT)) & GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_W1CLR_MASK)
/*! @} */

/*! @name MRC0_NSE_RGN_CLR_ALL - MRC NonSecure Enable Region Clear All */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL_MASK (0xFFFF0000U)
#define GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL_SHIFT (16U)
/*! DID_SEL - DID Select */
#define GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL(x) (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL_SHIFT)) & GPU_TRDC_MGR_MRC0_NSE_RGN_CLR_ALL_DID_SEL_MASK)
/*! @} */

/*! @name MRC0_GLBAC - MRC Global Access Control */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_GLBAC_NUX_MASK         (0x1U)
#define GPU_TRDC_MGR_MRC0_GLBAC_NUX_SHIFT        (0U)
/*! NUX - NonsecureUser Execute
 *  0b0..Execute access is not allowed in Nonsecure User mode.
 *  0b1..Execute access is allowed in Nonsecure User mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_NUX(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_NUX_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_NUX_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_NUW_MASK         (0x2U)
#define GPU_TRDC_MGR_MRC0_GLBAC_NUW_SHIFT        (1U)
/*! NUW - NonsecureUser Write
 *  0b0..Write access is not allowed in Nonsecure User mode.
 *  0b1..Write access is allowed in Nonsecure User mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_NUW(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_NUW_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_NUW_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_NUR_MASK         (0x4U)
#define GPU_TRDC_MGR_MRC0_GLBAC_NUR_SHIFT        (2U)
/*! NUR - NonsecureUser Read
 *  0b0..Read access is not allowed in Nonsecure User mode.
 *  0b1..Read access is allowed in Nonsecure User mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_NUR(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_NUR_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_NUR_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_NPX_MASK         (0x10U)
#define GPU_TRDC_MGR_MRC0_GLBAC_NPX_SHIFT        (4U)
/*! NPX - NonsecurePriv Execute
 *  0b0..Execute access is not allowed in Nonsecure Privilege mode.
 *  0b1..Execute access is allowed in Nonsecure Privilege mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_NPX(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_NPX_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_NPX_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_NPW_MASK         (0x20U)
#define GPU_TRDC_MGR_MRC0_GLBAC_NPW_SHIFT        (5U)
/*! NPW - NonsecurePriv Write
 *  0b0..Write access is not allowed in Nonsecure Privilege mode.
 *  0b1..Write access is allowed in Nonsecure Privilege mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_NPW(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_NPW_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_NPW_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_NPR_MASK         (0x40U)
#define GPU_TRDC_MGR_MRC0_GLBAC_NPR_SHIFT        (6U)
/*! NPR - NonsecurePriv Read
 *  0b0..Read access is not allowed in Nonsecure Privilege mode.
 *  0b1..Read access is allowed in Nonsecure Privilege mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_NPR(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_NPR_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_NPR_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_SUX_MASK         (0x100U)
#define GPU_TRDC_MGR_MRC0_GLBAC_SUX_SHIFT        (8U)
/*! SUX - SecureUser Execute
 *  0b0..Execute access is not allowed in Secure User mode.
 *  0b1..Execute access is allowed in Secure User mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_SUX(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_SUX_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_SUX_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_SUW_MASK         (0x200U)
#define GPU_TRDC_MGR_MRC0_GLBAC_SUW_SHIFT        (9U)
/*! SUW - SecureUser Write
 *  0b0..Write access is not allowed in Secure User mode.
 *  0b1..Write access is allowed in Secure User mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_SUW(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_SUW_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_SUW_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_SUR_MASK         (0x400U)
#define GPU_TRDC_MGR_MRC0_GLBAC_SUR_SHIFT        (10U)
/*! SUR - SecureUser Read
 *  0b0..Read access is not allowed in Secure User mode.
 *  0b1..Read access is allowed in Secure User mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_SUR(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_SUR_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_SUR_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_SPX_MASK         (0x1000U)
#define GPU_TRDC_MGR_MRC0_GLBAC_SPX_SHIFT        (12U)
/*! SPX - SecurePriv Execute
 *  0b0..Execute access is not allowed in Secure Privilege mode.
 *  0b1..Execute access is allowed in Secure Privilege mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_SPX(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_SPX_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_SPX_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_SPW_MASK         (0x2000U)
#define GPU_TRDC_MGR_MRC0_GLBAC_SPW_SHIFT        (13U)
/*! SPW - SecurePriv Write
 *  0b0..Write access is not allowed in Secure Privilege mode.
 *  0b1..Write access is allowed in Secure Privilege mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_SPW(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_SPW_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_SPW_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_SPR_MASK         (0x4000U)
#define GPU_TRDC_MGR_MRC0_GLBAC_SPR_SHIFT        (14U)
/*! SPR - SecurePriv Read
 *  0b0..Read access is not allowed in Secure Privilege mode.
 *  0b1..Read access is allowed in Secure Privilege mode.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_SPR(x)           (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_SPR_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_SPR_MASK)

#define GPU_TRDC_MGR_MRC0_GLBAC_LK_MASK          (0x80000000U)
#define GPU_TRDC_MGR_MRC0_GLBAC_LK_SHIFT         (31U)
/*! LK - LOCK
 *  0b0..This register is not locked and can be altered.
 *  0b1..This register is locked (read-only) and cannot be altered.
 */
#define GPU_TRDC_MGR_MRC0_GLBAC_LK(x)            (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_GLBAC_LK_SHIFT)) & GPU_TRDC_MGR_MRC0_GLBAC_LK_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM0_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM0_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM1_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM1_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM2_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM2_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM3_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM3_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM4_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM4_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM5_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM5_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM6_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM6_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM7_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM7_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM8_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM8_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_W0_COUNT      (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_W1_COUNT      (4U)

/*! @name MRC0_DOM9_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT2(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT3(x)   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM9_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_W0_COUNT     (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_W1_COUNT     (4U)

/*! @name MRC0_DOM10_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT2(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT3(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM10_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_W0_COUNT     (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_W1_COUNT     (4U)

/*! @name MRC0_DOM11_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT2(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT3(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM11_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_W0_COUNT     (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_W1_COUNT     (4U)

/*! @name MRC0_DOM12_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT2(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT3(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM12_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_W0_COUNT     (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_W1_COUNT     (4U)

/*! @name MRC0_DOM13_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT2(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT3(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM13_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_W0_COUNT     (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_W1_COUNT     (4U)

/*! @name MRC0_DOM14_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT2(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT3(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM14_RGD_NSE_BIT3_MASK)
/*! @} */

/*! @name W0 - MRC Region Descriptor Word 0 */
/*! @{ */

#define GPU_TRDC_MGR_W0_MRACSEL_MASK             (0x7U)
#define GPU_TRDC_MGR_W0_MRACSEL_SHIFT            (0U)
/*! MRACSEL - Memory Region Access Control Select
 *  0b000..Select MRC_GLBAC0 access control policy
 *  0b001..Select MRC_GLBAC1 access control policy
 *  0b010..Select MRC_GLBAC2 access control policy
 *  0b011..Select MRC_GLBAC3 access control policy
 *  0b100..Select MRC_GLBAC4 access control policy
 *  0b101..Select MRC_GLBAC5 access control policy
 *  0b110..Select MRC_GLBAC6 access control policy
 *  0b111..Select MRC_GLBAC7 access control policy
 */
#define GPU_TRDC_MGR_W0_MRACSEL(x)               (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_MRACSEL_SHIFT)) & GPU_TRDC_MGR_W0_MRACSEL_MASK)

#define GPU_TRDC_MGR_W0_STRT_ADDR_MASK           (0xFFFFC000U)
#define GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT          (14U)
/*! STRT_ADDR - Start Address */
#define GPU_TRDC_MGR_W0_STRT_ADDR(x)             (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W0_STRT_ADDR_SHIFT)) & GPU_TRDC_MGR_W0_STRT_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W0 */
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_W0_COUNT     (4U)

/*! @name W1 - MRC Region Descriptor Word 1 */
/*! @{ */

#define GPU_TRDC_MGR_W1_VLD_MASK                 (0x1U)
#define GPU_TRDC_MGR_W1_VLD_SHIFT                (0U)
/*! VLD - Valid */
#define GPU_TRDC_MGR_W1_VLD(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_VLD_SHIFT)) & GPU_TRDC_MGR_W1_VLD_MASK)

#define GPU_TRDC_MGR_W1_NSE_MASK                 (0x10U)
#define GPU_TRDC_MGR_W1_NSE_SHIFT                (4U)
/*! NSE - NonSecure Enable
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in this register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_W1_NSE(x)                   (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_NSE_SHIFT)) & GPU_TRDC_MGR_W1_NSE_MASK)

#define GPU_TRDC_MGR_W1_END_ADDR_MASK            (0xFFFFC000U)
#define GPU_TRDC_MGR_W1_END_ADDR_SHIFT           (14U)
/*! END_ADDR - End Address */
#define GPU_TRDC_MGR_W1_END_ADDR(x)              (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_W1_END_ADDR_SHIFT)) & GPU_TRDC_MGR_W1_END_ADDR_MASK)
/*! @} */

/* The count of GPU_TRDC_MGR_W1 */
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_W1_COUNT     (4U)

/*! @name MRC0_DOM15_RGD_NSE - MRC Region Descriptor NonSecure Enable */
/*! @{ */

#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0_MASK (0x1U)
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0_SHIFT (0U)
/*! BIT0 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT0_MASK)

#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1_MASK (0x2U)
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1_SHIFT (1U)
/*! BIT1 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT1_MASK)

#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT2_MASK (0x4U)
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT2_SHIFT (2U)
/*! BIT2 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT2(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT2_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT2_MASK)

#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT3_MASK (0x8U)
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT3_SHIFT (3U)
/*! BIT3 - Bit n NonSecure Enable [n = 0 - 15]
 *  0b0..Secure accesses to region r are based on corresponding MRACSEL field in this register
 *       (MRCm_DOMd_RGDr_Ww[MRACSEL]), nonsecure accesses to region r are not allowed.
 *  0b1..Secure and nonsecure accesses to region r are based on corresponding MRACSEL field in register (MRCm_DOMd_RGDr_Ww[MRACSEL]).
 */
#define GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT3(x)  (((uint32_t)(((uint32_t)(x)) << GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT3_SHIFT)) & GPU_TRDC_MGR_MRC0_DOM15_RGD_NSE_BIT3_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group GPU_TRDC_MGR_Register_Masks */


/*!
 * @}
 */ /* end of group GPU_TRDC_MGR_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_GPU_TRDC_MGR_H_ */

