// Seed: 295839141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic   id_8 = 1;
  type_17 id_9;
  type_18(
      id_1, id_6
  );
  logic id_10 = id_8;
  generate
    logic id_11;
  endgenerate
  type_21 id_12 (
      .id_0(1'd0),
      .id_1(id_6 * id_8 - 1),
      .id_2(id_3)
  );
  logic id_13;
  type_23 id_14 (
      id_9,
      id_12
  );
  always @(negedge id_2 or posedge (id_2));
  logic id_15;
endmodule
