// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_streamingDataCommutor_complex_ap_fixed_16_11_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fftOutData_local_dout,
        fftOutData_local_empty_n,
        fftOutData_local_read,
        fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap,
        fftOutData_local2_din,
        fftOutData_local2_full_n,
        fftOutData_local2_write,
        fftOutData_local2_num_data_valid,
        fftOutData_local2_fifo_cap
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] fftOutData_local_dout;
input   fftOutData_local_empty_n;
output   fftOutData_local_read;
input  [3:0] fftOutData_local_num_data_valid;
input  [3:0] fftOutData_local_fifo_cap;
output  [63:0] fftOutData_local2_din;
input   fftOutData_local2_full_n;
output   fftOutData_local2_write;
input  [3:0] fftOutData_local2_num_data_valid;
input  [3:0] fftOutData_local2_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fftOutData_local_read;
reg fftOutData_local2_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln231_fu_303_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire   [0:0] fifo_has_next_sample_nbreadreq_fu_102_p3;
reg    ap_block_state2_pp0_stage0_iter0_grp1;
reg   [0:0] delay_line_stall_10_load_reg_478;
reg   [0:0] delay_line_stall_10_load_reg_478_pp0_iter1_reg;
reg   [0:0] and_ln297_reg_516;
reg   [0:0] fifo_has_next_sample_reg_469;
reg   [0:0] fifo_has_next_sample_reg_469_pp0_iter1_reg;
reg    ap_predicate_op68_write_state4;
reg    ap_block_state4_pp0_stage0_iter2_grp1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] control_count_10;
reg   [0:0] control_bits_10;
reg   [8:0] sample_in_read_count_10;
reg   [0:0] delay_line_stall_10;
reg    delayline_14_ce0;
reg    delayline_14_we0;
wire   [32:0] delayline_14_q0;
reg    control_delayline_10_ce0;
reg    control_delayline_10_we0;
wire   [31:0] control_delayline_10_q0;
reg    delayline_12_ce0;
reg    delayline_12_we0;
wire   [32:0] delayline_12_q0;
reg    fftOutData_local_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    fftOutData_local2_blk_n;
reg   [9:0] t17_reg_138;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [9:0] t_fu_209_p2;
reg   [9:0] t_reg_473;
wire   [0:0] delay_line_stall_10_load_load_fu_215_p1;
wire   [15:0] trunc_ln238_fu_219_p1;
reg   [0:0] icmp_ln231_reg_502;
reg   [0:0] icmp_ln231_reg_502_pp0_iter1_reg;
wire   [15:0] select_ln79_fu_381_p3;
reg   [15:0] select_ln79_reg_506;
wire   [15:0] select_ln79_11_fu_397_p3;
reg   [15:0] select_ln79_11_reg_511;
wire   [0:0] and_ln297_fu_449_p2;
wire   [31:0] trunc_ln300_fu_455_p1;
reg   [31:0] trunc_ln300_reg_520;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg   [9:0] ap_phi_mux_t17_phi_fu_142_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i224_reg_152;
reg   [15:0] ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152;
wire   [15:0] ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i223_reg_163;
reg   [15:0] ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_6_reg_174;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_6_reg_174;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_6_reg_198;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_6_reg_198;
wire   [0:0] xor_ln251_fu_263_p2;
wire   [8:0] add_ln260_fu_279_p2;
wire   [0:0] icmp_ln256_fu_285_p2;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [32:0] p_04_fu_309_p4;
wire   [31:0] zext_ln66_fu_355_p1;
wire   [32:0] p_05_fu_421_p4;
wire   [15:0] temp_tagged_mux_chain_input_sample_M_real_fu_329_p1;
wire   [0:0] control_bits_25_fu_369_p1;
wire   [15:0] temp_tagged_mux_chain_input_sample_M_imag_fu_333_p4;
wire   [0:0] temp_tagged_mux_chain_input_valid_fu_343_p3;
wire   [0:0] select_ln68_12_fu_413_p3;
wire   [15:0] select_ln68_11_fu_389_p3;
wire   [15:0] select_ln68_fu_373_p3;
wire   [0:0] valid_flag_fu_441_p3;
wire   [0:0] select_ln79_12_fu_405_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_193;
reg    ap_condition_204;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 control_count_10 = 1'd0;
#0 control_bits_10 = 1'd0;
#0 sample_in_read_count_10 = 9'd0;
#0 delay_line_stall_10 = 1'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb #(
    .DataWidth( 33 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
delayline_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(delayline_14_ce0),
    .we0(delayline_14_we0),
    .d0(p_04_fu_309_p4),
    .q0(delayline_14_q0)
);

fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_control_delayline_SHIFTREcud #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_10_ce0),
    .we0(control_delayline_10_we0),
    .d0(zext_ln66_fu_355_p1),
    .q0(control_delayline_10_q0)
);

fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_s_delayline_6_SHIFTREG_AUTObkb #(
    .DataWidth( 33 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
delayline_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(delayline_12_ce0),
    .we0(delayline_12_we0),
    .d0(p_05_fu_421_p4),
    .q0(delayline_12_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln231_reg_502_pp0_iter1_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_204)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd0) & (delay_line_stall_10_load_load_fu_215_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163 <= 16'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163 <= {{fftOutData_local_dout[47:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163 <= ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i223_reg_163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_204)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd0) & (delay_line_stall_10_load_load_fu_215_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152 <= 16'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152 <= {{fftOutData_local_dout[63:48]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152 <= ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i224_reg_152;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_204)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd0) & (delay_line_stall_10_load_load_fu_215_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187 <= 16'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187 <= {{fftOutData_local_dout[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_204)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd0) & (delay_line_stall_10_load_load_fu_215_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_6_reg_198 <= 16'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_6_reg_198 <= trunc_ln238_fu_219_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_6_reg_198 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_6_reg_198;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_204)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd0) & (delay_line_stall_10_load_load_fu_215_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_6_reg_174 <= 1'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_6_reg_174 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_6_reg_174 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_6_reg_174;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln231_reg_502 == 1'd0))) begin
        t17_reg_138 <= t_reg_473;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln231_reg_502 == 1'd1)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t17_reg_138 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln297_reg_516 <= and_ln297_fu_449_p2;
        delay_line_stall_10_load_reg_478 <= delay_line_stall_10;
        delay_line_stall_10_load_reg_478_pp0_iter1_reg <= delay_line_stall_10_load_reg_478;
        fifo_has_next_sample_reg_469 <= fifo_has_next_sample_nbreadreq_fu_102_p3;
        fifo_has_next_sample_reg_469_pp0_iter1_reg <= fifo_has_next_sample_reg_469;
        select_ln79_11_reg_511 <= select_ln79_11_fu_397_p3;
        select_ln79_reg_506 <= select_ln79_fu_381_p3;
        trunc_ln300_reg_520 <= trunc_ln300_fu_455_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_bits_10 <= control_count_10;
        control_count_10 <= xor_ln251_fu_263_p2;
        delay_line_stall_10 <= icmp_ln256_fu_285_p2;
        sample_in_read_count_10 <= add_ln260_fu_279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln231_reg_502 <= icmp_ln231_fu_303_p2;
        icmp_ln231_reg_502_pp0_iter1_reg <= icmp_ln231_reg_502;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_reg_473 <= t_fu_209_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln231_reg_502_pp0_iter1_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_193)) begin
        if ((icmp_ln231_reg_502 == 1'd1)) begin
            ap_phi_mux_t17_phi_fu_142_p6 = 10'd0;
        end else if ((icmp_ln231_reg_502 == 1'd0)) begin
            ap_phi_mux_t17_phi_fu_142_p6 = t_reg_473;
        end else begin
            ap_phi_mux_t17_phi_fu_142_p6 = t17_reg_138;
        end
    end else begin
        ap_phi_mux_t17_phi_fu_142_p6 = t17_reg_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (icmp_ln231_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_469 == 1'd1) | (delay_line_stall_10_load_reg_478 == 1'd0)))) begin
        control_delayline_10_ce0 = 1'd1;
    end else begin
        control_delayline_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_469 == 1'd1) | (delay_line_stall_10_load_reg_478 == 1'd0)))) begin
        control_delayline_10_we0 = 1'd1;
    end else begin
        control_delayline_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_469 == 1'd1) | (delay_line_stall_10_load_reg_478 == 1'd0)))) begin
        delayline_12_ce0 = 1'd1;
    end else begin
        delayline_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_469 == 1'd1) | (delay_line_stall_10_load_reg_478 == 1'd0)))) begin
        delayline_12_we0 = 1'd1;
    end else begin
        delayline_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_469 == 1'd1) | (delay_line_stall_10_load_reg_478 == 1'd0)))) begin
        delayline_14_ce0 = 1'd1;
    end else begin
        delayline_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_469 == 1'd1) | (delay_line_stall_10_load_reg_478 == 1'd0)))) begin
        delayline_14_we0 = 1'd1;
    end else begin
        delayline_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_predicate_op68_write_state4 == 1'b1))) begin
        fftOutData_local2_blk_n = fftOutData_local2_full_n;
    end else begin
        fftOutData_local2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op68_write_state4 == 1'b1))) begin
        fftOutData_local2_write = 1'b1;
    end else begin
        fftOutData_local2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local_blk_n = fftOutData_local_empty_n;
    end else begin
        fftOutData_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local_read = 1'b1;
    end else begin
        fftOutData_local_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln260_fu_279_p2 = (sample_in_read_count_10 + 9'd1);

assign and_ln297_fu_449_p2 = (valid_flag_fu_441_p3 & select_ln79_12_fu_405_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter2_grp1)) | ((ap_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter2_grp1)) | ((ap_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter2_grp1)) | ((ap_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0_grp1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter2_grp1)) | ((ap_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0_grp1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0_grp1 = ((fifo_has_next_sample_nbreadreq_fu_102_p3 == 1'd1) & (fftOutData_local_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2_grp1 = ((ap_predicate_op68_write_state4 == 1'b1) & (fftOutData_local2_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_193 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_204 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i223_reg_163 = 'bx;

assign ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i224_reg_152 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_6_reg_198 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_6_reg_174 = 'bx;

always @ (*) begin
    ap_predicate_op68_write_state4 = (((fifo_has_next_sample_reg_469_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln297_reg_516)) | ((delay_line_stall_10_load_reg_478_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln297_reg_516)));
end

assign control_bits_25_fu_369_p1 = control_delayline_10_q0[0:0];

assign delay_line_stall_10_load_load_fu_215_p1 = delay_line_stall_10;

assign fftOutData_local2_din = {{{select_ln79_11_reg_511}, {select_ln79_reg_506}}, {trunc_ln300_reg_520}};

assign fifo_has_next_sample_nbreadreq_fu_102_p3 = fftOutData_local_empty_n;

assign icmp_ln231_fu_303_p2 = ((ap_phi_mux_t17_phi_fu_142_p6 == 10'd513) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_285_p2 = ((sample_in_read_count_10 != 9'd511) ? 1'b1 : 1'b0);

assign p_04_fu_309_p4 = {{{ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_6_reg_174}, {ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i224_reg_152}}, {ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i223_reg_163}};

assign p_05_fu_421_p4 = {{{select_ln68_12_fu_413_p3}, {select_ln68_11_fu_389_p3}}, {select_ln68_fu_373_p3}};

assign select_ln68_11_fu_389_p3 = ((control_bits_10[0:0] == 1'b1) ? temp_tagged_mux_chain_input_sample_M_imag_fu_333_p4 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187);

assign select_ln68_12_fu_413_p3 = ((control_bits_10[0:0] == 1'b1) ? temp_tagged_mux_chain_input_valid_fu_343_p3 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_6_reg_174);

assign select_ln68_fu_373_p3 = ((control_bits_10[0:0] == 1'b1) ? temp_tagged_mux_chain_input_sample_M_real_fu_329_p1 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_6_reg_198);

assign select_ln79_11_fu_397_p3 = ((control_bits_25_fu_369_p1[0:0] == 1'b1) ? temp_tagged_mux_chain_input_sample_M_imag_fu_333_p4 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_6_reg_187);

assign select_ln79_12_fu_405_p3 = ((control_bits_25_fu_369_p1[0:0] == 1'b1) ? temp_tagged_mux_chain_input_valid_fu_343_p3 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_6_reg_174);

assign select_ln79_fu_381_p3 = ((control_bits_25_fu_369_p1[0:0] == 1'b1) ? temp_tagged_mux_chain_input_sample_M_real_fu_329_p1 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_6_reg_198);

assign t_fu_209_p2 = (ap_phi_mux_t17_phi_fu_142_p6 + 10'd1);

assign temp_tagged_mux_chain_input_sample_M_imag_fu_333_p4 = {{delayline_14_q0[31:16]}};

assign temp_tagged_mux_chain_input_sample_M_real_fu_329_p1 = delayline_14_q0[15:0];

assign temp_tagged_mux_chain_input_valid_fu_343_p3 = delayline_14_q0[32'd32];

assign trunc_ln238_fu_219_p1 = fftOutData_local_dout[15:0];

assign trunc_ln300_fu_455_p1 = delayline_12_q0[31:0];

assign valid_flag_fu_441_p3 = delayline_12_q0[32'd32];

assign xor_ln251_fu_263_p2 = (control_count_10 ^ 1'd1);

assign zext_ln66_fu_355_p1 = control_bits_10;

endmodule //fft_top_streamingDataCommutor_complex_ap_fixed_16_11_5_3_0_s
