** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=26e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=11e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=68e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=68e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=10e-6 W=25e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=3e-6 W=149e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=176e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=3e-6 W=149e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=176e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=7e-6 W=18e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=600e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=3e-6 W=93e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=85e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=85e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=10e-6 W=248e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=102e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=102e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 51 dB
** Power consumption: 3.36301 mW
** Area: 11054 (mu_m)^2
** Transit frequency: 27.9341 MHz
** Transit frequency with error factor: 27.9336 MHz
** Slew rate: 35.1973 V/mu_s
** Phase margin: 72.1927Â°
** CMRR: 99 dB
** negPSRR: 95 dB
** posPSRR: 51 dB
** VoutMax: 4.69001 V
** VoutMin: 0.480001 V
** VcmMax: 4.53001 V
** VcmMin: 1.48001 V


** Expected Currents: 
** NormalTransistorNmos: 6.96601 muA
** NormalTransistorPmos: -69.6309 muA
** DiodeTransistorPmos: -116.107 muA
** DiodeTransistorPmos: -116.107 muA
** NormalTransistorNmos: 232.214 muA
** NormalTransistorNmos: 232.213 muA
** NormalTransistorNmos: 116.108 muA
** NormalTransistorNmos: 116.108 muA
** NormalTransistorNmos: 176.934 muA
** NormalTransistorNmos: 176.933 muA
** NormalTransistorPmos: -176.933 muA
** NormalTransistorNmos: 176.934 muA
** NormalTransistorNmos: 176.933 muA
** NormalTransistorPmos: -176.933 muA
** DiodeTransistorNmos: 69.6301 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -6.96699 muA


** Expected Voltages: 
** ibias: 0.583001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.881001  V
** inSourceStageBiasComplementarySecondStage: 0.676001  V
** inTransconductanceComplementarySecondStage: 4.12601  V
** out: 2.5  V
** outFirstStage: 4.12601  V
** outVoltageBiasXXpXX0: 4.04001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.178001  V
** sourceTransconductance: 1.89701  V
** innerStageBias: 0.271001  V
** inner: 0.271001  V


.END