var group___i2_c___c_l_k___c_t_r_l___r_e_g =
[
    [ "I2C_CLK_CTRL_REG_s", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#struct_i2_c___c_l_k___c_t_r_l___r_e_g__s", [
      [ "en_async_clk_req", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a0bd05aecb2fd98add46aece4ae5c1cbe", null ],
      [ "clksel", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a95cf6eb05d50550f0baf33e30c75f690", null ],
      [ "clkdiv", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a0a36f1ab96052e3b45b49e83175e332a", null ],
      [ "hold_cnt", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a02fead37edad317c214fb55f7094822e", null ],
      [ "setup_cnt", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a194746b3c982c9d09e6dc28c72c0860b", null ]
    ] ],
    [ "I2C_CLK_CTRL_u", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#union_i2_c___c_l_k___c_t_r_l__u", [
      [ "I2C_CLK_CTRL_REG_s", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a97f8f3ce34d446352d9ae296a5d0e62e", null ],
      [ "packed_byte", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a25b2e49ab6ed960cb26ba847f92b01e8", null ],
      [ "packed_hw", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a675d2b953af1c458f8e8248d400b6a44", null ],
      [ "packed_w", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a0d5d0ec513f888057ede9bd0808e826d", null ]
    ] ],
    [ "I2C_CLK_CTRL_CLKSEL_E", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#gabbde6a47ee8e475d162fad696fb7d28e", [
      [ "I2C_CLK_CTRL_CLKSEL_4MHZ", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#ggabbde6a47ee8e475d162fad696fb7d28ea172f55923297fc933beefdc09bee9ca8", null ],
      [ "I2C_CLK_CTRL_CLKSEL_AHB", "group___i2_c___c_l_k___c_t_r_l___r_e_g.html#ggabbde6a47ee8e475d162fad696fb7d28ea88a9beae8dda87c44ff576054d700191", null ]
    ] ]
];