{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 16:52:10 2019 " "Info: Processing started: Wed Oct 16 16:52:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } } { "e:/portableware/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/portableware/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Registrador:inst10\|Saida\[3\] register Registrador:inst10\|Saida\[31\] 227.74 MHz 4.391 ns Internal " "Info: Clock \"clock\" has Internal fmax of 227.74 MHz between source register \"Registrador:inst10\|Saida\[3\]\" and destination register \"Registrador:inst10\|Saida\[31\]\" (period= 4.391 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.208 ns + Longest register register " "Info: + Longest register to register delay is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst10\|Saida\[3\] 1 REG LCFF_X13_Y13_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y13_N11; Fanout = 10; REG Node = 'Registrador:inst10\|Saida\[3\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst10|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.366 ns) 0.740 ns Ula32:inst26\|carry_temp\[5\]~0 2 COMB LCCOMB_X14_Y13_N20 4 " "Info: 2: + IC(0.374 ns) + CELL(0.366 ns) = 0.740 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 4; COMB Node = 'Ula32:inst26\|carry_temp\[5\]~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { Registrador:inst10|Saida[3] Ula32:inst26|carry_temp[5]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 1.009 ns Ula32:inst26\|carry_temp\[9\]~2 3 COMB LCCOMB_X14_Y13_N14 4 " "Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 1.009 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 4; COMB Node = 'Ula32:inst26\|carry_temp\[9\]~2'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst26|carry_temp[5]~0 Ula32:inst26|carry_temp[9]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.279 ns Ula32:inst26\|carry_temp\[13\]~4 4 COMB LCCOMB_X14_Y13_N16 3 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.279 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[13\]~4'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst26|carry_temp[9]~2 Ula32:inst26|carry_temp[13]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 1.570 ns Ula32:inst26\|carry_temp\[15\]~5 5 COMB LCCOMB_X14_Y13_N0 3 " "Info: 5: + IC(0.238 ns) + CELL(0.053 ns) = 1.570 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[15\]~5'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Ula32:inst26|carry_temp[13]~4 Ula32:inst26|carry_temp[15]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 1.841 ns Ula32:inst26\|carry_temp\[17\]~6 6 COMB LCCOMB_X14_Y13_N26 3 " "Info: 6: + IC(0.218 ns) + CELL(0.053 ns) = 1.841 ns; Loc. = LCCOMB_X14_Y13_N26; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[17\]~6'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst26|carry_temp[15]~5 Ula32:inst26|carry_temp[17]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.112 ns Ula32:inst26\|carry_temp\[19\]~7 7 COMB LCCOMB_X14_Y13_N4 3 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 2.112 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[19\]~7'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst26|carry_temp[17]~6 Ula32:inst26|carry_temp[19]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.380 ns Ula32:inst26\|carry_temp\[21\]~8 8 COMB LCCOMB_X14_Y13_N8 3 " "Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 2.380 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[21\]~8'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst26|carry_temp[19]~7 Ula32:inst26|carry_temp[21]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 2.733 ns Ula32:inst26\|carry_temp\[23\]~9 9 COMB LCCOMB_X14_Y13_N10 3 " "Info: 9: + IC(0.300 ns) + CELL(0.053 ns) = 2.733 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[23\]~9'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:inst26|carry_temp[21]~8 Ula32:inst26|carry_temp[23]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 3.003 ns Ula32:inst26\|carry_temp\[25\]~10 10 COMB LCCOMB_X14_Y13_N28 3 " "Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 3.003 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[25\]~10'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst26|carry_temp[23]~9 Ula32:inst26|carry_temp[25]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.053 ns) 3.424 ns Ula32:inst26\|carry_temp\[27\]~11 11 COMB LCCOMB_X14_Y13_N30 3 " "Info: 11: + IC(0.368 ns) + CELL(0.053 ns) = 3.424 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[27\]~11'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Ula32:inst26|carry_temp[25]~10 Ula32:inst26|carry_temp[27]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.692 ns Ula32:inst26\|carry_temp\[29\]~12 12 COMB LCCOMB_X14_Y13_N6 2 " "Info: 12: + IC(0.215 ns) + CELL(0.053 ns) = 3.692 ns; Loc. = LCCOMB_X14_Y13_N6; Fanout = 2; COMB Node = 'Ula32:inst26\|carry_temp\[29\]~12'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst26|carry_temp[27]~11 Ula32:inst26|carry_temp[29]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 4.053 ns Ula32:inst26\|Mux0~0 13 COMB LCCOMB_X14_Y13_N24 3 " "Info: 13: + IC(0.308 ns) + CELL(0.053 ns) = 4.053 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 3; COMB Node = 'Ula32:inst26\|Mux0~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:inst26|carry_temp[29]~12 Ula32:inst26|Mux0~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.208 ns Registrador:inst10\|Saida\[31\] 14 REG LCFF_X14_Y13_N25 3 " "Info: 14: + IC(0.000 ns) + CELL(0.155 ns) = 4.208 ns; Loc. = LCFF_X14_Y13_N25; Fanout = 3; REG Node = 'Registrador:inst10\|Saida\[31\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:inst26|Mux0~0 Registrador:inst10|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.104 ns ( 26.24 % ) " "Info: Total cell delay = 1.104 ns ( 26.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.104 ns ( 73.76 % ) " "Info: Total interconnect delay = 3.104 ns ( 73.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { Registrador:inst10|Saida[3] Ula32:inst26|carry_temp[5]~0 Ula32:inst26|carry_temp[9]~2 Ula32:inst26|carry_temp[13]~4 Ula32:inst26|carry_temp[15]~5 Ula32:inst26|carry_temp[17]~6 Ula32:inst26|carry_temp[19]~7 Ula32:inst26|carry_temp[21]~8 Ula32:inst26|carry_temp[23]~9 Ula32:inst26|carry_temp[25]~10 Ula32:inst26|carry_temp[27]~11 Ula32:inst26|carry_temp[29]~12 Ula32:inst26|Mux0~0 Registrador:inst10|Saida[31] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { Registrador:inst10|Saida[3] {} Ula32:inst26|carry_temp[5]~0 {} Ula32:inst26|carry_temp[9]~2 {} Ula32:inst26|carry_temp[13]~4 {} Ula32:inst26|carry_temp[15]~5 {} Ula32:inst26|carry_temp[17]~6 {} Ula32:inst26|carry_temp[19]~7 {} Ula32:inst26|carry_temp[21]~8 {} Ula32:inst26|carry_temp[23]~9 {} Ula32:inst26|carry_temp[25]~10 {} Ula32:inst26|carry_temp[27]~11 {} Ula32:inst26|carry_temp[29]~12 {} Ula32:inst26|Mux0~0 {} Registrador:inst10|Saida[31] {} } { 0.000ns 0.374ns 0.216ns 0.217ns 0.238ns 0.218ns 0.218ns 0.215ns 0.300ns 0.217ns 0.368ns 0.215ns 0.308ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.466 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Registrador:inst10\|Saida\[31\] 3 REG LCFF_X14_Y13_N25 3 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X14_Y13_N25; Fanout = 3; REG Node = 'Registrador:inst10\|Saida\[31\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl Registrador:inst10|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Registrador:inst10|Saida[31] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.465 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns Registrador:inst10\|Saida\[3\] 3 REG LCFF_X13_Y13_N11 10 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X13_Y13_N11; Fanout = 10; REG Node = 'Registrador:inst10\|Saida\[3\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl Registrador:inst10|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Registrador:inst10|Saida[3] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Registrador:inst10|Saida[31] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Registrador:inst10|Saida[3] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { Registrador:inst10|Saida[3] Ula32:inst26|carry_temp[5]~0 Ula32:inst26|carry_temp[9]~2 Ula32:inst26|carry_temp[13]~4 Ula32:inst26|carry_temp[15]~5 Ula32:inst26|carry_temp[17]~6 Ula32:inst26|carry_temp[19]~7 Ula32:inst26|carry_temp[21]~8 Ula32:inst26|carry_temp[23]~9 Ula32:inst26|carry_temp[25]~10 Ula32:inst26|carry_temp[27]~11 Ula32:inst26|carry_temp[29]~12 Ula32:inst26|Mux0~0 Registrador:inst10|Saida[31] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { Registrador:inst10|Saida[3] {} Ula32:inst26|carry_temp[5]~0 {} Ula32:inst26|carry_temp[9]~2 {} Ula32:inst26|carry_temp[13]~4 {} Ula32:inst26|carry_temp[15]~5 {} Ula32:inst26|carry_temp[17]~6 {} Ula32:inst26|carry_temp[19]~7 {} Ula32:inst26|carry_temp[21]~8 {} Ula32:inst26|carry_temp[23]~9 {} Ula32:inst26|carry_temp[25]~10 {} Ula32:inst26|carry_temp[27]~11 {} Ula32:inst26|carry_temp[29]~12 {} Ula32:inst26|Mux0~0 {} Registrador:inst10|Saida[31] {} } { 0.000ns 0.374ns 0.216ns 0.217ns 0.238ns 0.218ns 0.218ns 0.215ns 0.300ns 0.217ns 0.368ns 0.215ns 0.308ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Registrador:inst10|Saida[31] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Registrador:inst10|Saida[3] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MUX_PC\[28\] Registrador:inst10\|Saida\[3\] 10.591 ns register " "Info: tco from clock \"clock\" to destination pin \"MUX_PC\[28\]\" through register \"Registrador:inst10\|Saida\[3\]\" is 10.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 199 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clock~clkctrl'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 1496 -8 160 1512 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns Registrador:inst10\|Saida\[3\] 3 REG LCFF_X13_Y13_N11 10 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X13_Y13_N11; Fanout = 10; REG Node = 'Registrador:inst10\|Saida\[3\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl Registrador:inst10|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Registrador:inst10|Saida[3] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.032 ns + Longest register pin " "Info: + Longest register to pin delay is 8.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst10\|Saida\[3\] 1 REG LCFF_X13_Y13_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y13_N11; Fanout = 10; REG Node = 'Registrador:inst10\|Saida\[3\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:inst10|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.366 ns) 0.740 ns Ula32:inst26\|carry_temp\[5\]~0 2 COMB LCCOMB_X14_Y13_N20 4 " "Info: 2: + IC(0.374 ns) + CELL(0.366 ns) = 0.740 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 4; COMB Node = 'Ula32:inst26\|carry_temp\[5\]~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { Registrador:inst10|Saida[3] Ula32:inst26|carry_temp[5]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 1.009 ns Ula32:inst26\|carry_temp\[9\]~2 3 COMB LCCOMB_X14_Y13_N14 4 " "Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 1.009 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 4; COMB Node = 'Ula32:inst26\|carry_temp\[9\]~2'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst26|carry_temp[5]~0 Ula32:inst26|carry_temp[9]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.279 ns Ula32:inst26\|carry_temp\[13\]~4 4 COMB LCCOMB_X14_Y13_N16 3 " "Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.279 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[13\]~4'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst26|carry_temp[9]~2 Ula32:inst26|carry_temp[13]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 1.570 ns Ula32:inst26\|carry_temp\[15\]~5 5 COMB LCCOMB_X14_Y13_N0 3 " "Info: 5: + IC(0.238 ns) + CELL(0.053 ns) = 1.570 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[15\]~5'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { Ula32:inst26|carry_temp[13]~4 Ula32:inst26|carry_temp[15]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 1.841 ns Ula32:inst26\|carry_temp\[17\]~6 6 COMB LCCOMB_X14_Y13_N26 3 " "Info: 6: + IC(0.218 ns) + CELL(0.053 ns) = 1.841 ns; Loc. = LCCOMB_X14_Y13_N26; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[17\]~6'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst26|carry_temp[15]~5 Ula32:inst26|carry_temp[17]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.112 ns Ula32:inst26\|carry_temp\[19\]~7 7 COMB LCCOMB_X14_Y13_N4 3 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 2.112 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[19\]~7'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst26|carry_temp[17]~6 Ula32:inst26|carry_temp[19]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.380 ns Ula32:inst26\|carry_temp\[21\]~8 8 COMB LCCOMB_X14_Y13_N8 3 " "Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 2.380 ns; Loc. = LCCOMB_X14_Y13_N8; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[21\]~8'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst26|carry_temp[19]~7 Ula32:inst26|carry_temp[21]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 2.733 ns Ula32:inst26\|carry_temp\[23\]~9 9 COMB LCCOMB_X14_Y13_N10 3 " "Info: 9: + IC(0.300 ns) + CELL(0.053 ns) = 2.733 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[23\]~9'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:inst26|carry_temp[21]~8 Ula32:inst26|carry_temp[23]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 3.003 ns Ula32:inst26\|carry_temp\[25\]~10 10 COMB LCCOMB_X14_Y13_N28 3 " "Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 3.003 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[25\]~10'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst26|carry_temp[23]~9 Ula32:inst26|carry_temp[25]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.053 ns) 3.424 ns Ula32:inst26\|carry_temp\[27\]~11 11 COMB LCCOMB_X14_Y13_N30 3 " "Info: 11: + IC(0.368 ns) + CELL(0.053 ns) = 3.424 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 3; COMB Node = 'Ula32:inst26\|carry_temp\[27\]~11'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { Ula32:inst26|carry_temp[25]~10 Ula32:inst26|carry_temp[27]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.053 ns) 3.787 ns Ula32:inst26\|Mux3~0 12 COMB LCCOMB_X15_Y13_N2 3 " "Info: 12: + IC(0.310 ns) + CELL(0.053 ns) = 3.787 ns; Loc. = LCCOMB_X15_Y13_N2; Fanout = 3; COMB Node = 'Ula32:inst26\|Mux3~0'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { Ula32:inst26|carry_temp[27]~11 Ula32:inst26|Mux3~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(1.982 ns) 8.032 ns MUX_PC\[28\] 13 PIN PIN_AD11 0 " "Info: 13: + IC(2.263 ns) + CELL(1.982 ns) = 8.032 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'MUX_PC\[28\]'" {  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.245 ns" { Ula32:inst26|Mux3~0 MUX_PC[28] } "NODE_NAME" } } { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { { 312 2944 3120 328 "MUX_PC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.878 ns ( 35.83 % ) " "Info: Total cell delay = 2.878 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 64.17 % ) " "Info: Total interconnect delay = 5.154 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.032 ns" { Registrador:inst10|Saida[3] Ula32:inst26|carry_temp[5]~0 Ula32:inst26|carry_temp[9]~2 Ula32:inst26|carry_temp[13]~4 Ula32:inst26|carry_temp[15]~5 Ula32:inst26|carry_temp[17]~6 Ula32:inst26|carry_temp[19]~7 Ula32:inst26|carry_temp[21]~8 Ula32:inst26|carry_temp[23]~9 Ula32:inst26|carry_temp[25]~10 Ula32:inst26|carry_temp[27]~11 Ula32:inst26|Mux3~0 MUX_PC[28] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "8.032 ns" { Registrador:inst10|Saida[3] {} Ula32:inst26|carry_temp[5]~0 {} Ula32:inst26|carry_temp[9]~2 {} Ula32:inst26|carry_temp[13]~4 {} Ula32:inst26|carry_temp[15]~5 {} Ula32:inst26|carry_temp[17]~6 {} Ula32:inst26|carry_temp[19]~7 {} Ula32:inst26|carry_temp[21]~8 {} Ula32:inst26|carry_temp[23]~9 {} Ula32:inst26|carry_temp[25]~10 {} Ula32:inst26|carry_temp[27]~11 {} Ula32:inst26|Mux3~0 {} MUX_PC[28] {} } { 0.000ns 0.374ns 0.216ns 0.217ns 0.238ns 0.218ns 0.218ns 0.215ns 0.300ns 0.217ns 0.368ns 0.310ns 2.263ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Registrador:inst10|Saida[3] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:inst10|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/portableware/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.032 ns" { Registrador:inst10|Saida[3] Ula32:inst26|carry_temp[5]~0 Ula32:inst26|carry_temp[9]~2 Ula32:inst26|carry_temp[13]~4 Ula32:inst26|carry_temp[15]~5 Ula32:inst26|carry_temp[17]~6 Ula32:inst26|carry_temp[19]~7 Ula32:inst26|carry_temp[21]~8 Ula32:inst26|carry_temp[23]~9 Ula32:inst26|carry_temp[25]~10 Ula32:inst26|carry_temp[27]~11 Ula32:inst26|Mux3~0 MUX_PC[28] } "NODE_NAME" } } { "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/portableware/quartus/quartus/bin/Technology_Viewer.qrui" "8.032 ns" { Registrador:inst10|Saida[3] {} Ula32:inst26|carry_temp[5]~0 {} Ula32:inst26|carry_temp[9]~2 {} Ula32:inst26|carry_temp[13]~4 {} Ula32:inst26|carry_temp[15]~5 {} Ula32:inst26|carry_temp[17]~6 {} Ula32:inst26|carry_temp[19]~7 {} Ula32:inst26|carry_temp[21]~8 {} Ula32:inst26|carry_temp[23]~9 {} Ula32:inst26|carry_temp[25]~10 {} Ula32:inst26|carry_temp[27]~11 {} Ula32:inst26|Mux3~0 {} MUX_PC[28] {} } { 0.000ns 0.374ns 0.216ns 0.217ns 0.238ns 0.218ns 0.218ns 0.215ns 0.300ns 0.217ns 0.368ns 0.310ns 2.263ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 16:52:11 2019 " "Info: Processing ended: Wed Oct 16 16:52:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
