%--------- Comparator Review -------
@INPROCEEDINGS{Yamashina1994, 
author={M. Yamashina and M. Mizuno and K. Furuta and H. Igura and M. Nomura and H. Abiko and K. Okabe and A. Ono and H. Yamada}, 
booktitle={Proceedings of 1994 IEEE Symposium on Low Power Electronics}, 
title={A low-supply voltage GHz MOS integrated circuit for mobile computing systems}, 
year={1994}, 
volume={}, 
number={}, 
pages={80-81}, 
keywords={MOS logic circuits;1.2 V;MCML;MOS current mode logic;MOS integrated circuit;adaptive current control;frequency divider;interface circuit;low-supply voltage;mixed signal LSI;mobile computing systems;monolithic integration capability;Adaptive control;CMOS logic circuits;Current control;Logic circuits;MOS integrated circuits;Mobile computing;Monolithic integrated circuits;Programmable control;Technological innovation;Voltage}, 
doi={10.1109/LPE.1994.573212}, 
ISSN={}, 
month={Oct},}
@ARTICLE{Abo1999, 
author={A. M. Abo and P. R. Gray}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter}, 
year={1999}, 
volume={34}, 
number={5}, 
pages={599-606}, 
keywords={CMOS integrated circuits;analogue-digital conversion;bootstrap circuits;integrated circuit reliability;low-power electronics;pipeline processing;0.6 micron;1.5 V;10 bit;36 mW;CMOS;MOS switches;bootstrapping technique;device reliability constraints;least significant bit;maximum differential nonlinearity;maximum integral nonlinearity;peak signal-to-noise-and-distortion ratio;pipeline analog-to-digital converter;power consumption;terminal voltages;Analog-digital conversion;CMOS technology;Clocks;Computer architecture;Integrated circuit reliability;Integrated circuit technology;Low voltage;Operational amplifiers;Pipelines;Switches}, 
doi={10.1109/4.760369}, 
ISSN={0018-9200}, 
month={May},}
@INPROCEEDINGS{Sumanen2000, 
author={L. Sumanen and M. Waltari and K. Halonen}, 
booktitle={ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445)}, 
title={A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters}, 
year={2000}, 
volume={1}, 
number={}, 
pages={32-35 vol.1}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);pipeline processing;CMOS dynamic comparator;cross coupled differential pairs;fully differential comparator topology;low stage resolution;mismatch insensitive comparator;pipeline A/D converters;pipeline ADCs;switchable current sources;transistor mismatch robustness;CMOS technology;Circuit noise;Electronic circuits;Energy consumption;Latches;Pipelines;Power dissipation;Robustness;Topology;Voltage}, 
doi={10.1109/ICECS.2000.911478}, 
ISSN={}, 
month={},}
@INPROCEEDINGS{Sumanen2002, 
author={L. Sumanen and M. Waltari and V. Hakkarainen and K. Halonen}, 
booktitle={2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)}, 
title={CMOS dynamic comparators for pipeline A/D converters}, 
year={2002}, 
volume={5}, 
number={}, 
pages={V-157-V-160 vol.5}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);differential amplifiers;dividing circuits;low-power electronics;pipeline processing;0.35 micron;CMOS;CMOS dynamic comparators;DC power dissipation;charge distribution comparators;differential pair;offset properties;pipeline A/D converters;reference voltage inputs;resistive divider;threshold adjusting input stage;CMOS technology;Circuit testing;Circuit topology;Electronic circuits;Energy consumption;Laboratories;Pipelines;Power dissipation;Threshold voltage;Voltage control}, 
doi={10.1109/ISCAS.2002.1010664}, 
ISSN={}, 
month={},}
@INPROCEEDINGS{Usama2004, 
author={M. Usama and T. Kwasniewski}, 
booktitle={2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)}, 
title={Design and comparison of CMOS Current Mode Logic latches}, 
year={2004}, 
volume={4}, 
number={}, 
pages={IV-353-6 Vol.4}, 
keywords={CMOS integrated circuits;current-mode logic;flip-flops;integrated circuit design;integrated circuit modelling;0.18 micron;CMOS Current Mode Logic latches;CMOS technology;delay parameters;master-slave latches;single ended-differential conversion;CMOS logic circuits;CMOS technology;Clocks;Delay;Flip-flops;Frequency;Latches;Logic design;Timing;Voltage}, 
doi={10.1109/ISCAS.2004.1329013}, 
ISSN={}, 
month={May},}
@INPROCEEDINGS{Zhang2014cmp, 
author={Xuelin Zhang and Yuan Wang and Song Jia and Ganggang Zhang and Xing Zhang}, 
booktitle={2014 IEEE International Conference on Electron Devices and Solid-State Circuits}, 
title={A novel CML latch for ultra high speed applications}, 
year={2014}, 
volume={}, 
number={}, 
pages={1-2}, 
keywords={CMOS logic circuits;MOSFET;current-mode logic;flip-flops;frequency dividers;microwave integrated circuits;CML latch;CMOS technology;NMOS transistor;current mode logic;divide-by-four frequency divider;frequency 15.2 GHz;size 0.13 mum;ultrahigh speed application;CMOS integrated circuits;CMOS technology;Clocks;Frequency conversion;Frequency division multiplexing;Latches;Simulation;CML latch;Current Mode Logic (CML);low power;ultra high speed}, 
doi={10.1109/EDSSC.2014.7061189}, 
ISSN={}, 
month={June},}


@ARTICLE{Yukawa1985, 
author={A. Yukawa}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A CMOS 8-Bit High-Speed A/D Converter IC}, 
year={1985}, 
volume={20}, 
number={3}, 
pages={775-779}, 
keywords={Analogue-digital conversion;CMOS integrated circuits;Analog integrated circuits;CMOS analog integrated circuits;CMOS integrated circuits;CMOS technology;Crosstalk;Flip-flops;High speed integrated circuits;Latches;Power supplies;Voltage}, 
doi={10.1109/JSSC.1985.1052381}, 
ISSN={0018-9200}, 
month={June},}
@INPROCEEDINGS{Hajimiri1998, 
author={A. Hajimiri and R. Heald}, 
booktitle={Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on}, 
title={Design issues in cross-coupled inverter sense amplifier}, 
year={1998}, 
volume={2}, 
number={}, 
pages={149-152 vol.2}, 
keywords={CMOS analogue integrated circuits;feedback amplifiers;integrated circuit design;CMOS cross-coupled inverter sense amplifier;bitline structure;cell structure;design;equilibrating transistor;figure of merit;offset;parameter mismatch;tail current source;Difference equations;Differential equations;Equivalent circuits;Inverters;MOS devices;Parasitic capacitance;Power dissipation;Transconductance;Turning;Voltage}, 
doi={10.1109/ISCAS.1998.706863}, 
ISSN={}, 
month={May},}
@ARTICLE{Nikolic2000, 
author={B. Nikolic and V. G. Oklobdzija and V. Stojanovic and Wenyan Jia and James Kar-Shing Chiu and M. Ming-Tak Leung}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Improved sense-amplifier-based flip-flop: design and measurements}, 
year={2000}, 
volume={35}, 
number={6}, 
pages={876-884}, 
keywords={CMOS digital integrated circuits;delays;differential amplifiers;flip-flops;integrated circuit measurement;timing;CMOS implementation;delay reduction;driving capability improvement;measurement set-up;measurement techniques;output stage latch topology;sense-amplifier-based flip-flop;Clocks;Delay effects;Digital systems;Flip-flops;Integrated circuit measurements;Latches;Logic;Semiconductor device measurement;Strontium;Timing}, 
doi={10.1109/4.845191}, 
ISSN={0018-9200}, 
month={June},}
@ARTICLE{Nikoozadeh2006, 
author={A. Nikoozadeh and B. Murmann}, 
journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
title={An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch}, 
year={2006}, 
volume={53}, 
number={12}, 
pages={1398-1402}, 
keywords={CMOS integrated circuits;comparators (circuits);network analysis;0.18 micron;HSpice simulations;latch comparator analysis;load capacitor mismatch;Analytical models;Capacitance;Capacitors;Inverters;Latches;MOS devices;MOSFET circuits;Switches;Switching circuits;Threshold voltage;Capacitor mismatch;dynamic offset;latch}, 
doi={10.1109/TCSII.2006.883204}, 
ISSN={1549-7747}, 
month={Dec},}

@ARTICLE{Kobayashi1993, 
author={T. Kobayashi and K. Nogami and T. Shirotori and Y. Fujimoto}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture}, 
year={1993}, 
volume={28}, 
number={4}, 
pages={523-527}, 
keywords={SRAM chips;VLSI;amplifiers;buffer circuits;512 kbit;TTL high input level;current-controlled;high-speed SRAM;interface circuits;large-scale memory;latch sense amplifier;low-power architecture;static RAM;static power-saving input buffer;Bandwidth;Batteries;Instruction sets;Large-scale systems;Latches;MOSFET circuits;Operational amplifiers;Power amplifiers;Power dissipation;Random access memory}, 
doi={10.1109/4.210039}, 
ISSN={0018-9200}, 
month={Apr},}
@ARTICLE{Montanaro1996, 
author={J. Montanaro and R. T. Witek and K. Anne and A. J. Black and E. M. Cooper and D. W. Dobberpuhl and P. M. Donahue and J. Eno and W. Hoeppner and D. Kruckemyer and T. H. Lee and P. C. M. Lin and L. Madden and D. Murray and M. H. Pearce and S. Santhanam and K. J. Snyder and R. Stehpany and S. C. Thierauf}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor}, 
year={1996}, 
volume={31}, 
number={11}, 
pages={1703-1714}, 
keywords={CMOS digital integrated circuits;instruction sets;microprocessor chips;reduced instruction set computing;timing;0.25 micron;0.35 micron;1.5 to 2.2 V;100 to 200 MHz;16 kB;160 MHz;2.1 MIPS;3.3 V;300 to 900 mW;32 bit;500 mW;ARM V4 instruction set;CMOS RISC microprocessor;StrongARM;low-cost applications;low-power applications;onchip PLL;plastic TQFP package;thin quad flat pack;three-metal CMOS process;CMOS process;Clocks;Electronics packaging;Microprocessors;Phase locked loops;Plastic packaging;Power dissipation;Power supplies;Reduced instruction set computing;Semiconductor device measurement}, 
doi={10.1109/JSSC.1996.542315}, 
ISSN={0018-9200}, 
month={Nov},}
@INPROCEEDINGS{Verbruggen2008, 
author={B. Verbruggen and J. Craninckx and M. Kuijk and P. Wambacq and G. Van der Plas}, 
booktitle={2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers}, 
title={A 2.2mW 5b 1.75GS/s Folding Flash ADC in 90nm Digital CMOS}, 
year={2008}, 
volume={}, 
number={}, 
pages={252-611}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);comparators;digital CMOS technique;folding flash ADC;low power consumption;power 2.2 mW;size 90 nm;wireless receivers;wireless standards;CMOS technology;Calibration;Clocks;Energy consumption;Frequency;Inverters;MOS capacitors;Routing;Switches;Voltage}, 
doi={10.1109/ISSCC.2008.4523152}, 
ISSN={0193-6530}, 
month={Feb},}

@ARTICLE{Bult1997, 
author={K. Bult and A. Buchwald}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-{$mm^2$}}, 
year={1997}, 
volume={32}, 
number={12}, 
pages={1887-1895}, 
keywords={CMOS integrated circuits;analogue-digital conversion;crosstalk;distributed amplifiers;preamplifiers;sample and hold circuits;0.5 micron;10 bit;12 MHz;240 mW;CMOS ADC;averaging;conversion rate;differential nonlinearity;distributed-gain preamplifier;flash analog-to-digital converter;full-scale input;integral nonlinearity;sample-and-hold circuit;triple-metal single-poly CMOS process;untrimmed ADC-plus-SH;Analog-digital conversion;CMOS analog integrated circuits;CMOS process;Clocks;Crosstalk;Distributed amplifiers;Photonic band gap;Preamplifiers;Resistors;Voltage}, 
doi={10.1109/4.643647}, 
ISSN={0018-9200}, 
month={Dec},}
@ARTICLE{Brodersen2006, 
author={S. W. M. Chen and R. W. Brodersen}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-{$mu{hbox{m}}$} CMOS}, 
year={2006}, 
volume={41}, 
number={12}, 
pages={2669-2680}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;high-speed integrated circuits;signal sampling;0.13 micron;5.3 mW;6 bit;RF subsampling;asynchronous ADC;asynchronous analog-to-digital converter;asynchronous logic circuits;asynchronous processing;digital CMOS process;digital radix calibration;high-speed conversion;high-speed integrated circuits;medium-resolution conversion;nonbinary successive approximation;series nonbinary capacitive ladder;time-interleaved ADC;Analog-digital conversion;Approximation algorithms;Bandwidth;Calibration;Circuits;Clocks;Costs;Energy consumption;Logic;Topology;Analog-to-digital conversion;analog integrated circuits;asynchronous logic circuits;calibration;capacitive ladder;comparators;high-speed integrated circuits;impulse radio;nonbinary successive approximation;ultra-wideband (UWB)}, 
doi={10.1109/JSSC.2006.884231}, 
ISSN={0018-9200}, 
month={Dec},}
@INPROCEEDINGS{Schinkel2007, 
author={D. Schinkel and E. Mensink and E. Klumperink and E. van Tuijl and B. Nauta}, 
booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, 
title={A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time}, 
year={2007}, 
volume={}, 
number={}, 
pages={314-605}, 
keywords={CMOS analogue integrated circuits;amplifiers;flip-flops;1.2 V;18 ps;90 nm;CMOS;cross-coupled stage;double-tail latch-type voltage sense amplifier;CMOS technology;Circuit topology;Delay effects;Flip-flops;Noise measurement;Tail;Timing;Transceivers;Virtual colonoscopy;Voltage}, 
doi={10.1109/ISSCC.2007.373420}, 
ISSN={0193-6530}, 
month={Feb},}
@ARTICLE{Elzakker2010, 
author={M. van Elzakker and E. van Tuijl and P. Geraedts and D. Schinkel and E. A. M. Klumperink and B. Nauta}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 10-bit Charge-Redistribution ADC Consuming 1.9 {$mu$}W at 1 MS/s}, 
year={2010}, 
volume={45}, 
number={5}, 
pages={1007-1015}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);digital-analogue conversion;10 bit successive approximation ADC;10-bit charge-redistribution ADC;CMOS technology;charge-redistribution DAC;chip area;delay-line-based controller;dynamic two-stage comparator;power 1.9 {$mu$}W;reference current;size 65 nm;step-wise charging;supply current;voltage 1.0 V to 1.3 V;Analog circuits;Analog-digital conversion;CMOS technology;Clocks;Delay;Energy consumption;Energy efficiency;Intelligent sensors;Voltage;Wireless sensor networks;ADC;CMOS;DAC;analog-to-digital converter;asynchronous;charge-redistribution;comparators;digital-to- analog converter;dynamic power dissipation;figure of merit;low noise;low power;low static current;sense amplifiers;sensors;smart dust;step-wise charging;successive approximation;wireless sensor networks;wireless sensors}, 
doi={10.1109/JSSC.2010.2043893}, 
ISSN={0018-9200}, 
month={May},}
@INPROCEEDINGS{Miyahara2008, 
author={Masaya Miyahara and Yusuke Asada and Daehwa Paik and Akira Matsuzawa}, 
booktitle={2008 IEEE Asian Solid-State Circuits Conference}, 
title={A low-noise self-calibrating dynamic comparator for high-speed ADCs}, 
year={2008}, 
volume={}, 
number={}, 
pages={269-272}, 
keywords={CMOS logic circuits;VHF circuits;analogue-digital conversion;clocks;comparators (circuits);flip-flops;high-speed integrated circuits;low-power electronics;nanoelectronics;frequency 250 MHz;high-speed ADC;low-noise self-calibrating dynamic latched comparator;low-power consumption;offset voltage cancellation;phase clock;size 90 nm;voltage 0.6 mV;voltage 1.0 V;voltage 1.69 mV;voltage 13.7 mV;CMOS technology;Calibration;Charge pumps;Circuit noise;Clocks;Dynamic voltage scaling;Energy consumption;Low voltage;Noise cancellation;Signal resolution}, 
doi={10.1109/ASSCC.2008.4708780}, 
ISSN={}, 
month={Nov},}
@INPROCEEDINGS{Chan2011, 
author={C. H. Chan and Y. Zhu and U. F. Chio and S. W. Sin and U. Seng-Pan and R. P. Martins}, 
booktitle={IEEE Asian Solid-State Circuits Conference 2011}, 
title={A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS}, 
year={2011}, 
volume={}, 
number={}, 
pages={233-236}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;clocks;comparators (circuits);ADC;CMOS;analog-to-digital converters;clock delay;driving capability;frequency 1.5 GHz;low-offset high-speed dynamic clocked-comparator;offset calibration technique;offset voltage;power consumption;reconfigurable low-noise dynamic comparator;size 90 nm;voltage 1.2 V;voltage 11.6 mV to 533 {$mu$}V;Calibration;Clocks;Delay;Noise;Power demand;Transistors;Voltage measurement}, 
doi={10.1109/ASSCC.2011.6123645}, 
ISSN={}, 
month={Nov},}
@ARTICLE{Babayan2014, 
author={S. Babayan-Mashhadi and R. Lotfi}, 
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
title={Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator}, 
year={2014}, 
volume={22}, 
number={2}, 
pages={343-352}, 
keywords={CMOS digital integrated circuits;analogue-digital conversion;comparators (circuits);integrated circuit design;low-power electronics;CMOS technology;area-efficient analog-to-digital converters;conventional double-tail comparator circuit;delay time;dynamic comparator delay;dynamic comparator design;dynamic regenerative comparators;frequency 2.5 GHz to 1.1 GHz;high-speed analog-to-digital converters;low-voltage low-power double-tail comparator analysis;low-voltage low-power double-tail comparator design;maximum clock frequency;positive feedback;post-layout simulation;power 1.4 mW;power 153 {$mu$}W;power 7.8 mW;power consumption;power efficiency;size 0.18 mum;speed maximization;ultralow-power analog-to-digital converters;voltage 0.6 V;voltage 1.2 V;Clocks;Delay;Discharges (electric);Latches;Threshold voltage;Transconductance;Transistors;Double-tail comparator;dynamic clocked comparator;high-speed analog-to-digital converters (ADCs);low-power analog design}, 
doi={10.1109/TVLSI.2013.2241799}, 
ISSN={1063-8210}, 
month={Feb},}
@INPROCEEDINGS{Savani2015, 
author={V. Savani and N. M. Devashrayee}, 
booktitle={2015 19th International Symposium on VLSI Design and Test}, 
title={Analysis amp; characterization of dual tail current based dynamic latch comparator with modified SR latch using 90nm technology}, 
year={2015}, 
volume={}, 
number={}, 
pages={1-2}, 
keywords={CMOS integrated circuits;analogue-digital conversion;comparators (circuits);analog to digital converters;dual tail current based dynamic latch comparator;flash ADC;modified SR latch;size 90 nm;CMOS integrated circuits;Clocks;Delays;Latches;Low voltage;Topology;Transistors;ADC;CMOS;Dynamic Latch Comparator Dual tail comparator;SR flip flop}, 
doi={10.1109/ISVDAT.2015.7208136}, 
ISSN={}, 
month={June},}
@ARTICLE{Wicht2004, 
author={B. Wicht and T. Nirschl and D. Schmitt-Landsiedel}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Yield and speed optimization of a latch-type voltage sense amplifier}, 
year={2004}, 
volume={39}, 
number={7}, 
pages={1148-1158}, 
keywords={CMOS integrated circuits;amplifiers;differential amplifiers;electric impedance;optimisation;130 nm;19 to 8.5 mV;CMOS technology;SRAM circuits;SRAM yield;current sensing;high-impedance differential input stage;input DC bias voltage;input DC level;input offset voltage;latch delay;latch-type voltage sense amplifier;quantitative yield analysis;sensing delay;speed optimization;supply voltage;transistor sizing;yield optimization;CMOS technology;Circuit noise;Delay;Differential amplifiers;Feedback;Flip-flops;Latches;Random access memory;Temperature sensors;Voltage;Current sensing;SRAM circuits;SRAM yield;latch delay;latch-type sense amplifier;sense amplifier;yield optimization}, 
doi={10.1109/JSSC.2004.829399}, 
ISSN={0018-9200}, 
month={July},}
@INPROCEEDINGS{Khorami2016, 
author={A. Khorami and M. Sharifkhani}, 
booktitle={2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)}, 
title={A high-speed method of dynamic comparators for SAR analog to digital converters}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={analogue-digital conversion;comparators (circuits);power consumption;preamplifiers;SAR analog-to-digital converters;comparator delay;dynamic comparators;dynamic offset;frequency 500 MHz;high-speed method;power 420 muW;power budget;power consumption;preamplifier stage;time 255 ps;voltage 2.6 mV;voltage fluctuation;Capacitors;Delays;Latches;MOSFET;Power demand;Simulation;ADC;Dynamic comparator;High-speed;Low-power;Two-stage comparator}, 
doi={10.1109/MWSCAS.2016.7869961}, 
ISSN={}, 
month={Oct},}
@ARTICLE{Razavi2015, 
author={B. Razavi}, 
journal={IEEE Solid-State Circuits Magazine}, 
title={The StrongARM Latch [A Circuit for All Seasons]}, 
year={2015}, 
volume={7}, 
number={2}, 
pages={12-17}, 
keywords={Capacitance;Discharges (electric);Latches;Noise measurement;Topology;Transistors}, 
doi={10.1109/MSSC.2015.2418155}, 
ISSN={1943-0582}, 
month={Spring},}
@INPROCEEDINGS{Abidi2014, 
author={A. Abidi and H. Xu}, 
booktitle={Proceedings of the IEEE 2014 Custom Integrated Circuits Conference}, 
title={Understanding the regenerative comparator circuit}, 
year={2014}, 
volume={}, 
number={}, 
pages={1-8}, 
keywords={analogue-digital conversion;comparators (circuits);AD conversion;equivalent circuits;memory sensing;regenerative comparator circuit;slicer circuits;Capacitors;Equivalent circuits;Field effect transistors;Inverters;Latches;Trajectory;Vectors}, 
doi={10.1109/CICC.2014.6946003}, 
ISSN={0886-5930}, 
month={Sept},}
@INPROCEEDINGS{Fonseca2017, 
author={A. V. Fonseca and R. E. Khattabi and W. A. Afshari and F. A. P. Bar√∫qui and C. F. T. Soares and P. M. Ferreira}, 
booktitle={2017 30th Symposium on Integrated Circuits and Systems Design (SBCCI)}, 
title={A temperature-aware analysis of latched comparators for smart vehicle applications}, 
year={2017}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={analogue-digital conversion;automotive electronics;comparators (circuits);flip-flops;integrated circuit packaging;integrated circuit reliability;thermal management (packaging);Double-Tail comparator;StrongArm comparator;XH018 technology;harsh environment operation;latched comparators;process variability;smart vehicle applications;system-on-chip applications;temperature 175.0 degC;temperature variation;temperature-aware analysis;Delays;Discharges (electric);Reliability;Temperature dependence;Temperature sensors;Topology;Transistors;latched comparators;reliability;smart vehicle;temperature-aware}, 
doi={}, 
ISSN={}, 
month={Aug},}