$date
	Tue Aug 15 10:06:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_gate_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module hh $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#1
0"
#3
0!
0#
#207
