
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013384  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009c0  08013514  08013514  00023514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ed4  08013ed4  000302bc  2**0
                  CONTENTS
  4 .ARM          00000008  08013ed4  08013ed4  00023ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013edc  08013edc  000302bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013edc  08013edc  00023edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013ee0  08013ee0  00023ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002bc  20000000  08013ee4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021bc  200002bc  080141a0  000302bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  20002478  080141a0  00032478  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ebea  00000000  00000000  000302ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000057dd  00000000  00000000  0005eed6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000021e0  00000000  00000000  000646b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f68  00000000  00000000  00066898  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028e3f  00000000  00000000  00068800  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001fce4  00000000  00000000  0009163f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9c73  00000000  00000000  000b1323  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018af96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009938  00000000  00000000  0018b014  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002bc 	.word	0x200002bc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080134fc 	.word	0x080134fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c0 	.word	0x200002c0
 80001cc:	080134fc 	.word	0x080134fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b972 	b.w	8000d58 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	4688      	mov	r8, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d14b      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9a:	428a      	cmp	r2, r1
 8000a9c:	4615      	mov	r5, r2
 8000a9e:	d967      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0720 	rsb	r7, r2, #32
 8000aaa:	fa01 f302 	lsl.w	r3, r1, r2
 8000aae:	fa20 f707 	lsr.w	r7, r0, r7
 8000ab2:	4095      	lsls	r5, r2
 8000ab4:	ea47 0803 	orr.w	r8, r7, r3
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ac4:	fa1f fc85 	uxth.w	ip, r5
 8000ac8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000acc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18eb      	adds	r3, r5, r3
 8000ada:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ade:	f080 811b 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8118 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000ae8:	3f02      	subs	r7, #2
 8000aea:	442b      	add	r3, r5
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000af4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b00:	45a4      	cmp	ip, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	192c      	adds	r4, r5, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8107 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000b0e:	45a4      	cmp	ip, r4
 8000b10:	f240 8104 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000b14:	3802      	subs	r0, #2
 8000b16:	442c      	add	r4, r5
 8000b18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b1c:	eba4 040c 	sub.w	r4, r4, ip
 8000b20:	2700      	movs	r7, #0
 8000b22:	b11e      	cbz	r6, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2c:	4639      	mov	r1, r7
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0xbe>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80eb 	beq.w	8000d12 <__udivmoddi4+0x286>
 8000b3c:	2700      	movs	r7, #0
 8000b3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b42:	4638      	mov	r0, r7
 8000b44:	4639      	mov	r1, r7
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	fab3 f783 	clz	r7, r3
 8000b4e:	2f00      	cmp	r7, #0
 8000b50:	d147      	bne.n	8000be2 <__udivmoddi4+0x156>
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d302      	bcc.n	8000b5c <__udivmoddi4+0xd0>
 8000b56:	4282      	cmp	r2, r0
 8000b58:	f200 80fa 	bhi.w	8000d50 <__udivmoddi4+0x2c4>
 8000b5c:	1a84      	subs	r4, r0, r2
 8000b5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b62:	2001      	movs	r0, #1
 8000b64:	4698      	mov	r8, r3
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d0e0      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000b6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b6e:	e7dd      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000b70:	b902      	cbnz	r2, 8000b74 <__udivmoddi4+0xe8>
 8000b72:	deff      	udf	#255	; 0xff
 8000b74:	fab2 f282 	clz	r2, r2
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f040 808f 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7e:	1b49      	subs	r1, r1, r5
 8000b80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b84:	fa1f f885 	uxth.w	r8, r5
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b98:	fb08 f10c 	mul.w	r1, r8, ip
 8000b9c:	4299      	cmp	r1, r3
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000ba0:	18eb      	adds	r3, r5, r3
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4299      	cmp	r1, r3
 8000baa:	f200 80cd 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1a59      	subs	r1, r3, r1
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x14c>
 8000bc8:	192c      	adds	r4, r5, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x14a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80b6 	bhi.w	8000d42 <__udivmoddi4+0x2b6>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e79f      	b.n	8000b22 <__udivmoddi4+0x96>
 8000be2:	f1c7 0c20 	rsb	ip, r7, #32
 8000be6:	40bb      	lsls	r3, r7
 8000be8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bf0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bf4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bf8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c00:	4325      	orrs	r5, r4
 8000c02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c06:	0c2c      	lsrs	r4, r5, #16
 8000c08:	fb08 3319 	mls	r3, r8, r9, r3
 8000c0c:	fa1f fa8e 	uxth.w	sl, lr
 8000c10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c14:	fb09 f40a 	mul.w	r4, r9, sl
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1e 0303 	adds.w	r3, lr, r3
 8000c28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c2c:	f080 8087 	bcs.w	8000d3e <__udivmoddi4+0x2b2>
 8000c30:	429c      	cmp	r4, r3
 8000c32:	f240 8084 	bls.w	8000d3e <__udivmoddi4+0x2b2>
 8000c36:	f1a9 0902 	sub.w	r9, r9, #2
 8000c3a:	4473      	add	r3, lr
 8000c3c:	1b1b      	subs	r3, r3, r4
 8000c3e:	b2ad      	uxth	r5, r5
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c50:	45a2      	cmp	sl, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1e 0404 	adds.w	r4, lr, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	d26b      	bcs.n	8000d36 <__udivmoddi4+0x2aa>
 8000c5e:	45a2      	cmp	sl, r4
 8000c60:	d969      	bls.n	8000d36 <__udivmoddi4+0x2aa>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4474      	add	r4, lr
 8000c66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c6e:	eba4 040a 	sub.w	r4, r4, sl
 8000c72:	454c      	cmp	r4, r9
 8000c74:	46c2      	mov	sl, r8
 8000c76:	464b      	mov	r3, r9
 8000c78:	d354      	bcc.n	8000d24 <__udivmoddi4+0x298>
 8000c7a:	d051      	beq.n	8000d20 <__udivmoddi4+0x294>
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d069      	beq.n	8000d54 <__udivmoddi4+0x2c8>
 8000c80:	ebb1 050a 	subs.w	r5, r1, sl
 8000c84:	eb64 0403 	sbc.w	r4, r4, r3
 8000c88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	40fc      	lsrs	r4, r7
 8000c90:	ea4c 0505 	orr.w	r5, ip, r5
 8000c94:	e9c6 5400 	strd	r5, r4, [r6]
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e747      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000c9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ca0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ca4:	4095      	lsls	r5, r2
 8000ca6:	fa01 f002 	lsl.w	r0, r1, r2
 8000caa:	fa21 f303 	lsr.w	r3, r1, r3
 8000cae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb2:	4338      	orrs	r0, r7
 8000cb4:	0c01      	lsrs	r1, r0, #16
 8000cb6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cba:	fa1f f885 	uxth.w	r8, r5
 8000cbe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc6:	fb07 f308 	mul.w	r3, r7, r8
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x256>
 8000cd2:	1869      	adds	r1, r5, r1
 8000cd4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cd8:	d22f      	bcs.n	8000d3a <__udivmoddi4+0x2ae>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d92d      	bls.n	8000d3a <__udivmoddi4+0x2ae>
 8000cde:	3f02      	subs	r7, #2
 8000ce0:	4429      	add	r1, r5
 8000ce2:	1acb      	subs	r3, r1, r3
 8000ce4:	b281      	uxth	r1, r0
 8000ce6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf2:	fb00 f308 	mul.w	r3, r0, r8
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x27e>
 8000cfa:	1869      	adds	r1, r5, r1
 8000cfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d00:	d217      	bcs.n	8000d32 <__udivmoddi4+0x2a6>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d915      	bls.n	8000d32 <__udivmoddi4+0x2a6>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4429      	add	r1, r5
 8000d0a:	1ac9      	subs	r1, r1, r3
 8000d0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d10:	e73b      	b.n	8000b8a <__udivmoddi4+0xfe>
 8000d12:	4637      	mov	r7, r6
 8000d14:	4630      	mov	r0, r6
 8000d16:	e709      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d18:	4607      	mov	r7, r0
 8000d1a:	e6e7      	b.n	8000aec <__udivmoddi4+0x60>
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	e6fb      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d20:	4541      	cmp	r1, r8
 8000d22:	d2ab      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d28:	eb69 020e 	sbc.w	r2, r9, lr
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	4613      	mov	r3, r2
 8000d30:	e7a4      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d32:	4660      	mov	r0, ip
 8000d34:	e7e9      	b.n	8000d0a <__udivmoddi4+0x27e>
 8000d36:	4618      	mov	r0, r3
 8000d38:	e795      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3a:	4667      	mov	r7, ip
 8000d3c:	e7d1      	b.n	8000ce2 <__udivmoddi4+0x256>
 8000d3e:	4681      	mov	r9, r0
 8000d40:	e77c      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d42:	3802      	subs	r0, #2
 8000d44:	442c      	add	r4, r5
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0x14c>
 8000d48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d4c:	442b      	add	r3, r5
 8000d4e:	e72f      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d50:	4638      	mov	r0, r7
 8000d52:	e708      	b.n	8000b66 <__udivmoddi4+0xda>
 8000d54:	4637      	mov	r7, r6
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0xa0>

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	4830      	ldr	r0, [pc, #192]	; (8000e2c <ADF_Init+0xd0>)
 8000d6a:	f006 fb71 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2102      	movs	r1, #2
 8000d72:	482f      	ldr	r0, [pc, #188]	; (8000e30 <ADF_Init+0xd4>)
 8000d74:	f006 fb6c 	bl	8007450 <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000d7c:	f000 f85e 	bl	8000e3c <ADF_reset>
	HAL_Delay(10);
 8000d80:	200a      	movs	r0, #10
 8000d82:	f004 fb69 	bl	8005458 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000d86:	2100      	movs	r1, #0
 8000d88:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000d8c:	f000 f8be 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000d90:	2100      	movs	r1, #0
 8000d92:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000d96:	f000 f8b9 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000da0:	f000 f8b4 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000da4:	2100      	movs	r1, #0
 8000da6:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000daa:	f000 f8af 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000dae:	2108      	movs	r1, #8
 8000db0:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000db4:	f000 f8aa 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000db8:	21ff      	movs	r1, #255	; 0xff
 8000dba:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000dbe:	f000 f8a5 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000dc2:	21ff      	movs	r1, #255	; 0xff
 8000dc4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000dc8:	f000 f8a0 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dcc:	f000 f952 	bl	8001074 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f004 fb41 	bl	8005458 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 f876 	bl	8000ec8 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000ddc:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000de0:	f000 f8e6 	bl	8000fb0 <ADF_SPI_MEM_RD>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <ADF_Init+0xd8>)
 8000dea:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000dec:	f240 3015 	movw	r0, #789	; 0x315
 8000df0:	f000 f8de 	bl	8000fb0 <ADF_SPI_MEM_RD>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <ADF_Init+0xdc>)
 8000dfa:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dfc:	f000 f93a 	bl	8001074 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f004 fb29 	bl	8005458 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000e06:	21f1      	movs	r1, #241	; 0xf1
 8000e08:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000e0c:	f000 f87e 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000e10:	211c      	movs	r1, #28
 8000e12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e16:	f000 f879 	bl	8000f0c <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000e1a:	2032      	movs	r0, #50	; 0x32
 8000e1c:	f004 fb1c 	bl	8005458 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000e20:	f000 f946 	bl	80010b0 <ADF_set_PHY_RDY_mode>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020000 	.word	0x40020000
 8000e34:	20000710 	.word	0x20000710
 8000e38:	20000aea 	.word	0x20000aea

08000e3c <ADF_reset>:

void ADF_reset(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2104      	movs	r1, #4
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <ADF_reset+0x40>)
 8000e4c:	f006 fb00 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000e50:	1d39      	adds	r1, r7, #4
 8000e52:	2332      	movs	r3, #50	; 0x32
 8000e54:	2201      	movs	r2, #1
 8000e56:	480a      	ldr	r0, [pc, #40]	; (8000e80 <ADF_reset+0x44>)
 8000e58:	f00a fe03 	bl	800ba62 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000e5c:	1cf9      	adds	r1, r7, #3
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	2201      	movs	r2, #1
 8000e62:	4807      	ldr	r0, [pc, #28]	; (8000e80 <ADF_reset+0x44>)
 8000e64:	f00a ff31 	bl	800bcca <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <ADF_reset+0x40>)
 8000e6e:	f006 faef 	bl	8007450 <HAL_GPIO_WritePin>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40020000 	.word	0x40020000
 8000e80:	20000a50 	.word	0x20000a50

08000e84 <ADF_sleep>:

void ADF_sleep(void){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	// Sleep BBRAM in tmr_cfg1 register
	ADF_SPI_MEM_WR(0x317,0x08);
 8000e8a:	2108      	movs	r1, #8
 8000e8c:	f240 3017 	movw	r0, #791	; 0x317
 8000e90:	f000 f83c 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Write RC_sleep command
	uint8_t bytes[] = {0xb1};
 8000e94:	23b1      	movs	r3, #177	; 0xb1
 8000e96:	713b      	strb	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2104      	movs	r1, #4
 8000e9c:	4808      	ldr	r0, [pc, #32]	; (8000ec0 <ADF_sleep+0x3c>)
 8000e9e:	f006 fad7 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <ADF_sleep+0x40>)
 8000eaa:	f00b f9b9 	bl	800c220 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2104      	movs	r1, #4
 8000eb2:	4803      	ldr	r0, [pc, #12]	; (8000ec0 <ADF_sleep+0x3c>)
 8000eb4:	f006 facc 	bl	8007450 <HAL_GPIO_WritePin>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40020000 	.word	0x40020000
 8000ec4:	20000a50 	.word	0x20000a50

08000ec8 <ADF_SET_FREQ_kHz>:

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	0a1b      	lsrs	r3, r3, #8
 8000ed8:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	0c1b      	lsrs	r3, r3, #16
 8000ede:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000ee0:	7b7b      	ldrb	r3, [r7, #13]
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	f240 3002 	movw	r0, #770	; 0x302
 8000ee8:	f000 f810 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000eec:	7bbb      	ldrb	r3, [r7, #14]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f240 3001 	movw	r0, #769	; 0x301
 8000ef4:	f000 f80a 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	4619      	mov	r1, r3
 8000efc:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000f00:	f000 f804 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	460a      	mov	r2, r1
 8000f16:	80fb      	strh	r3, [r7, #6]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000f1c:	4a21      	ldr	r2, [pc, #132]	; (8000fa4 <ADF_SPI_MEM_WR+0x98>)
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	6812      	ldr	r2, [r2, #0]
 8000f24:	4611      	mov	r1, r2
 8000f26:	8019      	strh	r1, [r3, #0]
 8000f28:	3302      	adds	r3, #2
 8000f2a:	0c12      	lsrs	r2, r2, #16
 8000f2c:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	2bff      	cmp	r3, #255	; 0xff
 8000f32:	d802      	bhi.n	8000f3a <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	73fb      	strb	r3, [r7, #15]
 8000f38:	e008      	b.n	8000f4c <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f40:	d302      	bcc.n	8000f48 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000f42:	2302      	movs	r3, #2
 8000f44:	73fb      	strb	r3, [r7, #15]
 8000f46:	e001      	b.n	8000f4c <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f107 0210 	add.w	r2, r7, #16
 8000f52:	4413      	add	r3, r2
 8000f54:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000f58:	b25a      	sxtb	r2, r3
 8000f5a:	88fb      	ldrh	r3, [r7, #6]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	b25b      	sxtb	r3, r3
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000f70:	88fb      	ldrh	r3, [r7, #6]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000f76:	797b      	ldrb	r3, [r7, #5]
 8000f78:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	480a      	ldr	r0, [pc, #40]	; (8000fa8 <ADF_SPI_MEM_WR+0x9c>)
 8000f80:	f006 fa66 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000f84:	f107 0108 	add.w	r1, r7, #8
 8000f88:	2332      	movs	r3, #50	; 0x32
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	4807      	ldr	r0, [pc, #28]	; (8000fac <ADF_SPI_MEM_WR+0xa0>)
 8000f8e:	f00a fd68 	bl	800ba62 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	2104      	movs	r1, #4
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <ADF_SPI_MEM_WR+0x9c>)
 8000f98:	f006 fa5a 	bl	8007450 <HAL_GPIO_WritePin>
}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	08013514 	.word	0x08013514
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	20000a50 	.word	0x20000a50

08000fb0 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000fba:	4a26      	ldr	r2, [pc, #152]	; (8001054 <ADF_SPI_MEM_RD+0xa4>)
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	4611      	mov	r1, r2
 8000fc4:	8019      	strh	r1, [r3, #0]
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	0c12      	lsrs	r2, r2, #16
 8000fca:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2bff      	cmp	r3, #255	; 0xff
 8000fd0:	d802      	bhi.n	8000fd8 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e008      	b.n	8000fea <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000fd8:	88fb      	ldrh	r3, [r7, #6]
 8000fda:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000fde:	d302      	bcc.n	8000fe6 <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	e001      	b.n	8000fea <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	f107 0210 	add.w	r2, r7, #16
 8000ff0:	4413      	add	r3, r2
 8000ff2:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000ff6:	b25a      	sxtb	r2, r3
 8000ff8:	88fb      	ldrh	r3, [r7, #6]
 8000ffa:	0a1b      	lsrs	r3, r3, #8
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b25b      	sxtb	r3, r3
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	b25b      	sxtb	r3, r3
 8001006:	4313      	orrs	r3, r2
 8001008:	b25b      	sxtb	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 800100e:	88fb      	ldrh	r3, [r7, #6]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8001014:	23ff      	movs	r3, #255	; 0xff
 8001016:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2104      	movs	r1, #4
 800101c:	480e      	ldr	r0, [pc, #56]	; (8001058 <ADF_SPI_MEM_RD+0xa8>)
 800101e:	f006 fa17 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8001022:	f107 0108 	add.w	r1, r7, #8
 8001026:	2332      	movs	r3, #50	; 0x32
 8001028:	2203      	movs	r2, #3
 800102a:	480c      	ldr	r0, [pc, #48]	; (800105c <ADF_SPI_MEM_RD+0xac>)
 800102c:	f00a fd19 	bl	800ba62 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8001030:	f107 010b 	add.w	r1, r7, #11
 8001034:	2332      	movs	r3, #50	; 0x32
 8001036:	2201      	movs	r2, #1
 8001038:	4808      	ldr	r0, [pc, #32]	; (800105c <ADF_SPI_MEM_RD+0xac>)
 800103a:	f00a fe46 	bl	800bcca <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800103e:	2201      	movs	r2, #1
 8001040:	2104      	movs	r1, #4
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <ADF_SPI_MEM_RD+0xa8>)
 8001044:	f006 fa04 	bl	8007450 <HAL_GPIO_WritePin>

	return value;
 8001048:	7afb      	ldrb	r3, [r7, #11]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	08013518 	.word	0x08013518
 8001058:	40020000 	.word	0x40020000
 800105c:	20000a50 	.word	0x20000a50

08001060 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8001064:	2108      	movs	r1, #8
 8001066:	f240 1007 	movw	r0, #263	; 0x107
 800106a:	f7ff ff4f 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 800107a:	23b2      	movs	r3, #178	; 0xb2
 800107c:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	2104      	movs	r1, #4
 8001082:	4809      	ldr	r0, [pc, #36]	; (80010a8 <ADF_set_IDLE_mode+0x34>)
 8001084:	f006 f9e4 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <ADF_set_IDLE_mode+0x38>)
 8001090:	f00b f8c6 	bl	800c220 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2104      	movs	r1, #4
 8001098:	4803      	ldr	r0, [pc, #12]	; (80010a8 <ADF_set_IDLE_mode+0x34>)
 800109a:	f006 f9d9 	bl	8007450 <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40020000 	.word	0x40020000
 80010ac:	20000a50 	.word	0x20000a50

080010b0 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 80010b6:	23b3      	movs	r3, #179	; 0xb3
 80010b8:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2104      	movs	r1, #4
 80010be:	4809      	ldr	r0, [pc, #36]	; (80010e4 <ADF_set_PHY_RDY_mode+0x34>)
 80010c0:	f006 f9c6 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	4807      	ldr	r0, [pc, #28]	; (80010e8 <ADF_set_PHY_RDY_mode+0x38>)
 80010cc:	f00b f8a8 	bl	800c220 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2104      	movs	r1, #4
 80010d4:	4803      	ldr	r0, [pc, #12]	; (80010e4 <ADF_set_PHY_RDY_mode+0x34>)
 80010d6:	f006 f9bb 	bl	8007450 <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40020000 	.word	0x40020000
 80010e8:	20000a50 	.word	0x20000a50

080010ec <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80010f2:	23b5      	movs	r3, #181	; 0xb5
 80010f4:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2104      	movs	r1, #4
 80010fa:	4809      	ldr	r0, [pc, #36]	; (8001120 <ADF_set_Tx_mode+0x34>)
 80010fc:	f006 f9a8 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2201      	movs	r2, #1
 8001104:	4619      	mov	r1, r3
 8001106:	4807      	ldr	r0, [pc, #28]	; (8001124 <ADF_set_Tx_mode+0x38>)
 8001108:	f00b f88a 	bl	800c220 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800110c:	2201      	movs	r2, #1
 800110e:	2104      	movs	r1, #4
 8001110:	4803      	ldr	r0, [pc, #12]	; (8001120 <ADF_set_Tx_mode+0x34>)
 8001112:	f006 f99d 	bl	8007450 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40020000 	.word	0x40020000
 8001124:	20000a50 	.word	0x20000a50

08001128 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 800112e:	23b4      	movs	r3, #180	; 0xb4
 8001130:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2104      	movs	r1, #4
 8001136:	480c      	ldr	r0, [pc, #48]	; (8001168 <ADF_set_Rx_mode+0x40>)
 8001138:	f006 f98a 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 800113c:	1d39      	adds	r1, r7, #4
 800113e:	2332      	movs	r3, #50	; 0x32
 8001140:	2201      	movs	r2, #1
 8001142:	480a      	ldr	r0, [pc, #40]	; (800116c <ADF_set_Rx_mode+0x44>)
 8001144:	f00a fc8d 	bl	800ba62 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50); //debug
 8001148:	2332      	movs	r3, #50	; 0x32
 800114a:	2201      	movs	r2, #1
 800114c:	4908      	ldr	r1, [pc, #32]	; (8001170 <ADF_set_Rx_mode+0x48>)
 800114e:	4807      	ldr	r0, [pc, #28]	; (800116c <ADF_set_Rx_mode+0x44>)
 8001150:	f00a fdbb 	bl	800bcca <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	2104      	movs	r1, #4
 8001158:	4803      	ldr	r0, [pc, #12]	; (8001168 <ADF_set_Rx_mode+0x40>)
 800115a:	f006 f979 	bl	8007450 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
	//asm("nop");
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40020000 	.word	0x40020000
 800116c:	20000a50 	.word	0x20000a50
 8001170:	20000b8c 	.word	0x20000b8c

08001174 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2104      	movs	r1, #4
 800117c:	480e      	ldr	r0, [pc, #56]	; (80011b8 <ADF_SPI_READY+0x44>)
 800117e:	f006 f967 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 8001182:	2332      	movs	r3, #50	; 0x32
 8001184:	2201      	movs	r2, #1
 8001186:	21ff      	movs	r1, #255	; 0xff
 8001188:	480c      	ldr	r0, [pc, #48]	; (80011bc <ADF_SPI_READY+0x48>)
 800118a:	f00a fc6a 	bl	800ba62 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800118e:	2332      	movs	r3, #50	; 0x32
 8001190:	2201      	movs	r2, #1
 8001192:	490b      	ldr	r1, [pc, #44]	; (80011c0 <ADF_SPI_READY+0x4c>)
 8001194:	4809      	ldr	r0, [pc, #36]	; (80011bc <ADF_SPI_READY+0x48>)
 8001196:	f00a fd98 	bl	800bcca <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800119a:	2201      	movs	r2, #1
 800119c:	2104      	movs	r1, #4
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <ADF_SPI_READY+0x44>)
 80011a0:	f006 f956 	bl	8007450 <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <ADF_SPI_READY+0x4c>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	da01      	bge.n	80011b2 <ADF_SPI_READY+0x3e>
		return 1;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e000      	b.n	80011b4 <ADF_SPI_READY+0x40>
	else
		return 0;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40020000 	.word	0x40020000
 80011bc:	20000a50 	.word	0x20000a50
 80011c0:	20000b8c 	.word	0x20000b8c

080011c4 <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 80011c8:	2108      	movs	r1, #8
 80011ca:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011ce:	f7ff fe9d 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 80011d6:	b580      	push	{r7, lr}
 80011d8:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80011da:	2110      	movs	r1, #16
 80011dc:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011e0:	f7ff fe94 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d105      	bne.n	8001202 <advance_pointer+0x1a>
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <advance_pointer+0x70>)
 80011f8:	4a18      	ldr	r2, [pc, #96]	; (800125c <advance_pointer+0x74>)
 80011fa:	2115      	movs	r1, #21
 80011fc:	4818      	ldr	r0, [pc, #96]	; (8001260 <advance_pointer+0x78>)
 80011fe:	f010 ffe3 	bl	80121c8 <__assert_func>

	if(cbuf->full)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7c1b      	ldrb	r3, [r3, #16]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d00b      	beq.n	8001222 <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	3301      	adds	r3, #1
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	68d2      	ldr	r2, [r2, #12]
 8001214:	fbb3 f1f2 	udiv	r1, r3, r2
 8001218:	fb02 f201 	mul.w	r2, r2, r1
 800121c:	1a9a      	subs	r2, r3, r2
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	3301      	adds	r3, #1
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	68d2      	ldr	r2, [r2, #12]
 800122c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001230:	fb02 f201 	mul.w	r2, r2, r1
 8001234:	1a9a      	subs	r2, r3, r2
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685a      	ldr	r2, [r3, #4]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	429a      	cmp	r2, r3
 8001244:	bf0c      	ite	eq
 8001246:	2301      	moveq	r3, #1
 8001248:	2300      	movne	r3, #0
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	741a      	strb	r2, [r3, #16]
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	0801351c 	.word	0x0801351c
 800125c:	08013738 	.word	0x08013738
 8001260:	08013524 	.word	0x08013524

08001264 <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d105      	bne.n	800127e <retreat_pointer+0x1a>
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <retreat_pointer+0x40>)
 8001274:	4a0c      	ldr	r2, [pc, #48]	; (80012a8 <retreat_pointer+0x44>)
 8001276:	2120      	movs	r1, #32
 8001278:	480c      	ldr	r0, [pc, #48]	; (80012ac <retreat_pointer+0x48>)
 800127a:	f010 ffa5 	bl	80121c8 <__assert_func>

	cbuf->full = false;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	3301      	adds	r3, #1
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	68d2      	ldr	r2, [r2, #12]
 800128e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001292:	fb02 f201 	mul.w	r2, r2, r1
 8001296:	1a9a      	subs	r2, r3, r2
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	609a      	str	r2, [r3, #8]
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	0801351c 	.word	0x0801351c
 80012a8:	08013748 	.word	0x08013748
 80012ac:	08013524 	.word	0x08013524

080012b0 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <circular_buf_init+0x16>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d105      	bne.n	80012d2 <circular_buf_init+0x22>
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <circular_buf_init+0x74>)
 80012c8:	4a17      	ldr	r2, [pc, #92]	; (8001328 <circular_buf_init+0x78>)
 80012ca:	2128      	movs	r1, #40	; 0x28
 80012cc:	4817      	ldr	r0, [pc, #92]	; (800132c <circular_buf_init+0x7c>)
 80012ce:	f010 ff7b 	bl	80121c8 <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 80012d2:	2014      	movs	r0, #20
 80012d4:	f010 ffd2 	bl	801227c <malloc>
 80012d8:	4603      	mov	r3, r0
 80012da:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d105      	bne.n	80012ee <circular_buf_init+0x3e>
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <circular_buf_init+0x80>)
 80012e4:	4a10      	ldr	r2, [pc, #64]	; (8001328 <circular_buf_init+0x78>)
 80012e6:	212b      	movs	r1, #43	; 0x2b
 80012e8:	4810      	ldr	r0, [pc, #64]	; (800132c <circular_buf_init+0x7c>)
 80012ea:	f010 ff6d 	bl	80121c8 <__assert_func>

	cbuf->buffer = buffer;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f000 f81c 	bl	8001338 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f000 f8d3 	bl	80014ac <circular_buf_empty>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d105      	bne.n	8001318 <circular_buf_init+0x68>
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <circular_buf_init+0x84>)
 800130e:	4a06      	ldr	r2, [pc, #24]	; (8001328 <circular_buf_init+0x78>)
 8001310:	2131      	movs	r1, #49	; 0x31
 8001312:	4806      	ldr	r0, [pc, #24]	; (800132c <circular_buf_init+0x7c>)
 8001314:	f010 ff58 	bl	80121c8 <__assert_func>

	return cbuf;
 8001318:	68fb      	ldr	r3, [r7, #12]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	08013538 	.word	0x08013538
 8001328:	08013758 	.word	0x08013758
 800132c:	08013524 	.word	0x08013524
 8001330:	0801351c 	.word	0x0801351c
 8001334:	08013548 	.word	0x08013548

08001338 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d105      	bne.n	8001352 <circular_buf_reset+0x1a>
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <circular_buf_reset+0x34>)
 8001348:	4a09      	ldr	r2, [pc, #36]	; (8001370 <circular_buf_reset+0x38>)
 800134a:	213c      	movs	r1, #60	; 0x3c
 800134c:	4809      	ldr	r0, [pc, #36]	; (8001374 <circular_buf_reset+0x3c>)
 800134e:	f010 ff3b 	bl	80121c8 <__assert_func>

    cbuf->head = 0;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	741a      	strb	r2, [r3, #16]
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	0801351c 	.word	0x0801351c
 8001370:	0801376c 	.word	0x0801376c
 8001374:	08013524 	.word	0x08013524

08001378 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d105      	bne.n	8001392 <circular_buf_size+0x1a>
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <circular_buf_size+0x64>)
 8001388:	4a15      	ldr	r2, [pc, #84]	; (80013e0 <circular_buf_size+0x68>)
 800138a:	2144      	movs	r1, #68	; 0x44
 800138c:	4815      	ldr	r0, [pc, #84]	; (80013e4 <circular_buf_size+0x6c>)
 800138e:	f010 ff1b 	bl	80121c8 <__assert_func>

	size_t size = cbuf->max;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	7c1b      	ldrb	r3, [r3, #16]
 800139c:	f083 0301 	eor.w	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d015      	beq.n	80013d2 <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d306      	bcc.n	80013c0 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	e008      	b.n	80013d2 <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	441a      	add	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	0801351c 	.word	0x0801351c
 80013e0:	08013780 	.word	0x08013780
 80013e4:	08013524 	.word	0x08013524

080013e8 <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <circular_buf_put_overwrite+0x1a>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d105      	bne.n	800140e <circular_buf_put_overwrite+0x26>
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <circular_buf_put_overwrite+0x44>)
 8001404:	4a0a      	ldr	r2, [pc, #40]	; (8001430 <circular_buf_put_overwrite+0x48>)
 8001406:	215a      	movs	r1, #90	; 0x5a
 8001408:	480a      	ldr	r0, [pc, #40]	; (8001434 <circular_buf_put_overwrite+0x4c>)
 800140a:	f010 fedd 	bl	80121c8 <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	887a      	ldrh	r2, [r7, #2]
 800141c:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff fee2 	bl	80011e8 <advance_pointer>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	08013564 	.word	0x08013564
 8001430:	08013794 	.word	0x08013794
 8001434:	08013524 	.word	0x08013524

08001438 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <circular_buf_get+0x1e>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <circular_buf_get+0x1e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d105      	bne.n	8001462 <circular_buf_get+0x2a>
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <circular_buf_get+0x68>)
 8001458:	4a12      	ldr	r2, [pc, #72]	; (80014a4 <circular_buf_get+0x6c>)
 800145a:	2170      	movs	r1, #112	; 0x70
 800145c:	4812      	ldr	r0, [pc, #72]	; (80014a8 <circular_buf_get+0x70>)
 800145e:	f010 feb3 	bl	80121c8 <__assert_func>

    int r = -1;
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
 8001466:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f81f 	bl	80014ac <circular_buf_empty>
 800146e:	4603      	mov	r3, r0
 8001470:	f083 0301 	eor.w	r3, r3, #1
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00d      	beq.n	8001496 <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	881a      	ldrh	r2, [r3, #0]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff fee9 	bl	8001264 <retreat_pointer>

        r = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
    }

    return r;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	0801357c 	.word	0x0801357c
 80014a4:	080137b0 	.word	0x080137b0
 80014a8:	08013524 	.word	0x08013524

080014ac <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d105      	bne.n	80014c6 <circular_buf_empty+0x1a>
 80014ba:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <circular_buf_empty+0x48>)
 80014bc:	4a0e      	ldr	r2, [pc, #56]	; (80014f8 <circular_buf_empty+0x4c>)
 80014be:	217f      	movs	r1, #127	; 0x7f
 80014c0:	480e      	ldr	r0, [pc, #56]	; (80014fc <circular_buf_empty+0x50>)
 80014c2:	f010 fe81 	bl	80121c8 <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	7c1b      	ldrb	r3, [r3, #16]
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d007      	beq.n	80014e4 <circular_buf_empty+0x38>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d101      	bne.n	80014e4 <circular_buf_empty+0x38>
 80014e0:	2301      	movs	r3, #1
 80014e2:	e000      	b.n	80014e6 <circular_buf_empty+0x3a>
 80014e4:	2300      	movs	r3, #0
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	b2db      	uxtb	r3, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	0801351c 	.word	0x0801351c
 80014f8:	080137c4 	.word	0x080137c4
 80014fc:	08013524 	.word	0x08013524

08001500 <OLED_print_credits>:
extern uint8_t settings_threshold;
extern uint8_t settings_USB_print;
extern char settings_mode;

/* Functions -------------------------------------------------------------------*/
void OLED_print_credits(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	ssh1106_SetCursor(40, 15);
 8001504:	210f      	movs	r1, #15
 8001506:	2028      	movs	r0, #40	; 0x28
 8001508:	f003 f954 	bl	80047b4 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Encrypted", Font_6x8, White);
 800150c:	4a21      	ldr	r2, [pc, #132]	; (8001594 <OLED_print_credits+0x94>)
 800150e:	2301      	movs	r3, #1
 8001510:	ca06      	ldmia	r2, {r1, r2}
 8001512:	4821      	ldr	r0, [pc, #132]	; (8001598 <OLED_print_credits+0x98>)
 8001514:	f003 f928 	bl	8004768 <ssh1106_WriteString>
 8001518:	4603      	mov	r3, r0
 800151a:	461a      	mov	r2, r3
 800151c:	4b1f      	ldr	r3, [pc, #124]	; (800159c <OLED_print_credits+0x9c>)
 800151e:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 25);
 8001520:	2119      	movs	r1, #25
 8001522:	2019      	movs	r0, #25
 8001524:	f003 f946 	bl	80047b4 <ssh1106_SetCursor>
	s = ssh1106_WriteString("walkie talkie", Font_6x8, White);
 8001528:	4a1a      	ldr	r2, [pc, #104]	; (8001594 <OLED_print_credits+0x94>)
 800152a:	2301      	movs	r3, #1
 800152c:	ca06      	ldmia	r2, {r1, r2}
 800152e:	481c      	ldr	r0, [pc, #112]	; (80015a0 <OLED_print_credits+0xa0>)
 8001530:	f003 f91a 	bl	8004768 <ssh1106_WriteString>
 8001534:	4603      	mov	r3, r0
 8001536:	461a      	mov	r2, r3
 8001538:	4b18      	ldr	r3, [pc, #96]	; (800159c <OLED_print_credits+0x9c>)
 800153a:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(64, 35);
 800153c:	2123      	movs	r1, #35	; 0x23
 800153e:	2040      	movs	r0, #64	; 0x40
 8001540:	f003 f938 	bl	80047b4 <ssh1106_SetCursor>
	s = ssh1106_WriteString("by", Font_6x8, White);
 8001544:	4a13      	ldr	r2, [pc, #76]	; (8001594 <OLED_print_credits+0x94>)
 8001546:	2301      	movs	r3, #1
 8001548:	ca06      	ldmia	r2, {r1, r2}
 800154a:	4816      	ldr	r0, [pc, #88]	; (80015a4 <OLED_print_credits+0xa4>)
 800154c:	f003 f90c 	bl	8004768 <ssh1106_WriteString>
 8001550:	4603      	mov	r3, r0
 8001552:	461a      	mov	r2, r3
 8001554:	4b11      	ldr	r3, [pc, #68]	; (800159c <OLED_print_credits+0x9c>)
 8001556:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(10, 45);
 8001558:	212d      	movs	r1, #45	; 0x2d
 800155a:	200a      	movs	r0, #10
 800155c:	f003 f92a 	bl	80047b4 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Victor Van der Elst", Font_6x8, White);
 8001560:	4a0c      	ldr	r2, [pc, #48]	; (8001594 <OLED_print_credits+0x94>)
 8001562:	2301      	movs	r3, #1
 8001564:	ca06      	ldmia	r2, {r1, r2}
 8001566:	4810      	ldr	r0, [pc, #64]	; (80015a8 <OLED_print_credits+0xa8>)
 8001568:	f003 f8fe 	bl	8004768 <ssh1106_WriteString>
 800156c:	4603      	mov	r3, r0
 800156e:	461a      	mov	r2, r3
 8001570:	4b0a      	ldr	r3, [pc, #40]	; (800159c <OLED_print_credits+0x9c>)
 8001572:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 55);
 8001574:	2137      	movs	r1, #55	; 0x37
 8001576:	2019      	movs	r0, #25
 8001578:	f003 f91c 	bl	80047b4 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Ruben Wilssens", Font_6x8, White);
 800157c:	4a05      	ldr	r2, [pc, #20]	; (8001594 <OLED_print_credits+0x94>)
 800157e:	2301      	movs	r3, #1
 8001580:	ca06      	ldmia	r2, {r1, r2}
 8001582:	480a      	ldr	r0, [pc, #40]	; (80015ac <OLED_print_credits+0xac>)
 8001584:	f003 f8f0 	bl	8004768 <ssh1106_WriteString>
 8001588:	4603      	mov	r3, r0
 800158a:	461a      	mov	r2, r3
 800158c:	4b03      	ldr	r3, [pc, #12]	; (800159c <OLED_print_credits+0x9c>)
 800158e:	701a      	strb	r2, [r3, #0]
}
 8001590:	bf00      	nop
 8001592:	bd80      	pop	{r7, pc}
 8001594:	200000d0 	.word	0x200000d0
 8001598:	0801359c 	.word	0x0801359c
 800159c:	20000708 	.word	0x20000708
 80015a0:	080135a8 	.word	0x080135a8
 80015a4:	080135b8 	.word	0x080135b8
 80015a8:	080135bc 	.word	0x080135bc
 80015ac:	080135d0 	.word	0x080135d0

080015b0 <OLED_print_status>:

void OLED_print_status(char status){
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	71fb      	strb	r3, [r7, #7]
	ssh1106_SetCursor(3, 0);
 80015ba:	2100      	movs	r1, #0
 80015bc:	2003      	movs	r0, #3
 80015be:	f003 f8f9 	bl	80047b4 <ssh1106_SetCursor>
	s = ssh1106_WriteString("12:00", Font_6x8, White); //change with actual time
 80015c2:	4a1e      	ldr	r2, [pc, #120]	; (800163c <OLED_print_status+0x8c>)
 80015c4:	2301      	movs	r3, #1
 80015c6:	ca06      	ldmia	r2, {r1, r2}
 80015c8:	481d      	ldr	r0, [pc, #116]	; (8001640 <OLED_print_status+0x90>)
 80015ca:	f003 f8cd 	bl	8004768 <ssh1106_WriteString>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <OLED_print_status+0x94>)
 80015d4:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(63, 0);
 80015d6:	2100      	movs	r1, #0
 80015d8:	203f      	movs	r0, #63	; 0x3f
 80015da:	f003 f8eb 	bl	80047b4 <ssh1106_SetCursor>
	s = ssh1106_WriteChar(status, Font_6x8, White);
 80015de:	4a17      	ldr	r2, [pc, #92]	; (800163c <OLED_print_status+0x8c>)
 80015e0:	79f8      	ldrb	r0, [r7, #7]
 80015e2:	2301      	movs	r3, #1
 80015e4:	ca06      	ldmia	r2, {r1, r2}
 80015e6:	f003 f837 	bl	8004658 <ssh1106_WriteChar>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b15      	ldr	r3, [pc, #84]	; (8001644 <OLED_print_status+0x94>)
 80015f0:	701a      	strb	r2, [r3, #0]
	if(LBO){
 80015f2:	4b15      	ldr	r3, [pc, #84]	; (8001648 <OLED_print_status+0x98>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00e      	beq.n	8001618 <OLED_print_status+0x68>
		ssh1106_SetCursor(92, 0);
 80015fa:	2100      	movs	r1, #0
 80015fc:	205c      	movs	r0, #92	; 0x5c
 80015fe:	f003 f8d9 	bl	80047b4 <ssh1106_SetCursor>
		s = ssh1106_WriteString("BAT_Ok", Font_6x8, White);
 8001602:	4a0e      	ldr	r2, [pc, #56]	; (800163c <OLED_print_status+0x8c>)
 8001604:	2301      	movs	r3, #1
 8001606:	ca06      	ldmia	r2, {r1, r2}
 8001608:	4810      	ldr	r0, [pc, #64]	; (800164c <OLED_print_status+0x9c>)
 800160a:	f003 f8ad 	bl	8004768 <ssh1106_WriteString>
 800160e:	4603      	mov	r3, r0
 8001610:	461a      	mov	r2, r3
 8001612:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <OLED_print_status+0x94>)
 8001614:	701a      	strb	r2, [r3, #0]
	}
	else{
		ssh1106_SetCursor(86, 0);
		s = ssh1106_WriteString("BAT_Low", Font_6x8, White);
	}
}
 8001616:	e00d      	b.n	8001634 <OLED_print_status+0x84>
		ssh1106_SetCursor(86, 0);
 8001618:	2100      	movs	r1, #0
 800161a:	2056      	movs	r0, #86	; 0x56
 800161c:	f003 f8ca 	bl	80047b4 <ssh1106_SetCursor>
		s = ssh1106_WriteString("BAT_Low", Font_6x8, White);
 8001620:	4a06      	ldr	r2, [pc, #24]	; (800163c <OLED_print_status+0x8c>)
 8001622:	2301      	movs	r3, #1
 8001624:	ca06      	ldmia	r2, {r1, r2}
 8001626:	480a      	ldr	r0, [pc, #40]	; (8001650 <OLED_print_status+0xa0>)
 8001628:	f003 f89e 	bl	8004768 <ssh1106_WriteString>
 800162c:	4603      	mov	r3, r0
 800162e:	461a      	mov	r2, r3
 8001630:	4b04      	ldr	r3, [pc, #16]	; (8001644 <OLED_print_status+0x94>)
 8001632:	701a      	strb	r2, [r3, #0]
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	200000d0 	.word	0x200000d0
 8001640:	080135e0 	.word	0x080135e0
 8001644:	20000708 	.word	0x20000708
 8001648:	200000b4 	.word	0x200000b4
 800164c:	080135e8 	.word	0x080135e8
 8001650:	080135f0 	.word	0x080135f0

08001654 <OLED>:

void OLED(void){
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
	OLED_clear_screen();
 800165a:	f000 f95d 	bl	8001918 <OLED_clear_screen>
	char stringValue[10];
	switch(menu){
 800165e:	4b93      	ldr	r3, [pc, #588]	; (80018ac <OLED+0x258>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b05      	cmp	r3, #5
 8001664:	f200 8117 	bhi.w	8001896 <OLED+0x242>
 8001668:	a201      	add	r2, pc, #4	; (adr r2, 8001670 <OLED+0x1c>)
 800166a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800166e:	bf00      	nop
 8001670:	08001689 	.word	0x08001689
 8001674:	080016e9 	.word	0x080016e9
 8001678:	08001749 	.word	0x08001749
 800167c:	080017af 	.word	0x080017af
 8001680:	08001815 	.word	0x08001815
 8001684:	08001837 	.word	0x08001837
		// Encryption ON OFF
		case 0:
			ssh1106_SetCursor(3, 10);
 8001688:	210a      	movs	r1, #10
 800168a:	2003      	movs	r0, #3
 800168c:	f003 f892 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 0", Font_6x8, White);
 8001690:	4a87      	ldr	r2, [pc, #540]	; (80018b0 <OLED+0x25c>)
 8001692:	2301      	movs	r3, #1
 8001694:	ca06      	ldmia	r2, {r1, r2}
 8001696:	4887      	ldr	r0, [pc, #540]	; (80018b4 <OLED+0x260>)
 8001698:	f003 f866 	bl	8004768 <ssh1106_WriteString>
 800169c:	4603      	mov	r3, r0
 800169e:	461a      	mov	r2, r3
 80016a0:	4b85      	ldr	r3, [pc, #532]	; (80018b8 <OLED+0x264>)
 80016a2:	701a      	strb	r2, [r3, #0]
			if(settings_encryption){
 80016a4:	4b85      	ldr	r3, [pc, #532]	; (80018bc <OLED+0x268>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d00e      	beq.n	80016ca <OLED+0x76>
				ssh1106_SetCursor(25, 30);
 80016ac:	211e      	movs	r1, #30
 80016ae:	2019      	movs	r0, #25
 80016b0:	f003 f880 	bl	80047b4 <ssh1106_SetCursor>
				s = ssh1106_WriteString("Encryption ON", Font_6x8, White);
 80016b4:	4a7e      	ldr	r2, [pc, #504]	; (80018b0 <OLED+0x25c>)
 80016b6:	2301      	movs	r3, #1
 80016b8:	ca06      	ldmia	r2, {r1, r2}
 80016ba:	4881      	ldr	r0, [pc, #516]	; (80018c0 <OLED+0x26c>)
 80016bc:	f003 f854 	bl	8004768 <ssh1106_WriteString>
 80016c0:	4603      	mov	r3, r0
 80016c2:	461a      	mov	r2, r3
 80016c4:	4b7c      	ldr	r3, [pc, #496]	; (80018b8 <OLED+0x264>)
 80016c6:	701a      	strb	r2, [r3, #0]
			}
			else{
				ssh1106_SetCursor(25, 30);
				s = ssh1106_WriteString("Encryption OFF", Font_6x8, White);
			}
			break;
 80016c8:	e0e5      	b.n	8001896 <OLED+0x242>
				ssh1106_SetCursor(25, 30);
 80016ca:	211e      	movs	r1, #30
 80016cc:	2019      	movs	r0, #25
 80016ce:	f003 f871 	bl	80047b4 <ssh1106_SetCursor>
				s = ssh1106_WriteString("Encryption OFF", Font_6x8, White);
 80016d2:	4a77      	ldr	r2, [pc, #476]	; (80018b0 <OLED+0x25c>)
 80016d4:	2301      	movs	r3, #1
 80016d6:	ca06      	ldmia	r2, {r1, r2}
 80016d8:	487a      	ldr	r0, [pc, #488]	; (80018c4 <OLED+0x270>)
 80016da:	f003 f845 	bl	8004768 <ssh1106_WriteString>
 80016de:	4603      	mov	r3, r0
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b75      	ldr	r3, [pc, #468]	; (80018b8 <OLED+0x264>)
 80016e4:	701a      	strb	r2, [r3, #0]
			break;
 80016e6:	e0d6      	b.n	8001896 <OLED+0x242>
		// HGM LGM
		case 1:
			ssh1106_SetCursor(3, 10);
 80016e8:	210a      	movs	r1, #10
 80016ea:	2003      	movs	r0, #3
 80016ec:	f003 f862 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 1", Font_6x8, White);
 80016f0:	4a6f      	ldr	r2, [pc, #444]	; (80018b0 <OLED+0x25c>)
 80016f2:	2301      	movs	r3, #1
 80016f4:	ca06      	ldmia	r2, {r1, r2}
 80016f6:	4874      	ldr	r0, [pc, #464]	; (80018c8 <OLED+0x274>)
 80016f8:	f003 f836 	bl	8004768 <ssh1106_WriteString>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	4b6d      	ldr	r3, [pc, #436]	; (80018b8 <OLED+0x264>)
 8001702:	701a      	strb	r2, [r3, #0]
			if(HGM){
 8001704:	4b71      	ldr	r3, [pc, #452]	; (80018cc <OLED+0x278>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d00e      	beq.n	800172a <OLED+0xd6>
				ssh1106_SetCursor(25, 30);
 800170c:	211e      	movs	r1, #30
 800170e:	2019      	movs	r0, #25
 8001710:	f003 f850 	bl	80047b4 <ssh1106_SetCursor>
				s = ssh1106_WriteString("HGM Enabled", Font_6x8, White);
 8001714:	4a66      	ldr	r2, [pc, #408]	; (80018b0 <OLED+0x25c>)
 8001716:	2301      	movs	r3, #1
 8001718:	ca06      	ldmia	r2, {r1, r2}
 800171a:	486d      	ldr	r0, [pc, #436]	; (80018d0 <OLED+0x27c>)
 800171c:	f003 f824 	bl	8004768 <ssh1106_WriteString>
 8001720:	4603      	mov	r3, r0
 8001722:	461a      	mov	r2, r3
 8001724:	4b64      	ldr	r3, [pc, #400]	; (80018b8 <OLED+0x264>)
 8001726:	701a      	strb	r2, [r3, #0]
			}
			else{
				ssh1106_SetCursor(25, 30);
				s = ssh1106_WriteString("HGM Disabled", Font_6x8, White);
			}
			break;
 8001728:	e0b5      	b.n	8001896 <OLED+0x242>
				ssh1106_SetCursor(25, 30);
 800172a:	211e      	movs	r1, #30
 800172c:	2019      	movs	r0, #25
 800172e:	f003 f841 	bl	80047b4 <ssh1106_SetCursor>
				s = ssh1106_WriteString("HGM Disabled", Font_6x8, White);
 8001732:	4a5f      	ldr	r2, [pc, #380]	; (80018b0 <OLED+0x25c>)
 8001734:	2301      	movs	r3, #1
 8001736:	ca06      	ldmia	r2, {r1, r2}
 8001738:	4866      	ldr	r0, [pc, #408]	; (80018d4 <OLED+0x280>)
 800173a:	f003 f815 	bl	8004768 <ssh1106_WriteString>
 800173e:	4603      	mov	r3, r0
 8001740:	461a      	mov	r2, r3
 8001742:	4b5d      	ldr	r3, [pc, #372]	; (80018b8 <OLED+0x264>)
 8001744:	701a      	strb	r2, [r3, #0]
			break;
 8001746:	e0a6      	b.n	8001896 <OLED+0x242>
		// VOLUME
		case 2:
			ssh1106_SetCursor(3, 10);
 8001748:	210a      	movs	r1, #10
 800174a:	2003      	movs	r0, #3
 800174c:	f003 f832 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 2", Font_6x8, White);
 8001750:	4a57      	ldr	r2, [pc, #348]	; (80018b0 <OLED+0x25c>)
 8001752:	2301      	movs	r3, #1
 8001754:	ca06      	ldmia	r2, {r1, r2}
 8001756:	4860      	ldr	r0, [pc, #384]	; (80018d8 <OLED+0x284>)
 8001758:	f003 f806 	bl	8004768 <ssh1106_WriteString>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	4b55      	ldr	r3, [pc, #340]	; (80018b8 <OLED+0x264>)
 8001762:	701a      	strb	r2, [r3, #0]
			ssh1106_SetCursor(30, 30);
 8001764:	211e      	movs	r1, #30
 8001766:	201e      	movs	r0, #30
 8001768:	f003 f824 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Volume: ", Font_6x8, White);
 800176c:	4a50      	ldr	r2, [pc, #320]	; (80018b0 <OLED+0x25c>)
 800176e:	2301      	movs	r3, #1
 8001770:	ca06      	ldmia	r2, {r1, r2}
 8001772:	485a      	ldr	r0, [pc, #360]	; (80018dc <OLED+0x288>)
 8001774:	f002 fff8 	bl	8004768 <ssh1106_WriteString>
 8001778:	4603      	mov	r3, r0
 800177a:	461a      	mov	r2, r3
 800177c:	4b4e      	ldr	r3, [pc, #312]	; (80018b8 <OLED+0x264>)
 800177e:	701a      	strb	r2, [r3, #0]
			sprintf(stringValue, "%u", settings_volume); // Copy value in string
 8001780:	4b57      	ldr	r3, [pc, #348]	; (80018e0 <OLED+0x28c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	4956      	ldr	r1, [pc, #344]	; (80018e4 <OLED+0x290>)
 800178a:	4618      	mov	r0, r3
 800178c:	f011 f91a 	bl	80129c4 <siprintf>
			ssh1106_SetCursor(30+(strlen("Volume: ")*6),30);
 8001790:	211e      	movs	r1, #30
 8001792:	204e      	movs	r0, #78	; 0x4e
 8001794:	f003 f80e 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString(stringValue, Font_6x8, White);
 8001798:	4a45      	ldr	r2, [pc, #276]	; (80018b0 <OLED+0x25c>)
 800179a:	1d38      	adds	r0, r7, #4
 800179c:	2301      	movs	r3, #1
 800179e:	ca06      	ldmia	r2, {r1, r2}
 80017a0:	f002 ffe2 	bl	8004768 <ssh1106_WriteString>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b43      	ldr	r3, [pc, #268]	; (80018b8 <OLED+0x264>)
 80017aa:	701a      	strb	r2, [r3, #0]
			break;
 80017ac:	e073      	b.n	8001896 <OLED+0x242>
		// Threshold
		case 3:
			ssh1106_SetCursor(3, 10);
 80017ae:	210a      	movs	r1, #10
 80017b0:	2003      	movs	r0, #3
 80017b2:	f002 ffff 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 3", Font_6x8, White);
 80017b6:	4a3e      	ldr	r2, [pc, #248]	; (80018b0 <OLED+0x25c>)
 80017b8:	2301      	movs	r3, #1
 80017ba:	ca06      	ldmia	r2, {r1, r2}
 80017bc:	484a      	ldr	r0, [pc, #296]	; (80018e8 <OLED+0x294>)
 80017be:	f002 ffd3 	bl	8004768 <ssh1106_WriteString>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b3c      	ldr	r3, [pc, #240]	; (80018b8 <OLED+0x264>)
 80017c8:	701a      	strb	r2, [r3, #0]
			ssh1106_SetCursor(25, 30);
 80017ca:	211e      	movs	r1, #30
 80017cc:	2019      	movs	r0, #25
 80017ce:	f002 fff1 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Threshold: ", Font_6x8, White);
 80017d2:	4a37      	ldr	r2, [pc, #220]	; (80018b0 <OLED+0x25c>)
 80017d4:	2301      	movs	r3, #1
 80017d6:	ca06      	ldmia	r2, {r1, r2}
 80017d8:	4844      	ldr	r0, [pc, #272]	; (80018ec <OLED+0x298>)
 80017da:	f002 ffc5 	bl	8004768 <ssh1106_WriteString>
 80017de:	4603      	mov	r3, r0
 80017e0:	461a      	mov	r2, r3
 80017e2:	4b35      	ldr	r3, [pc, #212]	; (80018b8 <OLED+0x264>)
 80017e4:	701a      	strb	r2, [r3, #0]
			sprintf(stringValue, "%u", settings_threshold); // Copy value in string
 80017e6:	4b42      	ldr	r3, [pc, #264]	; (80018f0 <OLED+0x29c>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	461a      	mov	r2, r3
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	493d      	ldr	r1, [pc, #244]	; (80018e4 <OLED+0x290>)
 80017f0:	4618      	mov	r0, r3
 80017f2:	f011 f8e7 	bl	80129c4 <siprintf>
			ssh1106_SetCursor(25+(strlen("Threshold: ")*6),30);
 80017f6:	211e      	movs	r1, #30
 80017f8:	205b      	movs	r0, #91	; 0x5b
 80017fa:	f002 ffdb 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString(stringValue, Font_6x8, White);
 80017fe:	4a2c      	ldr	r2, [pc, #176]	; (80018b0 <OLED+0x25c>)
 8001800:	1d38      	adds	r0, r7, #4
 8001802:	2301      	movs	r3, #1
 8001804:	ca06      	ldmia	r2, {r1, r2}
 8001806:	f002 ffaf 	bl	8004768 <ssh1106_WriteString>
 800180a:	4603      	mov	r3, r0
 800180c:	461a      	mov	r2, r3
 800180e:	4b2a      	ldr	r3, [pc, #168]	; (80018b8 <OLED+0x264>)
 8001810:	701a      	strb	r2, [r3, #0]
			break;
 8001812:	e040      	b.n	8001896 <OLED+0x242>
		// Credits
		case 4:
			ssh1106_SetCursor(3, 10);
 8001814:	210a      	movs	r1, #10
 8001816:	2003      	movs	r0, #3
 8001818:	f002 ffcc 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 4", Font_6x8, White);
 800181c:	4a24      	ldr	r2, [pc, #144]	; (80018b0 <OLED+0x25c>)
 800181e:	2301      	movs	r3, #1
 8001820:	ca06      	ldmia	r2, {r1, r2}
 8001822:	4834      	ldr	r0, [pc, #208]	; (80018f4 <OLED+0x2a0>)
 8001824:	f002 ffa0 	bl	8004768 <ssh1106_WriteString>
 8001828:	4603      	mov	r3, r0
 800182a:	461a      	mov	r2, r3
 800182c:	4b22      	ldr	r3, [pc, #136]	; (80018b8 <OLED+0x264>)
 800182e:	701a      	strb	r2, [r3, #0]
			OLED_print_credits();
 8001830:	f7ff fe66 	bl	8001500 <OLED_print_credits>
			break;
 8001834:	e02f      	b.n	8001896 <OLED+0x242>
		// USB
		case 5:
			ssh1106_SetCursor(3, 10);
 8001836:	210a      	movs	r1, #10
 8001838:	2003      	movs	r0, #3
 800183a:	f002 ffbb 	bl	80047b4 <ssh1106_SetCursor>
			s = ssh1106_WriteString("Menu 5", Font_6x8, White);
 800183e:	4a1c      	ldr	r2, [pc, #112]	; (80018b0 <OLED+0x25c>)
 8001840:	2301      	movs	r3, #1
 8001842:	ca06      	ldmia	r2, {r1, r2}
 8001844:	482c      	ldr	r0, [pc, #176]	; (80018f8 <OLED+0x2a4>)
 8001846:	f002 ff8f 	bl	8004768 <ssh1106_WriteString>
 800184a:	4603      	mov	r3, r0
 800184c:	461a      	mov	r2, r3
 800184e:	4b1a      	ldr	r3, [pc, #104]	; (80018b8 <OLED+0x264>)
 8001850:	701a      	strb	r2, [r3, #0]
			if(settings_USB_print){
 8001852:	4b2a      	ldr	r3, [pc, #168]	; (80018fc <OLED+0x2a8>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d00e      	beq.n	8001878 <OLED+0x224>
				ssh1106_SetCursor(25, 30);
 800185a:	211e      	movs	r1, #30
 800185c:	2019      	movs	r0, #25
 800185e:	f002 ffa9 	bl	80047b4 <ssh1106_SetCursor>
				s = ssh1106_WriteString("Print RSS", Font_6x8, White);
 8001862:	4a13      	ldr	r2, [pc, #76]	; (80018b0 <OLED+0x25c>)
 8001864:	2301      	movs	r3, #1
 8001866:	ca06      	ldmia	r2, {r1, r2}
 8001868:	4825      	ldr	r0, [pc, #148]	; (8001900 <OLED+0x2ac>)
 800186a:	f002 ff7d 	bl	8004768 <ssh1106_WriteString>
 800186e:	4603      	mov	r3, r0
 8001870:	461a      	mov	r2, r3
 8001872:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <OLED+0x264>)
 8001874:	701a      	strb	r2, [r3, #0]
			}
			else{
				ssh1106_SetCursor(15, 30);
				s = ssh1106_WriteString("Print 32-bit keys", Font_6x8, White);
			}
			break;
 8001876:	e00d      	b.n	8001894 <OLED+0x240>
				ssh1106_SetCursor(15, 30);
 8001878:	211e      	movs	r1, #30
 800187a:	200f      	movs	r0, #15
 800187c:	f002 ff9a 	bl	80047b4 <ssh1106_SetCursor>
				s = ssh1106_WriteString("Print 32-bit keys", Font_6x8, White);
 8001880:	4a0b      	ldr	r2, [pc, #44]	; (80018b0 <OLED+0x25c>)
 8001882:	2301      	movs	r3, #1
 8001884:	ca06      	ldmia	r2, {r1, r2}
 8001886:	481f      	ldr	r0, [pc, #124]	; (8001904 <OLED+0x2b0>)
 8001888:	f002 ff6e 	bl	8004768 <ssh1106_WriteString>
 800188c:	4603      	mov	r3, r0
 800188e:	461a      	mov	r2, r3
 8001890:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <OLED+0x264>)
 8001892:	701a      	strb	r2, [r3, #0]
			break;
 8001894:	bf00      	nop
	}
	OLED_print_status(settings_mode);
 8001896:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <OLED+0x2b4>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fe88 	bl	80015b0 <OLED_print_status>
	ssh1106_UpdateScreen();
 80018a0:	f002 fe54 	bl	800454c <ssh1106_UpdateScreen>
}
 80018a4:	bf00      	nop
 80018a6:	3710      	adds	r7, #16
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	200000b5 	.word	0x200000b5
 80018b0:	200000d0 	.word	0x200000d0
 80018b4:	080135f8 	.word	0x080135f8
 80018b8:	20000708 	.word	0x20000708
 80018bc:	20000092 	.word	0x20000092
 80018c0:	08013600 	.word	0x08013600
 80018c4:	08013610 	.word	0x08013610
 80018c8:	08013620 	.word	0x08013620
 80018cc:	200002d8 	.word	0x200002d8
 80018d0:	08013628 	.word	0x08013628
 80018d4:	08013634 	.word	0x08013634
 80018d8:	08013644 	.word	0x08013644
 80018dc:	0801364c 	.word	0x0801364c
 80018e0:	20000091 	.word	0x20000091
 80018e4:	08013658 	.word	0x08013658
 80018e8:	0801365c 	.word	0x0801365c
 80018ec:	08013664 	.word	0x08013664
 80018f0:	20000093 	.word	0x20000093
 80018f4:	08013670 	.word	0x08013670
 80018f8:	08013678 	.word	0x08013678
 80018fc:	200002dc 	.word	0x200002dc
 8001900:	08013680 	.word	0x08013680
 8001904:	0801368c 	.word	0x0801368c
 8001908:	20000090 	.word	0x20000090

0800190c <OLED_init>:

void OLED_init(void){
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
	ssh1106_Init();
 8001910:	f002 fd90 	bl	8004434 <ssh1106_Init>
}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}

08001918 <OLED_clear_screen>:

void OLED_clear_screen(void){
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
	ssh1106_Fill(Black);
 800191c:	2000      	movs	r0, #0
 800191e:	f002 fdf3 	bl	8004508 <ssh1106_Fill>
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}

08001926 <OLED_update>:

void OLED_update(void){
 8001926:	b580      	push	{r7, lr}
 8001928:	af00      	add	r7, sp, #0
	ssh1106_UpdateScreen();
 800192a:	f002 fe0f 	bl	800454c <ssh1106_UpdateScreen>
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}

08001932 <OLED_shutdown>:

void OLED_shutdown(void){
 8001932:	b580      	push	{r7, lr}
 8001934:	af00      	add	r7, sp, #0
	ssh1106_SetDisplayOn(0);
 8001936:	2000      	movs	r0, #0
 8001938:	f002 ff68 	bl	800480c <ssh1106_SetDisplayOn>
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}

08001940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001940:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001944:	b0a4      	sub	sp, #144	; 0x90
 8001946:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001948:	f003 fd14 	bl	8005374 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800194c:	f000 fdb0 	bl	80024b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001950:	f001 fa7c 	bl	8002e4c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001954:	f000 fe30 	bl	80025b8 <MX_ADC1_Init>
  MX_DAC_Init();
 8001958:	f000 feba 	bl	80026d0 <MX_DAC_Init>
  MX_I2C1_Init();
 800195c:	f000 fee2 	bl	8002724 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001960:	f000 ff68 	bl	8002834 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001964:	f000 ff9c 	bl	80028a0 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001968:	f000 ffd0 	bl	800290c <MX_TIM1_Init>
  MX_TIM3_Init();
 800196c:	f001 f8ba 	bl	8002ae4 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8001970:	f00f fe8a 	bl	8011688 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8001974:	f001 fa40 	bl	8002df8 <MX_UART5_Init>
  MX_RTC_Init();
 8001978:	f000 ff02 	bl	8002780 <MX_RTC_Init>
  MX_TIM5_Init();
 800197c:	f001 f934 	bl	8002be8 <MX_TIM5_Init>
  MX_TIM11_Init();
 8001980:	f001 fa16 	bl	8002db0 <MX_TIM11_Init>
  MX_TIM2_Init();
 8001984:	f001 f862 	bl	8002a4c <MX_TIM2_Init>
  MX_TIM7_Init();
 8001988:	f001 f9a2 	bl	8002cd0 <MX_TIM7_Init>
  MX_TIM9_Init();
 800198c:	f001 f9d6 	bl	8002d3c <MX_TIM9_Init>
  MX_CRYP_Init();
 8001990:	f000 fe7a 	bl	8002688 <MX_CRYP_Init>
  MX_CRC_Init();
 8001994:	f000 fe64 	bl	8002660 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 8001998:	48a4      	ldr	r0, [pc, #656]	; (8001c2c <main+0x2ec>)
 800199a:	f00b faca 	bl	800cf32 <HAL_TIM_Base_Start>

  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800199e:	2100      	movs	r1, #0
 80019a0:	48a3      	ldr	r0, [pc, #652]	; (8001c30 <main+0x2f0>)
 80019a2:	f00b fc37 	bl	800d214 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80019a6:	2108      	movs	r1, #8
 80019a8:	48a2      	ldr	r0, [pc, #648]	; (8001c34 <main+0x2f4>)
 80019aa:	f00b fc33 	bl	800d214 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80019ae:	210c      	movs	r1, #12
 80019b0:	48a0      	ldr	r0, [pc, #640]	; (8001c34 <main+0x2f4>)
 80019b2:	f00b fc2f 	bl	800d214 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 80019b6:	2223      	movs	r2, #35	; 0x23
 80019b8:	2100      	movs	r1, #0
 80019ba:	2000      	movs	r0, #0
 80019bc:	f001 ff22 	bl	8003804 <LED_RGB_status>

  startup();
 80019c0:	f001 fe3c 	bl	800363c <startup>
  digipotInit(settings_volume);
 80019c4:	4b9c      	ldr	r3, [pc, #624]	; (8001c38 <main+0x2f8>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f001 fefb 	bl	80037c4 <digipotInit>

  // USB VCP variables
  int8_t buffer[60]; //25

  ptrdev= &devices[0];
 80019ce:	4b9b      	ldr	r3, [pc, #620]	; (8001c3c <main+0x2fc>)
 80019d0:	4a9b      	ldr	r2, [pc, #620]	; (8001c40 <main+0x300>)
 80019d2:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  if(transmit_voice_key){
 80019d4:	4b9b      	ldr	r3, [pc, #620]	; (8001c44 <main+0x304>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d020      	beq.n	8001a1e <main+0xde>
		  HAL_Delay(1);
 80019dc:	2001      	movs	r0, #1
 80019de:	f003 fd3b 	bl	8005458 <HAL_Delay>
		  for(int i=0; i<sizeof(devices)/sizeof(devices[0]); i++){
 80019e2:	2300      	movs	r3, #0
 80019e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80019e8:	e012      	b.n	8001a10 <main+0xd0>
			  transmitVoiceKey(&devices[i]);
 80019ea:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80019ee:	4613      	mov	r3, r2
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	4413      	add	r3, r2
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	4a92      	ldr	r2, [pc, #584]	; (8001c40 <main+0x300>)
 80019f8:	4413      	add	r3, r2
 80019fa:	4618      	mov	r0, r3
 80019fc:	f001 ff30 	bl	8003860 <transmitVoiceKey>
			  HAL_Delay(2);
 8001a00:	2002      	movs	r0, #2
 8001a02:	f003 fd29 	bl	8005458 <HAL_Delay>
		  for(int i=0; i<sizeof(devices)/sizeof(devices[0]); i++){
 8001a06:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001a10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d9e8      	bls.n	80019ea <main+0xaa>
		  }
		  transmit_voice_key = 0;
 8001a18:	4b8a      	ldr	r3, [pc, #552]	; (8001c44 <main+0x304>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	701a      	strb	r2, [r3, #0]
	  }

	  if(setup_switch==1){
 8001a1e:	4b8a      	ldr	r3, [pc, #552]	; (8001c48 <main+0x308>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d107      	bne.n	8001a36 <main+0xf6>
		  HAL_Delay(20);
 8001a26:	2014      	movs	r0, #20
 8001a28:	f003 fd16 	bl	8005458 <HAL_Delay>
		  ADF_set_Rx_mode();
 8001a2c:	f7ff fb7c 	bl	8001128 <ADF_set_Rx_mode>
		  setup_switch=0;
 8001a30:	4b85      	ldr	r3, [pc, #532]	; (8001c48 <main+0x308>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]
	  }

	  if (INT_PACKET_RECEIVED){
 8001a36:	4b85      	ldr	r3, [pc, #532]	; (8001c4c <main+0x30c>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f000 84e5 	beq.w	800240a <main+0xaca>
		  ADF_clear_Rx_flag(); //test
 8001a40:	f7ff fbc0 	bl	80011c4 <ADF_clear_Rx_flag>
		  while(ADF_SPI_READY()==0);
 8001a44:	bf00      	nop
 8001a46:	f7ff fb95 	bl	8001174 <ADF_SPI_READY>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d0fa      	beq.n	8001a46 <main+0x106>
		  INT_PACKET_RECEIVED = 0;
 8001a50:	4b7e      	ldr	r3, [pc, #504]	; (8001c4c <main+0x30c>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 8001a56:	4b7e      	ldr	r3, [pc, #504]	; (8001c50 <main+0x310>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b52      	cmp	r3, #82	; 0x52
 8001a5c:	f040 82c7 	bne.w	8001fee <main+0x6ae>
			  ADF_set_Rx_mode(); //added
 8001a60:	f7ff fb62 	bl	8001128 <ADF_set_Rx_mode>
			  while(ADF_SPI_READY()==0);
 8001a64:	bf00      	nop
 8001a66:	f7ff fb85 	bl	8001174 <ADF_SPI_READY>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d0fa      	beq.n	8001a66 <main+0x126>
			  packet_valid = readPacket();
 8001a70:	f002 f836 	bl	8003ae0 <readPacket>
 8001a74:	4603      	mov	r3, r0
 8001a76:	461a      	mov	r2, r3
 8001a78:	4b76      	ldr	r3, [pc, #472]	; (8001c54 <main+0x314>)
 8001a7a:	701a      	strb	r2, [r3, #0]

			  if(packet_valid){
 8001a7c:	4b75      	ldr	r3, [pc, #468]	; (8001c54 <main+0x314>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	f000 84c2 	beq.w	800240a <main+0xaca>
				  // Point to correct device with Rx_from_ID
				  if(Rx_from_ID < sizeof(devices)/sizeof(devices[0])){
 8001a86:	4b74      	ldr	r3, [pc, #464]	; (8001c58 <main+0x318>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d818      	bhi.n	8001ac0 <main+0x180>
					  if(Rx_from_ID == devices[Rx_from_ID].ID){
 8001a8e:	4b72      	ldr	r3, [pc, #456]	; (8001c58 <main+0x318>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	4619      	mov	r1, r3
 8001a94:	4a6a      	ldr	r2, [pc, #424]	; (8001c40 <main+0x300>)
 8001a96:	460b      	mov	r3, r1
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	440b      	add	r3, r1
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	781a      	ldrb	r2, [r3, #0]
 8001aa2:	4b6d      	ldr	r3, [pc, #436]	; (8001c58 <main+0x318>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d10a      	bne.n	8001ac0 <main+0x180>
						  ptrdev = &devices[Rx_from_ID];
 8001aaa:	4b6b      	ldr	r3, [pc, #428]	; (8001c58 <main+0x318>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	4a61      	ldr	r2, [pc, #388]	; (8001c40 <main+0x300>)
 8001aba:	4413      	add	r3, r2
 8001abc:	4a5f      	ldr	r2, [pc, #380]	; (8001c3c <main+0x2fc>)
 8001abe:	6013      	str	r3, [r2, #0]
					  }
				  }
				  else{
					  //throw error + do not execute code below
				  }
				  if (!(ptrdev->RSSI_counter)){
 8001ac0:	4b5e      	ldr	r3, [pc, #376]	; (8001c3c <main+0x2fc>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d120      	bne.n	8001b0c <main+0x1cc>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001aca:	4b64      	ldr	r3, [pc, #400]	; (8001c5c <main+0x31c>)
 8001acc:	781a      	ldrb	r2, [r3, #0]
 8001ace:	4b5b      	ldr	r3, [pc, #364]	; (8001c3c <main+0x2fc>)
 8001ad0:	681d      	ldr	r5, [r3, #0]
 8001ad2:	4610      	mov	r0, r2
 8001ad4:	f7fe fd16 	bl	8000504 <__aeabi_ui2d>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	460c      	mov	r4, r1
 8001adc:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001ae0:	4b56      	ldr	r3, [pc, #344]	; (8001c3c <main+0x2fc>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	ed93 7b04 	vldr	d7, [r3, #16]
 8001ae8:	eeb0 0a47 	vmov.f32	s0, s14
 8001aec:	eef0 0a67 	vmov.f32	s1, s15
 8001af0:	f011 fcba 	bl	8013468 <round>
 8001af4:	ec52 1b10 	vmov	r1, r2, d0
 8001af8:	4b50      	ldr	r3, [pc, #320]	; (8001c3c <main+0x2fc>)
 8001afa:	681c      	ldr	r4, [r3, #0]
 8001afc:	4608      	mov	r0, r1
 8001afe:	4611      	mov	r1, r2
 8001b00:	f7fe ff8c 	bl	8000a1c <__aeabi_d2uiz>
 8001b04:	4603      	mov	r3, r0
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	8123      	strh	r3, [r4, #8]
 8001b0a:	e04a      	b.n	8001ba2 <main+0x262>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001b0c:	4b53      	ldr	r3, [pc, #332]	; (8001c5c <main+0x31c>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7fe fd07 	bl	8000524 <__aeabi_i2d>
 8001b16:	4b52      	ldr	r3, [pc, #328]	; (8001c60 <main+0x320>)
 8001b18:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4623      	mov	r3, r4
 8001b20:	f7fe fd6a 	bl	80005f8 <__aeabi_dmul>
 8001b24:	4603      	mov	r3, r0
 8001b26:	460c      	mov	r4, r1
 8001b28:	4698      	mov	r8, r3
 8001b2a:	46a1      	mov	r9, r4
 8001b2c:	4b4c      	ldr	r3, [pc, #304]	; (8001c60 <main+0x320>)
 8001b2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001b32:	461a      	mov	r2, r3
 8001b34:	4623      	mov	r3, r4
 8001b36:	f04f 0000 	mov.w	r0, #0
 8001b3a:	494a      	ldr	r1, [pc, #296]	; (8001c64 <main+0x324>)
 8001b3c:	f7fe fba4 	bl	8000288 <__aeabi_dsub>
 8001b40:	4603      	mov	r3, r0
 8001b42:	460c      	mov	r4, r1
 8001b44:	4618      	mov	r0, r3
 8001b46:	4621      	mov	r1, r4
 8001b48:	4b3c      	ldr	r3, [pc, #240]	; (8001c3c <main+0x2fc>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001b50:	461a      	mov	r2, r3
 8001b52:	4623      	mov	r3, r4
 8001b54:	f7fe fd50 	bl	80005f8 <__aeabi_dmul>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	460c      	mov	r4, r1
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4622      	mov	r2, r4
 8001b60:	4b36      	ldr	r3, [pc, #216]	; (8001c3c <main+0x2fc>)
 8001b62:	681d      	ldr	r5, [r3, #0]
 8001b64:	4613      	mov	r3, r2
 8001b66:	460a      	mov	r2, r1
 8001b68:	4640      	mov	r0, r8
 8001b6a:	4649      	mov	r1, r9
 8001b6c:	f7fe fb8e 	bl	800028c <__adddf3>
 8001b70:	4603      	mov	r3, r0
 8001b72:	460c      	mov	r4, r1
 8001b74:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001b78:	4b30      	ldr	r3, [pc, #192]	; (8001c3c <main+0x2fc>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	ed93 7b04 	vldr	d7, [r3, #16]
 8001b80:	eeb0 0a47 	vmov.f32	s0, s14
 8001b84:	eef0 0a67 	vmov.f32	s1, s15
 8001b88:	f011 fc6e 	bl	8013468 <round>
 8001b8c:	ec52 1b10 	vmov	r1, r2, d0
 8001b90:	4b2a      	ldr	r3, [pc, #168]	; (8001c3c <main+0x2fc>)
 8001b92:	681c      	ldr	r4, [r3, #0]
 8001b94:	4608      	mov	r0, r1
 8001b96:	4611      	mov	r1, r2
 8001b98:	f7fe ff40 	bl	8000a1c <__aeabi_d2uiz>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 8001ba2:	4b26      	ldr	r3, [pc, #152]	; (8001c3c <main+0x2fc>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	685a      	ldr	r2, [r3, #4]
 8001ba8:	3201      	adds	r2, #1
 8001baa:	605a      	str	r2, [r3, #4]


				  if(settings_USB_print == 1){
 8001bac:	4b2e      	ldr	r3, [pc, #184]	; (8001c68 <main+0x328>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d119      	bne.n	8001be8 <main+0x2a8>
					  // Transmit RSS & RSS_Mean over USB
					  sprintf(buffer, "R,%d,%d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
 8001bb4:	4b29      	ldr	r3, [pc, #164]	; (8001c5c <main+0x31c>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	b25b      	sxtb	r3, r3
 8001bba:	461a      	mov	r2, r3
 8001bbc:	4b1f      	ldr	r3, [pc, #124]	; (8001c3c <main+0x2fc>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	891b      	ldrh	r3, [r3, #8]
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001bc8:	4928      	ldr	r1, [pc, #160]	; (8001c6c <main+0x32c>)
 8001bca:	f010 fefb 	bl	80129c4 <siprintf>
					  CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
 8001bce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7fe fafc 	bl	80001d0 <strlen>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001be0:	4611      	mov	r1, r2
 8001be2:	4618      	mov	r0, r3
 8001be4:	f00f fea0 	bl	8011928 <CDC_Transmit_FS>
				  }


				  if(Rx_packet_type == packet_type_keybit_chosen){
 8001be8:	4b21      	ldr	r3, [pc, #132]	; (8001c70 <main+0x330>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	22aa      	movs	r2, #170	; 0xaa
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d163      	bne.n	8001cba <main+0x37a>
					  // Generate new keybit
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001bf2:	4b1a      	ldr	r3, [pc, #104]	; (8001c5c <main+0x31c>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <main+0x2fc>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	891b      	ldrh	r3, [r3, #8]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d838      	bhi.n	8001c74 <main+0x334>
						  if(ptrdev->keybits_8bit < 8){
 8001c02:	4b0e      	ldr	r3, [pc, #56]	; (8001c3c <main+0x2fc>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	7e1b      	ldrb	r3, [r3, #24]
 8001c08:	2b07      	cmp	r3, #7
 8001c0a:	d852      	bhi.n	8001cb2 <main+0x372>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <main+0x2fc>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	7e5a      	ldrb	r2, [r3, #25]
 8001c12:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <main+0x2fc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	0052      	lsls	r2, r2, #1
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001c1c:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <main+0x2fc>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	7e1a      	ldrb	r2, [r3, #24]
 8001c22:	3201      	adds	r2, #1
 8001c24:	b2d2      	uxtb	r2, r2
 8001c26:	761a      	strb	r2, [r3, #24]
 8001c28:	e043      	b.n	8001cb2 <main+0x372>
 8001c2a:	bf00      	nop
 8001c2c:	20000af0 	.word	0x20000af0
 8001c30:	20000994 	.word	0x20000994
 8001c34:	2000081c 	.word	0x2000081c
 8001c38:	20000091 	.word	0x20000091
 8001c3c:	200007d8 	.word	0x200007d8
 8001c40:	20000000 	.word	0x20000000
 8001c44:	200002da 	.word	0x200002da
 8001c48:	200002e4 	.word	0x200002e4
 8001c4c:	200002dd 	.word	0x200002dd
 8001c50:	20000090 	.word	0x20000090
 8001c54:	200007c4 	.word	0x200007c4
 8001c58:	20000ae9 	.word	0x20000ae9
 8001c5c:	20000aeb 	.word	0x20000aeb
 8001c60:	20000098 	.word	0x20000098
 8001c64:	3ff00000 	.word	0x3ff00000
 8001c68:	200002dc 	.word	0x200002dc
 8001c6c:	080136bc 	.word	0x080136bc
 8001c70:	2000093d 	.word	0x2000093d
						  }
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001c74:	4b77      	ldr	r3, [pc, #476]	; (8001e54 <main+0x514>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	4b77      	ldr	r3, [pc, #476]	; (8001e58 <main+0x518>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	891b      	ldrh	r3, [r3, #8]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d916      	bls.n	8001cb2 <main+0x372>
						  if(ptrdev->keybits_8bit < 8){
 8001c84:	4b74      	ldr	r3, [pc, #464]	; (8001e58 <main+0x518>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	7e1b      	ldrb	r3, [r3, #24]
 8001c8a:	2b07      	cmp	r3, #7
 8001c8c:	d811      	bhi.n	8001cb2 <main+0x372>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001c8e:	4b72      	ldr	r3, [pc, #456]	; (8001e58 <main+0x518>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	7e5b      	ldrb	r3, [r3, #25]
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	b25b      	sxtb	r3, r3
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	b25a      	sxtb	r2, r3
 8001c9e:	4b6e      	ldr	r3, [pc, #440]	; (8001e58 <main+0x518>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001ca6:	4b6c      	ldr	r3, [pc, #432]	; (8001e58 <main+0x518>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	7e1a      	ldrb	r2, [r3, #24]
 8001cac:	3201      	adds	r2, #1
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	761a      	strb	r2, [r3, #24]
						  }
					  }

					  encryption_byte = packet_type_reply;
 8001cb2:	220f      	movs	r2, #15
 8001cb4:	4b69      	ldr	r3, [pc, #420]	; (8001e5c <main+0x51c>)
 8001cb6:	701a      	strb	r2, [r3, #0]
 8001cb8:	e188      	b.n	8001fcc <main+0x68c>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 8001cba:	4b69      	ldr	r3, [pc, #420]	; (8001e60 <main+0x520>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	22ab      	movs	r2, #171	; 0xab
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d14e      	bne.n	8001d62 <main+0x422>
					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001cc4:	4b63      	ldr	r3, [pc, #396]	; (8001e54 <main+0x514>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	4b63      	ldr	r3, [pc, #396]	; (8001e58 <main+0x518>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	891b      	ldrh	r3, [r3, #8]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d808      	bhi.n	8001ce6 <main+0x3a6>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001cd4:	4b60      	ldr	r3, [pc, #384]	; (8001e58 <main+0x518>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	7e5a      	ldrb	r2, [r3, #25]
 8001cda:	4b5f      	ldr	r3, [pc, #380]	; (8001e58 <main+0x518>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	0052      	lsls	r2, r2, #1
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	765a      	strb	r2, [r3, #25]
 8001ce4:	e013      	b.n	8001d0e <main+0x3ce>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001ce6:	4b5b      	ldr	r3, [pc, #364]	; (8001e54 <main+0x514>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	4b5a      	ldr	r3, [pc, #360]	; (8001e58 <main+0x518>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	891b      	ldrh	r3, [r3, #8]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d90b      	bls.n	8001d0e <main+0x3ce>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001cf6:	4b58      	ldr	r3, [pc, #352]	; (8001e58 <main+0x518>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	7e5b      	ldrb	r3, [r3, #25]
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	b25b      	sxtb	r3, r3
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	b25a      	sxtb	r2, r3
 8001d06:	4b54      	ldr	r3, [pc, #336]	; (8001e58 <main+0x518>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001d0e:	4b55      	ldr	r3, [pc, #340]	; (8001e64 <main+0x524>)
 8001d10:	781a      	ldrb	r2, [r3, #0]
 8001d12:	4b51      	ldr	r3, [pc, #324]	; (8001e58 <main+0x518>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	7e59      	ldrb	r1, [r3, #25]
 8001d18:	4b4f      	ldr	r3, [pc, #316]	; (8001e58 <main+0x518>)
 8001d1a:	681c      	ldr	r4, [r3, #0]
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	f002 f9f1 	bl	8004104 <Hamming_correct>
 8001d22:	4603      	mov	r3, r0
 8001d24:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001d26:	4b4c      	ldr	r3, [pc, #304]	; (8001e58 <main+0x518>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	69db      	ldr	r3, [r3, #28]
 8001d2c:	021a      	lsls	r2, r3, #8
 8001d2e:	4b4a      	ldr	r3, [pc, #296]	; (8001e58 <main+0x518>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	7e5b      	ldrb	r3, [r3, #25]
 8001d34:	4619      	mov	r1, r3
 8001d36:	4b48      	ldr	r3, [pc, #288]	; (8001e58 <main+0x518>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001d3e:	4b46      	ldr	r3, [pc, #280]	; (8001e58 <main+0x518>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2200      	movs	r2, #0
 8001d44:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001d46:	4b44      	ldr	r3, [pc, #272]	; (8001e58 <main+0x518>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001d4e:	4b42      	ldr	r3, [pc, #264]	; (8001e58 <main+0x518>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	7e9a      	ldrb	r2, [r3, #26]
 8001d54:	3201      	adds	r2, #1
 8001d56:	b2d2      	uxtb	r2, r2
 8001d58:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_reply;
 8001d5a:	220f      	movs	r2, #15
 8001d5c:	4b3f      	ldr	r3, [pc, #252]	; (8001e5c <main+0x51c>)
 8001d5e:	701a      	strb	r2, [r3, #0]
 8001d60:	e134      	b.n	8001fcc <main+0x68c>
					  sprintf(TxBuf, "R;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
					  */
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8001d62:	4b3f      	ldr	r3, [pc, #252]	; (8001e60 <main+0x520>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	22ac      	movs	r2, #172	; 0xac
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	f040 80e5 	bne.w	8001f38 <main+0x5f8>
					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001d6e:	4b39      	ldr	r3, [pc, #228]	; (8001e54 <main+0x514>)
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	4b38      	ldr	r3, [pc, #224]	; (8001e58 <main+0x518>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	891b      	ldrh	r3, [r3, #8]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d808      	bhi.n	8001d90 <main+0x450>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001d7e:	4b36      	ldr	r3, [pc, #216]	; (8001e58 <main+0x518>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	7e5a      	ldrb	r2, [r3, #25]
 8001d84:	4b34      	ldr	r3, [pc, #208]	; (8001e58 <main+0x518>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	0052      	lsls	r2, r2, #1
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	765a      	strb	r2, [r3, #25]
 8001d8e:	e013      	b.n	8001db8 <main+0x478>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001d90:	4b30      	ldr	r3, [pc, #192]	; (8001e54 <main+0x514>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	4b30      	ldr	r3, [pc, #192]	; (8001e58 <main+0x518>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	891b      	ldrh	r3, [r3, #8]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d90b      	bls.n	8001db8 <main+0x478>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001da0:	4b2d      	ldr	r3, [pc, #180]	; (8001e58 <main+0x518>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	7e5b      	ldrb	r3, [r3, #25]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	b25b      	sxtb	r3, r3
 8001daa:	f043 0301 	orr.w	r3, r3, #1
 8001dae:	b25a      	sxtb	r2, r3
 8001db0:	4b29      	ldr	r3, [pc, #164]	; (8001e58 <main+0x518>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001db8:	4b2a      	ldr	r3, [pc, #168]	; (8001e64 <main+0x524>)
 8001dba:	781a      	ldrb	r2, [r3, #0]
 8001dbc:	4b26      	ldr	r3, [pc, #152]	; (8001e58 <main+0x518>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	7e59      	ldrb	r1, [r3, #25]
 8001dc2:	4b25      	ldr	r3, [pc, #148]	; (8001e58 <main+0x518>)
 8001dc4:	681c      	ldr	r4, [r3, #0]
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	f002 f99c 	bl	8004104 <Hamming_correct>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001dd0:	4b21      	ldr	r3, [pc, #132]	; (8001e58 <main+0x518>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	021a      	lsls	r2, r3, #8
 8001dd8:	4b1f      	ldr	r3, [pc, #124]	; (8001e58 <main+0x518>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	7e5b      	ldrb	r3, [r3, #25]
 8001dde:	4619      	mov	r1, r3
 8001de0:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <main+0x518>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001de8:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <main+0x518>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2200      	movs	r2, #0
 8001dee:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001df0:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <main+0x518>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2200      	movs	r2, #0
 8001df6:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit) = 0;
 8001df8:	4b17      	ldr	r3, [pc, #92]	; (8001e58 <main+0x518>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	769a      	strb	r2, [r3, #26]

					  if(settings_USB_print == 0){
 8001e00:	4b19      	ldr	r3, [pc, #100]	; (8001e68 <main+0x528>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d112      	bne.n	8001e2e <main+0x4ee>
						  // Transmit key over USB
						  uint8_t TxBuf[60];
						  sprintf(TxBuf, "R;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001e08:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <main+0x518>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	69da      	ldr	r2, [r3, #28]
 8001e0e:	1d3b      	adds	r3, r7, #4
 8001e10:	4916      	ldr	r1, [pc, #88]	; (8001e6c <main+0x52c>)
 8001e12:	4618      	mov	r0, r3
 8001e14:	f010 fdd6 	bl	80129c4 <siprintf>
						  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001e18:	1d3b      	adds	r3, r7, #4
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7fe f9d8 	bl	80001d0 <strlen>
 8001e20:	4603      	mov	r3, r0
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	4611      	mov	r1, r2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f00f fd7d 	bl	8011928 <CDC_Transmit_FS>
					  }

					  if(keyword_index != ptrdev->keywords_128bit){
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	; (8001e58 <main+0x518>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001e36:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <main+0x530>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d033      	beq.n	8001ea6 <main+0x566>
						  // There is a missmatch in key index (because CRC_reply did not arrive)
						  ptrdev->keywords_128bit = keyword_index;
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <main+0x518>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a0b      	ldr	r2, [pc, #44]	; (8001e70 <main+0x530>)
 8001e44:	7812      	ldrb	r2, [r2, #0]
 8001e46:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  for(int i=0; i<4; i++){
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e50:	e025      	b.n	8001e9e <main+0x55e>
 8001e52:	bf00      	nop
 8001e54:	20000aeb 	.word	0x20000aeb
 8001e58:	200007d8 	.word	0x200007d8
 8001e5c:	200002d9 	.word	0x200002d9
 8001e60:	2000093d 	.word	0x2000093d
 8001e64:	20000ae8 	.word	0x20000ae8
 8001e68:	200002dc 	.word	0x200002dc
 8001e6c:	080136c8 	.word	0x080136c8
 8001e70:	20000960 	.word	0x20000960
							  ptrdev->key_CRC_128bit[i] = ptrdev->key_128bit[i];
 8001e74:	4b8b      	ldr	r3, [pc, #556]	; (80020a4 <main+0x764>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b8a      	ldr	r3, [pc, #552]	; (80020a4 <main+0x764>)
 8001e7a:	6819      	ldr	r1, [r3, #0]
 8001e7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e80:	3308      	adds	r3, #8
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	4413      	add	r3, r2
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e8c:	330c      	adds	r3, #12
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	440b      	add	r3, r1
 8001e92:	605a      	str	r2, [r3, #4]
						  for(int i=0; i<4; i++){
 8001e94:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e98:	3301      	adds	r3, #1
 8001e9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ea2:	2b03      	cmp	r3, #3
 8001ea4:	dde6      	ble.n	8001e74 <main+0x534>
						  }
					  }

					  // Generate CRC of new Rx-key + do CRC check with Tx CRC
					  ptrdev->key_CRC_128bit[ptrdev->keywords_128bit] = ptrdev->key_32bit;
 8001ea6:	4b7f      	ldr	r3, [pc, #508]	; (80020a4 <main+0x764>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a7e      	ldr	r2, [pc, #504]	; (80020a4 <main+0x764>)
 8001eac:	6811      	ldr	r1, [r2, #0]
 8001eae:	4a7d      	ldr	r2, [pc, #500]	; (80020a4 <main+0x764>)
 8001eb0:	6812      	ldr	r2, [r2, #0]
 8001eb2:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8001eb6:	4610      	mov	r0, r2
 8001eb8:	69da      	ldr	r2, [r3, #28]
 8001eba:	f100 030c 	add.w	r3, r0, #12
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	605a      	str	r2, [r3, #4]

					  if(CRC_check(ptrdev)==1){
 8001ec4:	4b77      	ldr	r3, [pc, #476]	; (80020a4 <main+0x764>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f002 fa3f 	bl	800434c <CRC_check>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d12d      	bne.n	8001f30 <main+0x5f0>
						  // Insert 32-bit key in 128-bit key
						  ptrdev->key_128bit[ptrdev->keywords_128bit]=ptrdev->key_32bit;
 8001ed4:	4b73      	ldr	r3, [pc, #460]	; (80020a4 <main+0x764>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a72      	ldr	r2, [pc, #456]	; (80020a4 <main+0x764>)
 8001eda:	6811      	ldr	r1, [r2, #0]
 8001edc:	4a71      	ldr	r2, [pc, #452]	; (80020a4 <main+0x764>)
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	69da      	ldr	r2, [r3, #28]
 8001ee8:	f100 0308 	add.w	r3, r0, #8
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	440b      	add	r3, r1
 8001ef0:	605a      	str	r2, [r3, #4]
						  // Update the 128-bit key index
						  (ptrdev->keywords_128bit)++;
 8001ef2:	4b6c      	ldr	r3, [pc, #432]	; (80020a4 <main+0x764>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001efa:	3201      	adds	r2, #1
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  if(ptrdev->keywords_128bit>3){
 8001f02:	4b68      	ldr	r3, [pc, #416]	; (80020a4 <main+0x764>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001f0a:	2b03      	cmp	r3, #3
 8001f0c:	d904      	bls.n	8001f18 <main+0x5d8>
							  ptrdev->keywords_128bit = 0;
 8001f0e:	4b65      	ldr	r3, [pc, #404]	; (80020a4 <main+0x764>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						  }
						  (ptrdev->key_counter)++;
 8001f18:	4b62      	ldr	r3, [pc, #392]	; (80020a4 <main+0x764>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001f20:	3201      	adds	r2, #1
 8001f22:	b292      	uxth	r2, r2
 8001f24:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

						  encryption_byte = packet_type_keybit_CRC_ok;
 8001f28:	22a0      	movs	r2, #160	; 0xa0
 8001f2a:	4b5f      	ldr	r3, [pc, #380]	; (80020a8 <main+0x768>)
 8001f2c:	701a      	strb	r2, [r3, #0]
 8001f2e:	e04d      	b.n	8001fcc <main+0x68c>
					  }
					  else{
						  encryption_byte = packet_type_keybit_CRC_bad;
 8001f30:	22b0      	movs	r2, #176	; 0xb0
 8001f32:	4b5d      	ldr	r3, [pc, #372]	; (80020a8 <main+0x768>)
 8001f34:	701a      	strb	r2, [r3, #0]
 8001f36:	e049      	b.n	8001fcc <main+0x68c>
					  }
				  }

				  else if(Rx_packet_type == packet_type_audio_encrypted){
 8001f38:	4b5c      	ldr	r3, [pc, #368]	; (80020ac <main+0x76c>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	22ff      	movs	r2, #255	; 0xff
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d125      	bne.n	8001f8e <main+0x64e>
					  hcryp.Init.pKey = voice_key;
 8001f42:	4b5b      	ldr	r3, [pc, #364]	; (80020b0 <main+0x770>)
 8001f44:	4a5b      	ldr	r2, [pc, #364]	; (80020b4 <main+0x774>)
 8001f46:	60da      	str	r2, [r3, #12]
					  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 8001f48:	2332      	movs	r3, #50	; 0x32
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	4b5a      	ldr	r3, [pc, #360]	; (80020b8 <main+0x778>)
 8001f4e:	2230      	movs	r2, #48	; 0x30
 8001f50:	495a      	ldr	r1, [pc, #360]	; (80020bc <main+0x77c>)
 8001f52:	4857      	ldr	r0, [pc, #348]	; (80020b0 <main+0x770>)
 8001f54:	f004 fa48 	bl	80063e8 <HAL_CRYP_Decrypt>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001f58:	2300      	movs	r3, #0
 8001f5a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8001f5e:	e00e      	b.n	8001f7e <main+0x63e>
						  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 8001f60:	4b57      	ldr	r3, [pc, #348]	; (80020c0 <main+0x780>)
 8001f62:	6818      	ldr	r0, [r3, #0]
 8001f64:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001f68:	4a53      	ldr	r2, [pc, #332]	; (80020b8 <main+0x778>)
 8001f6a:	5cd3      	ldrb	r3, [r2, r3]
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	4619      	mov	r1, r3
 8001f70:	f7ff fa3a 	bl	80013e8 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001f74:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001f78:	3301      	adds	r3, #1
 8001f7a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8001f7e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001f82:	2b2f      	cmp	r3, #47	; 0x2f
 8001f84:	d9ec      	bls.n	8001f60 <main+0x620>
					  }
					  encryption_byte = packet_type_reply;
 8001f86:	220f      	movs	r2, #15
 8001f88:	4b47      	ldr	r3, [pc, #284]	; (80020a8 <main+0x768>)
 8001f8a:	701a      	strb	r2, [r3, #0]
 8001f8c:	e01e      	b.n	8001fcc <main+0x68c>
				  }
				  else if(Rx_packet_type == packet_type_audio){
 8001f8e:	4b47      	ldr	r3, [pc, #284]	; (80020ac <main+0x76c>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	22fe      	movs	r2, #254	; 0xfe
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d119      	bne.n	8001fcc <main+0x68c>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001f98:	2300      	movs	r3, #0
 8001f9a:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8001f9e:	e00e      	b.n	8001fbe <main+0x67e>
						  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 8001fa0:	4b47      	ldr	r3, [pc, #284]	; (80020c0 <main+0x780>)
 8001fa2:	6818      	ldr	r0, [r3, #0]
 8001fa4:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8001fa8:	4a44      	ldr	r2, [pc, #272]	; (80020bc <main+0x77c>)
 8001faa:	5cd3      	ldrb	r3, [r2, r3]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f7ff fa1a 	bl	80013e8 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001fb4:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8001fb8:	3301      	adds	r3, #1
 8001fba:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8001fbe:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 8001fc2:	2b2f      	cmp	r3, #47	; 0x2f
 8001fc4:	d9ec      	bls.n	8001fa0 <main+0x660>
					  }
					  encryption_byte = packet_type_reply; // not necessary, should be deleted
 8001fc6:	220f      	movs	r2, #15
 8001fc8:	4b37      	ldr	r3, [pc, #220]	; (80020a8 <main+0x768>)
 8001fca:	701a      	strb	r2, [r3, #0]
				  }

				  if(encryption_byte !=0){
 8001fcc:	4b36      	ldr	r3, [pc, #216]	; (80020a8 <main+0x768>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	f000 821a 	beq.w	800240a <main+0xaca>
					  writeKeybitPacket(ptrdev, encryption_byte);
 8001fd6:	4b33      	ldr	r3, [pc, #204]	; (80020a4 <main+0x764>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	4b33      	ldr	r3, [pc, #204]	; (80020a8 <main+0x768>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	f001 fead 	bl	8003d40 <writeKeybitPacket>
					  encryption_byte = 0;
 8001fe6:	4b30      	ldr	r3, [pc, #192]	; (80020a8 <main+0x768>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]
 8001fec:	e20d      	b.n	800240a <main+0xaca>
				  CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
				*/
			  }
		  }

		  else if (settings_mode == 'T'){
 8001fee:	4b35      	ldr	r3, [pc, #212]	; (80020c4 <main+0x784>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2b54      	cmp	r3, #84	; 0x54
 8001ff4:	f040 8209 	bne.w	800240a <main+0xaca>
			  ADF_set_Rx_mode();
 8001ff8:	f7ff f896 	bl	8001128 <ADF_set_Rx_mode>
			  packet_valid = readPacket();
 8001ffc:	f001 fd70 	bl	8003ae0 <readPacket>
 8002000:	4603      	mov	r3, r0
 8002002:	461a      	mov	r2, r3
 8002004:	4b30      	ldr	r3, [pc, #192]	; (80020c8 <main+0x788>)
 8002006:	701a      	strb	r2, [r3, #0]
			  if((Rx_to_ID == source_ID) && packet_valid == 1){
 8002008:	4b30      	ldr	r3, [pc, #192]	; (80020cc <main+0x78c>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2201      	movs	r2, #1
 800200e:	4293      	cmp	r3, r2
 8002010:	f040 81fb 	bne.w	800240a <main+0xaca>
 8002014:	4b2c      	ldr	r3, [pc, #176]	; (80020c8 <main+0x788>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b01      	cmp	r3, #1
 800201a:	f040 81f6 	bne.w	800240a <main+0xaca>
				  // Point to correct device with Rx_from_ID
				  if(Rx_from_ID < sizeof(devices)/sizeof(devices[0]) && Rx_from_ID == devices[Rx_from_ID].ID){
 800201e:	4b2c      	ldr	r3, [pc, #176]	; (80020d0 <main+0x790>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d818      	bhi.n	8002058 <main+0x718>
 8002026:	4b2a      	ldr	r3, [pc, #168]	; (80020d0 <main+0x790>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	4619      	mov	r1, r3
 800202c:	4a29      	ldr	r2, [pc, #164]	; (80020d4 <main+0x794>)
 800202e:	460b      	mov	r3, r1
 8002030:	00db      	lsls	r3, r3, #3
 8002032:	440b      	add	r3, r1
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	4413      	add	r3, r2
 8002038:	781a      	ldrb	r2, [r3, #0]
 800203a:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <main+0x790>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	429a      	cmp	r2, r3
 8002040:	d10a      	bne.n	8002058 <main+0x718>
					  ptrdev = &devices[Rx_from_ID];
 8002042:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <main+0x790>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	461a      	mov	r2, r3
 8002048:	4613      	mov	r3, r2
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	4413      	add	r3, r2
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	4a20      	ldr	r2, [pc, #128]	; (80020d4 <main+0x794>)
 8002052:	4413      	add	r3, r2
 8002054:	4a13      	ldr	r2, [pc, #76]	; (80020a4 <main+0x764>)
 8002056:	6013      	str	r3, [r2, #0]
				  }
				  else{
					  //throw error + do not execute code below
				  }
				  if (!(ptrdev->RSSI_counter)){
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <main+0x764>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d13c      	bne.n	80020dc <main+0x79c>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8002062:	4b1d      	ldr	r3, [pc, #116]	; (80020d8 <main+0x798>)
 8002064:	781a      	ldrb	r2, [r3, #0]
 8002066:	4b0f      	ldr	r3, [pc, #60]	; (80020a4 <main+0x764>)
 8002068:	681d      	ldr	r5, [r3, #0]
 800206a:	4610      	mov	r0, r2
 800206c:	f7fe fa4a 	bl	8000504 <__aeabi_ui2d>
 8002070:	4603      	mov	r3, r0
 8002072:	460c      	mov	r4, r1
 8002074:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8002078:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <main+0x764>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	ed93 7b04 	vldr	d7, [r3, #16]
 8002080:	eeb0 0a47 	vmov.f32	s0, s14
 8002084:	eef0 0a67 	vmov.f32	s1, s15
 8002088:	f011 f9ee 	bl	8013468 <round>
 800208c:	ec52 1b10 	vmov	r1, r2, d0
 8002090:	4b04      	ldr	r3, [pc, #16]	; (80020a4 <main+0x764>)
 8002092:	681c      	ldr	r4, [r3, #0]
 8002094:	4608      	mov	r0, r1
 8002096:	4611      	mov	r1, r2
 8002098:	f7fe fcc0 	bl	8000a1c <__aeabi_d2uiz>
 800209c:	4603      	mov	r3, r0
 800209e:	b29b      	uxth	r3, r3
 80020a0:	8123      	strh	r3, [r4, #8]
 80020a2:	e066      	b.n	8002172 <main+0x832>
 80020a4:	200007d8 	.word	0x200007d8
 80020a8:	200002d9 	.word	0x200002d9
 80020ac:	2000093d 	.word	0x2000093d
 80020b0:	20000b30 	.word	0x20000b30
 80020b4:	200000a4 	.word	0x200000a4
 80020b8:	20000a20 	.word	0x20000a20
 80020bc:	20000964 	.word	0x20000964
 80020c0:	200007d4 	.word	0x200007d4
 80020c4:	20000090 	.word	0x20000090
 80020c8:	200007c4 	.word	0x200007c4
 80020cc:	20000aec 	.word	0x20000aec
 80020d0:	20000ae9 	.word	0x20000ae9
 80020d4:	20000000 	.word	0x20000000
 80020d8:	20000aeb 	.word	0x20000aeb
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 80020dc:	4b66      	ldr	r3, [pc, #408]	; (8002278 <main+0x938>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7fe fa1f 	bl	8000524 <__aeabi_i2d>
 80020e6:	4b65      	ldr	r3, [pc, #404]	; (800227c <main+0x93c>)
 80020e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80020ec:	461a      	mov	r2, r3
 80020ee:	4623      	mov	r3, r4
 80020f0:	f7fe fa82 	bl	80005f8 <__aeabi_dmul>
 80020f4:	4603      	mov	r3, r0
 80020f6:	460c      	mov	r4, r1
 80020f8:	4698      	mov	r8, r3
 80020fa:	46a1      	mov	r9, r4
 80020fc:	4b5f      	ldr	r3, [pc, #380]	; (800227c <main+0x93c>)
 80020fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8002102:	461a      	mov	r2, r3
 8002104:	4623      	mov	r3, r4
 8002106:	f04f 0000 	mov.w	r0, #0
 800210a:	495d      	ldr	r1, [pc, #372]	; (8002280 <main+0x940>)
 800210c:	f7fe f8bc 	bl	8000288 <__aeabi_dsub>
 8002110:	4603      	mov	r3, r0
 8002112:	460c      	mov	r4, r1
 8002114:	4618      	mov	r0, r3
 8002116:	4621      	mov	r1, r4
 8002118:	4b5a      	ldr	r3, [pc, #360]	; (8002284 <main+0x944>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8002120:	461a      	mov	r2, r3
 8002122:	4623      	mov	r3, r4
 8002124:	f7fe fa68 	bl	80005f8 <__aeabi_dmul>
 8002128:	4603      	mov	r3, r0
 800212a:	460c      	mov	r4, r1
 800212c:	4619      	mov	r1, r3
 800212e:	4622      	mov	r2, r4
 8002130:	4b54      	ldr	r3, [pc, #336]	; (8002284 <main+0x944>)
 8002132:	681d      	ldr	r5, [r3, #0]
 8002134:	4613      	mov	r3, r2
 8002136:	460a      	mov	r2, r1
 8002138:	4640      	mov	r0, r8
 800213a:	4649      	mov	r1, r9
 800213c:	f7fe f8a6 	bl	800028c <__adddf3>
 8002140:	4603      	mov	r3, r0
 8002142:	460c      	mov	r4, r1
 8002144:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8002148:	4b4e      	ldr	r3, [pc, #312]	; (8002284 <main+0x944>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	ed93 7b04 	vldr	d7, [r3, #16]
 8002150:	eeb0 0a47 	vmov.f32	s0, s14
 8002154:	eef0 0a67 	vmov.f32	s1, s15
 8002158:	f011 f986 	bl	8013468 <round>
 800215c:	ec52 1b10 	vmov	r1, r2, d0
 8002160:	4b48      	ldr	r3, [pc, #288]	; (8002284 <main+0x944>)
 8002162:	681c      	ldr	r4, [r3, #0]
 8002164:	4608      	mov	r0, r1
 8002166:	4611      	mov	r1, r2
 8002168:	f7fe fc58 	bl	8000a1c <__aeabi_d2uiz>
 800216c:	4603      	mov	r3, r0
 800216e:	b29b      	uxth	r3, r3
 8002170:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 8002172:	4b44      	ldr	r3, [pc, #272]	; (8002284 <main+0x944>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	3201      	adds	r2, #1
 800217a:	605a      	str	r2, [r3, #4]


				  if(settings_USB_print == 1){
 800217c:	4b42      	ldr	r3, [pc, #264]	; (8002288 <main+0x948>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d119      	bne.n	80021b8 <main+0x878>
					  // Transmit RSS & RSS_Mean over USB
					  sprintf(buffer, "T,%d,%d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
 8002184:	4b3c      	ldr	r3, [pc, #240]	; (8002278 <main+0x938>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	b25b      	sxtb	r3, r3
 800218a:	461a      	mov	r2, r3
 800218c:	4b3d      	ldr	r3, [pc, #244]	; (8002284 <main+0x944>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	891b      	ldrh	r3, [r3, #8]
 8002192:	b25b      	sxtb	r3, r3
 8002194:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8002198:	493c      	ldr	r1, [pc, #240]	; (800228c <main+0x94c>)
 800219a:	f010 fc13 	bl	80129c4 <siprintf>
					  CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
 800219e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe f814 	bl	80001d0 <strlen>
 80021a8:	4603      	mov	r3, r0
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021b0:	4611      	mov	r1, r2
 80021b2:	4618      	mov	r0, r3
 80021b4:	f00f fbb8 	bl	8011928 <CDC_Transmit_FS>
				  }


				  // ---Key generation algorithm TX---
				  // Wait for 100 RSSI values
				  if(ptrdev->RSSI_counter > 100){
 80021b8:	4b32      	ldr	r3, [pc, #200]	; (8002284 <main+0x944>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b64      	cmp	r3, #100	; 0x64
 80021c0:	f240 80db 	bls.w	800237a <main+0xa3a>
					  // Delay for new keybit is passed
					  if (ptrdev->key_chosen_wait_timer == 0){
 80021c4:	4b2f      	ldr	r3, [pc, #188]	; (8002284 <main+0x944>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d163      	bne.n	8002298 <main+0x958>
						  // RSS below threshold -> keybit = 0
						  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 80021d0:	4b29      	ldr	r3, [pc, #164]	; (8002278 <main+0x938>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	461a      	mov	r2, r3
 80021d6:	4b2b      	ldr	r3, [pc, #172]	; (8002284 <main+0x944>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	891b      	ldrh	r3, [r3, #8]
 80021dc:	4619      	mov	r1, r3
 80021de:	4b2c      	ldr	r3, [pc, #176]	; (8002290 <main+0x950>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	1acb      	subs	r3, r1, r3
 80021e4:	429a      	cmp	r2, r3
 80021e6:	da1b      	bge.n	8002220 <main+0x8e0>
							  if ((ptrdev->keybits_8bit) < 8){
 80021e8:	4b26      	ldr	r3, [pc, #152]	; (8002284 <main+0x944>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	7e1b      	ldrb	r3, [r3, #24]
 80021ee:	2b07      	cmp	r3, #7
 80021f0:	d85a      	bhi.n	80022a8 <main+0x968>
								  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 80021f2:	4b24      	ldr	r3, [pc, #144]	; (8002284 <main+0x944>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	7e5a      	ldrb	r2, [r3, #25]
 80021f8:	4b22      	ldr	r3, [pc, #136]	; (8002284 <main+0x944>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	0052      	lsls	r2, r2, #1
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	765a      	strb	r2, [r3, #25]
								  (ptrdev->keybits_8bit)++;
 8002202:	4b20      	ldr	r3, [pc, #128]	; (8002284 <main+0x944>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	7e1a      	ldrb	r2, [r3, #24]
 8002208:	3201      	adds	r2, #1
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	761a      	strb	r2, [r3, #24]
								  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 800220e:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <main+0x944>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2204      	movs	r2, #4
 8002214:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

								  encryption_byte = packet_type_keybit_chosen;
 8002218:	22aa      	movs	r2, #170	; 0xaa
 800221a:	4b1e      	ldr	r3, [pc, #120]	; (8002294 <main+0x954>)
 800221c:	701a      	strb	r2, [r3, #0]
 800221e:	e043      	b.n	80022a8 <main+0x968>
							  }
						  }
						  // RSS above threshold -> keybit = 1
						  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 8002220:	4b15      	ldr	r3, [pc, #84]	; (8002278 <main+0x938>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	461a      	mov	r2, r3
 8002226:	4b17      	ldr	r3, [pc, #92]	; (8002284 <main+0x944>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	891b      	ldrh	r3, [r3, #8]
 800222c:	4619      	mov	r1, r3
 800222e:	4b18      	ldr	r3, [pc, #96]	; (8002290 <main+0x950>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	440b      	add	r3, r1
 8002234:	429a      	cmp	r2, r3
 8002236:	dd37      	ble.n	80022a8 <main+0x968>
							  if ((ptrdev->keybits_8bit) < 8){
 8002238:	4b12      	ldr	r3, [pc, #72]	; (8002284 <main+0x944>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	7e1b      	ldrb	r3, [r3, #24]
 800223e:	2b07      	cmp	r3, #7
 8002240:	d832      	bhi.n	80022a8 <main+0x968>
								  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <main+0x944>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	7e5b      	ldrb	r3, [r3, #25]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	b25b      	sxtb	r3, r3
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	b25a      	sxtb	r2, r3
 8002252:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <main+0x944>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	b2d2      	uxtb	r2, r2
 8002258:	765a      	strb	r2, [r3, #25]
								  (ptrdev->keybits_8bit)++;
 800225a:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <main+0x944>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	7e1a      	ldrb	r2, [r3, #24]
 8002260:	3201      	adds	r2, #1
 8002262:	b2d2      	uxtb	r2, r2
 8002264:	761a      	strb	r2, [r3, #24]
								  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 8002266:	4b07      	ldr	r3, [pc, #28]	; (8002284 <main+0x944>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2204      	movs	r2, #4
 800226c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

								  encryption_byte = packet_type_keybit_chosen;
 8002270:	22aa      	movs	r2, #170	; 0xaa
 8002272:	4b08      	ldr	r3, [pc, #32]	; (8002294 <main+0x954>)
 8002274:	701a      	strb	r2, [r3, #0]
 8002276:	e017      	b.n	80022a8 <main+0x968>
 8002278:	20000aeb 	.word	0x20000aeb
 800227c:	20000098 	.word	0x20000098
 8002280:	3ff00000 	.word	0x3ff00000
 8002284:	200007d8 	.word	0x200007d8
 8002288:	200002dc 	.word	0x200002dc
 800228c:	080136d0 	.word	0x080136d0
 8002290:	20000093 	.word	0x20000093
 8002294:	200002d9 	.word	0x200002d9
							  }
						  }
					  }
					  else{
						  (ptrdev->key_chosen_wait_timer)--;
 8002298:	4b78      	ldr	r3, [pc, #480]	; (800247c <main+0xb3c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80022a0:	3a01      	subs	r2, #1
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
					  }

					  // Hamming
					  if(ptrdev->keybits_8bit == 8){
 80022a8:	4b74      	ldr	r3, [pc, #464]	; (800247c <main+0xb3c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	7e1b      	ldrb	r3, [r3, #24]
 80022ae:	2b08      	cmp	r3, #8
 80022b0:	d126      	bne.n	8002300 <main+0x9c0>
						  // Prepare Hamming-code
						  Hamming = Hamming_create(ptrdev->key_8bit);
 80022b2:	4b72      	ldr	r3, [pc, #456]	; (800247c <main+0xb3c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	7e5b      	ldrb	r3, [r3, #25]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f001 fead 	bl	8004018 <Hamming_create>
 80022be:	4603      	mov	r3, r0
 80022c0:	461a      	mov	r2, r3
 80022c2:	4b6f      	ldr	r3, [pc, #444]	; (8002480 <main+0xb40>)
 80022c4:	701a      	strb	r2, [r3, #0]

						  // Shift 8-bit key in 32-bit key
						  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 80022c6:	4b6d      	ldr	r3, [pc, #436]	; (800247c <main+0xb3c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	69db      	ldr	r3, [r3, #28]
 80022cc:	021a      	lsls	r2, r3, #8
 80022ce:	4b6b      	ldr	r3, [pc, #428]	; (800247c <main+0xb3c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	7e5b      	ldrb	r3, [r3, #25]
 80022d4:	4619      	mov	r1, r3
 80022d6:	4b69      	ldr	r3, [pc, #420]	; (800247c <main+0xb3c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	430a      	orrs	r2, r1
 80022dc:	61da      	str	r2, [r3, #28]
						  // Reset 8-bit key
						  ptrdev->key_8bit = 0;
 80022de:	4b67      	ldr	r3, [pc, #412]	; (800247c <main+0xb3c>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2200      	movs	r2, #0
 80022e4:	765a      	strb	r2, [r3, #25]
						  ptrdev->keybits_8bit = 0;
 80022e6:	4b65      	ldr	r3, [pc, #404]	; (800247c <main+0xb3c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2200      	movs	r2, #0
 80022ec:	761a      	strb	r2, [r3, #24]
						  // Update number of 8-bit keys in 32-bit key
						  (ptrdev->keybytes_32bit)++;
 80022ee:	4b63      	ldr	r3, [pc, #396]	; (800247c <main+0xb3c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	7e9a      	ldrb	r2, [r3, #26]
 80022f4:	3201      	adds	r2, #1
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	769a      	strb	r2, [r3, #26]

						  encryption_byte = packet_type_keybit_chosen_Hamming;
 80022fa:	22ab      	movs	r2, #171	; 0xab
 80022fc:	4b61      	ldr	r3, [pc, #388]	; (8002484 <main+0xb44>)
 80022fe:	701a      	strb	r2, [r3, #0]
						  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
						  */
					  }

					  // CRC
					  if(ptrdev->keybytes_32bit == 4){
 8002300:	4b5e      	ldr	r3, [pc, #376]	; (800247c <main+0xb3c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	7e9b      	ldrb	r3, [r3, #26]
 8002306:	2b04      	cmp	r3, #4
 8002308:	d137      	bne.n	800237a <main+0xa3a>
						  // calculate CRC
						  ptrdev->key_CRC_128bit[ptrdev->keywords_128bit] = ptrdev->key_32bit;
 800230a:	4b5c      	ldr	r3, [pc, #368]	; (800247c <main+0xb3c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a5b      	ldr	r2, [pc, #364]	; (800247c <main+0xb3c>)
 8002310:	6811      	ldr	r1, [r2, #0]
 8002312:	4a5a      	ldr	r2, [pc, #360]	; (800247c <main+0xb3c>)
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800231a:	4610      	mov	r0, r2
 800231c:	69da      	ldr	r2, [r3, #28]
 800231e:	f100 030c 	add.w	r3, r0, #12
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	605a      	str	r2, [r3, #4]
						  CRC_create(ptrdev);
 8002328:	4b54      	ldr	r3, [pc, #336]	; (800247c <main+0xb3c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4618      	mov	r0, r3
 800232e:	f001 ffe1 	bl	80042f4 <CRC_create>

						  // Update number of "new" 32-bit keys
						  (ptrdev->key_counter_32bit)++;
 8002332:	4b52      	ldr	r3, [pc, #328]	; (800247c <main+0xb3c>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	8c1a      	ldrh	r2, [r3, #32]
 8002338:	3201      	adds	r2, #1
 800233a:	b292      	uxth	r2, r2
 800233c:	841a      	strh	r2, [r3, #32]
						  (ptrdev->keybytes_32bit) = 0;
 800233e:	4b4f      	ldr	r3, [pc, #316]	; (800247c <main+0xb3c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2200      	movs	r2, #0
 8002344:	769a      	strb	r2, [r3, #26]

						  if(settings_USB_print == 0){
 8002346:	4b50      	ldr	r3, [pc, #320]	; (8002488 <main+0xb48>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d112      	bne.n	8002374 <main+0xa34>
							  // Transmit key over USB
							  uint8_t TxBuf[60];
							  sprintf(TxBuf, "T;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 800234e:	4b4b      	ldr	r3, [pc, #300]	; (800247c <main+0xb3c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	69da      	ldr	r2, [r3, #28]
 8002354:	1d3b      	adds	r3, r7, #4
 8002356:	494d      	ldr	r1, [pc, #308]	; (800248c <main+0xb4c>)
 8002358:	4618      	mov	r0, r3
 800235a:	f010 fb33 	bl	80129c4 <siprintf>
							  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 800235e:	1d3b      	adds	r3, r7, #4
 8002360:	4618      	mov	r0, r3
 8002362:	f7fd ff35 	bl	80001d0 <strlen>
 8002366:	4603      	mov	r3, r0
 8002368:	b29a      	uxth	r2, r3
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	4611      	mov	r1, r2
 800236e:	4618      	mov	r0, r3
 8002370:	f00f fada 	bl	8011928 <CDC_Transmit_FS>
						  }

						  encryption_byte = packet_type_keybit_chosen_CRC;
 8002374:	22ac      	movs	r2, #172	; 0xac
 8002376:	4b43      	ldr	r3, [pc, #268]	; (8002484 <main+0xb44>)
 8002378:	701a      	strb	r2, [r3, #0]
					  }
				  }

				  if(Rx_packet_type == packet_type_keybit_CRC_ok){
 800237a:	4b45      	ldr	r3, [pc, #276]	; (8002490 <main+0xb50>)
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	22a0      	movs	r2, #160	; 0xa0
 8002380:	4293      	cmp	r3, r2
 8002382:	d12a      	bne.n	80023da <main+0xa9a>
					  // Insert matching 32-bit key in 128-bit key
					  ptrdev->key_128bit[ptrdev->keywords_128bit]=ptrdev->key_32bit;
 8002384:	4b3d      	ldr	r3, [pc, #244]	; (800247c <main+0xb3c>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a3c      	ldr	r2, [pc, #240]	; (800247c <main+0xb3c>)
 800238a:	6811      	ldr	r1, [r2, #0]
 800238c:	4a3b      	ldr	r2, [pc, #236]	; (800247c <main+0xb3c>)
 800238e:	6812      	ldr	r2, [r2, #0]
 8002390:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8002394:	4610      	mov	r0, r2
 8002396:	69da      	ldr	r2, [r3, #28]
 8002398:	f100 0308 	add.w	r3, r0, #8
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	440b      	add	r3, r1
 80023a0:	605a      	str	r2, [r3, #4]
					  // Update the 128-bit key index
					  (ptrdev->keywords_128bit)++;
 80023a2:	4b36      	ldr	r3, [pc, #216]	; (800247c <main+0xb3c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80023aa:	3201      	adds	r2, #1
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  if(ptrdev->keywords_128bit>3){
 80023b2:	4b32      	ldr	r3, [pc, #200]	; (800247c <main+0xb3c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	d904      	bls.n	80023c8 <main+0xa88>
						  ptrdev->keywords_128bit = 0;
 80023be:	4b2f      	ldr	r3, [pc, #188]	; (800247c <main+0xb3c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  }
					  (ptrdev->key_counter)++;
 80023c8:	4b2c      	ldr	r3, [pc, #176]	; (800247c <main+0xb3c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80023d0:	3201      	adds	r2, #1
 80023d2:	b292      	uxth	r2, r2
 80023d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80023d8:	e005      	b.n	80023e6 <main+0xaa6>
					  sprintf(TxBuf, "T;%lu\r\n", (unsigned long) (ptrdev->key_32bit));
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
					  */
				  }

				  else if(Rx_packet_type == packet_type_keybit_CRC_bad){
 80023da:	4b2d      	ldr	r3, [pc, #180]	; (8002490 <main+0xb50>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	22b0      	movs	r2, #176	; 0xb0
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d100      	bne.n	80023e6 <main+0xaa6>
					  asm("nop");;
 80023e4:	bf00      	nop
				  }

				  if(encryption_byte !=0){
 80023e6:	4b27      	ldr	r3, [pc, #156]	; (8002484 <main+0xb44>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d00d      	beq.n	800240a <main+0xaca>
					  HAL_Delay(1);
 80023ee:	2001      	movs	r0, #1
 80023f0:	f003 f832 	bl	8005458 <HAL_Delay>
					  writeKeybitPacket(ptrdev, encryption_byte);
 80023f4:	4b21      	ldr	r3, [pc, #132]	; (800247c <main+0xb3c>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4b22      	ldr	r3, [pc, #136]	; (8002484 <main+0xb44>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	4619      	mov	r1, r3
 80023fe:	4610      	mov	r0, r2
 8002400:	f001 fc9e 	bl	8003d40 <writeKeybitPacket>
					  encryption_byte = 0;
 8002404:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <main+0xb44>)
 8002406:	2200      	movs	r2, #0
 8002408:	701a      	strb	r2, [r3, #0]
				  */
			  }
		  }
	  }

	  if (INT_PACKET_SENT){
 800240a:	4b22      	ldr	r3, [pc, #136]	; (8002494 <main+0xb54>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00a      	beq.n	8002428 <main+0xae8>
		  INT_PACKET_SENT = 0;
 8002412:	4b20      	ldr	r3, [pc, #128]	; (8002494 <main+0xb54>)
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
		  ADF_clear_Tx_flag(); //test
 8002418:	f7fe fedd 	bl	80011d6 <ADF_clear_Tx_flag>
		  while(ADF_SPI_READY()==0);
 800241c:	bf00      	nop
 800241e:	f7fe fea9 	bl	8001174 <ADF_SPI_READY>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0fa      	beq.n	800241e <main+0xade>
			  //while(ADF_SPI_READY()==0);
			  //ADF_set_Rx_mode();
		  }
	  }

	  if (settings_mode == 'T') {
 8002428:	4b1b      	ldr	r3, [pc, #108]	; (8002498 <main+0xb58>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b54      	cmp	r3, #84	; 0x54
 800242e:	d10e      	bne.n	800244e <main+0xb0e>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8002430:	4b1a      	ldr	r3, [pc, #104]	; (800249c <main+0xb5c>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f7fe ff9f 	bl	8001378 <circular_buf_size>
 800243a:	4603      	mov	r3, r0
 800243c:	b29a      	uxth	r2, r3
 800243e:	4b18      	ldr	r3, [pc, #96]	; (80024a0 <main+0xb60>)
 8002440:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 8002442:	4b17      	ldr	r3, [pc, #92]	; (80024a0 <main+0xb60>)
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	2b30      	cmp	r3, #48	; 0x30
 8002448:	d901      	bls.n	800244e <main+0xb0e>
			  transmitAudioPacket();
 800244a:	f001 fab9 	bl	80039c0 <transmitAudioPacket>
		  }
	  }

	  if (update_oled){
 800244e:	4b15      	ldr	r3, [pc, #84]	; (80024a4 <main+0xb64>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b00      	cmp	r3, #0
 8002454:	f43f aabe 	beq.w	80019d4 <main+0x94>
		  update_oled=0;
 8002458:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <main+0xb64>)
 800245a:	2200      	movs	r2, #0
 800245c:	701a      	strb	r2, [r3, #0]
		  OLED();
 800245e:	f7ff f8f9 	bl	8001654 <OLED>
		  if(menu==2){
 8002462:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <main+0xb68>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b02      	cmp	r3, #2
 8002468:	f47f aab4 	bne.w	80019d4 <main+0x94>
			  digipotInit(settings_volume);
 800246c:	4b0f      	ldr	r3, [pc, #60]	; (80024ac <main+0xb6c>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f001 f9a7 	bl	80037c4 <digipotInit>
	  if(transmit_voice_key){
 8002476:	f7ff baad 	b.w	80019d4 <main+0x94>
 800247a:	bf00      	nop
 800247c:	200007d8 	.word	0x200007d8
 8002480:	20000ae8 	.word	0x20000ae8
 8002484:	200002d9 	.word	0x200002d9
 8002488:	200002dc 	.word	0x200002dc
 800248c:	080136dc 	.word	0x080136dc
 8002490:	2000093d 	.word	0x2000093d
 8002494:	200002de 	.word	0x200002de
 8002498:	20000090 	.word	0x20000090
 800249c:	200007d4 	.word	0x200007d4
 80024a0:	200002ec 	.word	0x200002ec
 80024a4:	200002db 	.word	0x200002db
 80024a8:	200000b5 	.word	0x200000b5
 80024ac:	20000091 	.word	0x20000091

080024b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b098      	sub	sp, #96	; 0x60
 80024b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80024ba:	2230      	movs	r2, #48	; 0x30
 80024bc:	2100      	movs	r1, #0
 80024be:	4618      	mov	r0, r3
 80024c0:	f00f fef7 	bl	80122b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024c4:	f107 031c 	add.w	r3, r7, #28
 80024c8:	2200      	movs	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	605a      	str	r2, [r3, #4]
 80024ce:	609a      	str	r2, [r3, #8]
 80024d0:	60da      	str	r2, [r3, #12]
 80024d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024d4:	f107 030c 	add.w	r3, r7, #12
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	60bb      	str	r3, [r7, #8]
 80024e6:	4b32      	ldr	r3, [pc, #200]	; (80025b0 <SystemClock_Config+0x100>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	4a31      	ldr	r2, [pc, #196]	; (80025b0 <SystemClock_Config+0x100>)
 80024ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024f0:	6413      	str	r3, [r2, #64]	; 0x40
 80024f2:	4b2f      	ldr	r3, [pc, #188]	; (80025b0 <SystemClock_Config+0x100>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
 8002502:	4b2c      	ldr	r3, [pc, #176]	; (80025b4 <SystemClock_Config+0x104>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a2b      	ldr	r2, [pc, #172]	; (80025b4 <SystemClock_Config+0x104>)
 8002508:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800250c:	6013      	str	r3, [r2, #0]
 800250e:	4b29      	ldr	r3, [pc, #164]	; (80025b4 <SystemClock_Config+0x104>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800251a:	2305      	movs	r3, #5
 800251c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800251e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002522:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002524:	2301      	movs	r3, #1
 8002526:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002528:	2302      	movs	r3, #2
 800252a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800252c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002530:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002532:	2319      	movs	r3, #25
 8002534:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002536:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800253a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800253c:	2302      	movs	r3, #2
 800253e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002540:	2307      	movs	r3, #7
 8002542:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002544:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002548:	4618      	mov	r0, r3
 800254a:	f008 fa79 	bl	800aa40 <HAL_RCC_OscConfig>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002554:	f001 ff30 	bl	80043b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002558:	230f      	movs	r3, #15
 800255a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800255c:	2302      	movs	r3, #2
 800255e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002560:	2300      	movs	r3, #0
 8002562:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002564:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002568:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800256a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800256e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002570:	f107 031c 	add.w	r3, r7, #28
 8002574:	2105      	movs	r1, #5
 8002576:	4618      	mov	r0, r3
 8002578:	f008 fcd2 	bl	800af20 <HAL_RCC_ClockConfig>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8002582:	f001 ff19 	bl	80043b8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002586:	2302      	movs	r3, #2
 8002588:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800258a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800258e:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002590:	f107 030c 	add.w	r3, r7, #12
 8002594:	4618      	mov	r0, r3
 8002596:	f008 feb7 	bl	800b308 <HAL_RCCEx_PeriphCLKConfig>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80025a0:	f001 ff0a 	bl	80043b8 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80025a4:	f008 fda2 	bl	800b0ec <HAL_RCC_EnableCSS>
}
 80025a8:	bf00      	nop
 80025aa:	3760      	adds	r7, #96	; 0x60
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40023800 	.word	0x40023800
 80025b4:	40007000 	.word	0x40007000

080025b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025be:	463b      	mov	r3, r7
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80025ca:	4b23      	ldr	r3, [pc, #140]	; (8002658 <MX_ADC1_Init+0xa0>)
 80025cc:	4a23      	ldr	r2, [pc, #140]	; (800265c <MX_ADC1_Init+0xa4>)
 80025ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80025d0:	4b21      	ldr	r3, [pc, #132]	; (8002658 <MX_ADC1_Init+0xa0>)
 80025d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80025d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80025d8:	4b1f      	ldr	r3, [pc, #124]	; (8002658 <MX_ADC1_Init+0xa0>)
 80025da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025de:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80025e0:	4b1d      	ldr	r3, [pc, #116]	; (8002658 <MX_ADC1_Init+0xa0>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80025e6:	4b1c      	ldr	r3, [pc, #112]	; (8002658 <MX_ADC1_Init+0xa0>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025ec:	4b1a      	ldr	r3, [pc, #104]	; (8002658 <MX_ADC1_Init+0xa0>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80025f4:	4b18      	ldr	r3, [pc, #96]	; (8002658 <MX_ADC1_Init+0xa0>)
 80025f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 80025fc:	4b16      	ldr	r3, [pc, #88]	; (8002658 <MX_ADC1_Init+0xa0>)
 80025fe:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002602:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002604:	4b14      	ldr	r3, [pc, #80]	; (8002658 <MX_ADC1_Init+0xa0>)
 8002606:	2200      	movs	r2, #0
 8002608:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800260a:	4b13      	ldr	r3, [pc, #76]	; (8002658 <MX_ADC1_Init+0xa0>)
 800260c:	2201      	movs	r2, #1
 800260e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002610:	4b11      	ldr	r3, [pc, #68]	; (8002658 <MX_ADC1_Init+0xa0>)
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002618:	4b0f      	ldr	r3, [pc, #60]	; (8002658 <MX_ADC1_Init+0xa0>)
 800261a:	2201      	movs	r2, #1
 800261c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800261e:	480e      	ldr	r0, [pc, #56]	; (8002658 <MX_ADC1_Init+0xa0>)
 8002620:	f002 ff3c 	bl	800549c <HAL_ADC_Init>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800262a:	f001 fec5 	bl	80043b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800262e:	2303      	movs	r3, #3
 8002630:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002632:	2301      	movs	r3, #1
 8002634:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002636:	2300      	movs	r3, #0
 8002638:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800263a:	463b      	mov	r3, r7
 800263c:	4619      	mov	r1, r3
 800263e:	4806      	ldr	r0, [pc, #24]	; (8002658 <MX_ADC1_Init+0xa0>)
 8002640:	f003 f9e0 	bl	8005a04 <HAL_ADC_ConfigChannel>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800264a:	f001 feb5 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800264e:	bf00      	nop
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	2000089c 	.word	0x2000089c
 800265c:	40012000 	.word	0x40012000

08002660 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <MX_CRC_Init+0x20>)
 8002666:	4a07      	ldr	r2, [pc, #28]	; (8002684 <MX_CRC_Init+0x24>)
 8002668:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800266a:	4805      	ldr	r0, [pc, #20]	; (8002680 <MX_CRC_Init+0x20>)
 800266c:	f003 fd03 	bl	8006076 <HAL_CRC_Init>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002676:	f001 fe9f 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	200007c8 	.word	0x200007c8
 8002684:	40023000 	.word	0x40023000

08002688 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 800268c:	4b0d      	ldr	r3, [pc, #52]	; (80026c4 <MX_CRYP_Init+0x3c>)
 800268e:	4a0e      	ldr	r2, [pc, #56]	; (80026c8 <MX_CRYP_Init+0x40>)
 8002690:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8002692:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <MX_CRYP_Init+0x3c>)
 8002694:	2280      	movs	r2, #128	; 0x80
 8002696:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8002698:	4b0a      	ldr	r3, [pc, #40]	; (80026c4 <MX_CRYP_Init+0x3c>)
 800269a:	2200      	movs	r2, #0
 800269c:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 800269e:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <MX_CRYP_Init+0x3c>)
 80026a0:	4a0a      	ldr	r2, [pc, #40]	; (80026cc <MX_CRYP_Init+0x44>)
 80026a2:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 80026a4:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <MX_CRYP_Init+0x3c>)
 80026a6:	2220      	movs	r2, #32
 80026a8:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <MX_CRYP_Init+0x3c>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 80026b0:	4804      	ldr	r0, [pc, #16]	; (80026c4 <MX_CRYP_Init+0x3c>)
 80026b2:	f003 fd2f 	bl	8006114 <HAL_CRYP_Init>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 80026bc:	f001 fe7c 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 80026c0:	bf00      	nop
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20000b30 	.word	0x20000b30
 80026c8:	50060000 	.word	0x50060000
 80026cc:	080137d8 	.word	0x080137d8

080026d0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80026d6:	463b      	mov	r3, r7
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80026de:	4b0f      	ldr	r3, [pc, #60]	; (800271c <MX_DAC_Init+0x4c>)
 80026e0:	4a0f      	ldr	r2, [pc, #60]	; (8002720 <MX_DAC_Init+0x50>)
 80026e2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80026e4:	480d      	ldr	r0, [pc, #52]	; (800271c <MX_DAC_Init+0x4c>)
 80026e6:	f004 fb5d 	bl	8006da4 <HAL_DAC_Init>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80026f0:	f001 fe62 	bl	80043b8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80026f4:	2300      	movs	r3, #0
 80026f6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80026f8:	2300      	movs	r3, #0
 80026fa:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80026fc:	463b      	mov	r3, r7
 80026fe:	2200      	movs	r2, #0
 8002700:	4619      	mov	r1, r3
 8002702:	4806      	ldr	r0, [pc, #24]	; (800271c <MX_DAC_Init+0x4c>)
 8002704:	f004 fc45 	bl	8006f92 <HAL_DAC_ConfigChannel>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800270e:	f001 fe53 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002712:	bf00      	nop
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	20000928 	.word	0x20000928
 8002720:	40007400 	.word	0x40007400

08002724 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002728:	4b12      	ldr	r3, [pc, #72]	; (8002774 <MX_I2C1_Init+0x50>)
 800272a:	4a13      	ldr	r2, [pc, #76]	; (8002778 <MX_I2C1_Init+0x54>)
 800272c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800272e:	4b11      	ldr	r3, [pc, #68]	; (8002774 <MX_I2C1_Init+0x50>)
 8002730:	4a12      	ldr	r2, [pc, #72]	; (800277c <MX_I2C1_Init+0x58>)
 8002732:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002734:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <MX_I2C1_Init+0x50>)
 8002736:	2200      	movs	r2, #0
 8002738:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800273a:	4b0e      	ldr	r3, [pc, #56]	; (8002774 <MX_I2C1_Init+0x50>)
 800273c:	2200      	movs	r2, #0
 800273e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002740:	4b0c      	ldr	r3, [pc, #48]	; (8002774 <MX_I2C1_Init+0x50>)
 8002742:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002746:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002748:	4b0a      	ldr	r3, [pc, #40]	; (8002774 <MX_I2C1_Init+0x50>)
 800274a:	2200      	movs	r2, #0
 800274c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800274e:	4b09      	ldr	r3, [pc, #36]	; (8002774 <MX_I2C1_Init+0x50>)
 8002750:	2200      	movs	r2, #0
 8002752:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002754:	4b07      	ldr	r3, [pc, #28]	; (8002774 <MX_I2C1_Init+0x50>)
 8002756:	2200      	movs	r2, #0
 8002758:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800275a:	4b06      	ldr	r3, [pc, #24]	; (8002774 <MX_I2C1_Init+0x50>)
 800275c:	2200      	movs	r2, #0
 800275e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002760:	4804      	ldr	r0, [pc, #16]	; (8002774 <MX_I2C1_Init+0x50>)
 8002762:	f004 fea7 	bl	80074b4 <HAL_I2C_Init>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800276c:	f001 fe24 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002770:	bf00      	nop
 8002772:	bd80      	pop	{r7, pc}
 8002774:	20000770 	.word	0x20000770
 8002778:	40005400 	.word	0x40005400
 800277c:	00061a80 	.word	0x00061a80

08002780 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002794:	2300      	movs	r3, #0
 8002796:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002798:	4b24      	ldr	r3, [pc, #144]	; (800282c <MX_RTC_Init+0xac>)
 800279a:	4a25      	ldr	r2, [pc, #148]	; (8002830 <MX_RTC_Init+0xb0>)
 800279c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800279e:	4b23      	ldr	r3, [pc, #140]	; (800282c <MX_RTC_Init+0xac>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80027a4:	4b21      	ldr	r3, [pc, #132]	; (800282c <MX_RTC_Init+0xac>)
 80027a6:	227f      	movs	r2, #127	; 0x7f
 80027a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80027aa:	4b20      	ldr	r3, [pc, #128]	; (800282c <MX_RTC_Init+0xac>)
 80027ac:	22ff      	movs	r2, #255	; 0xff
 80027ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80027b0:	4b1e      	ldr	r3, [pc, #120]	; (800282c <MX_RTC_Init+0xac>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80027b6:	4b1d      	ldr	r3, [pc, #116]	; (800282c <MX_RTC_Init+0xac>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80027bc:	4b1b      	ldr	r3, [pc, #108]	; (800282c <MX_RTC_Init+0xac>)
 80027be:	2200      	movs	r2, #0
 80027c0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80027c2:	481a      	ldr	r0, [pc, #104]	; (800282c <MX_RTC_Init+0xac>)
 80027c4:	f008 fe82 	bl	800b4cc <HAL_RTC_Init>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80027ce:	f001 fdf3 	bl	80043b8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 80027d2:	230c      	movs	r3, #12
 80027d4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 80027d6:	233b      	movs	r3, #59	; 0x3b
 80027d8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80027da:	2300      	movs	r3, #0
 80027dc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80027de:	2300      	movs	r3, #0
 80027e0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80027e6:	1d3b      	adds	r3, r7, #4
 80027e8:	2200      	movs	r2, #0
 80027ea:	4619      	mov	r1, r3
 80027ec:	480f      	ldr	r0, [pc, #60]	; (800282c <MX_RTC_Init+0xac>)
 80027ee:	f008 fefe 	bl	800b5ee <HAL_RTC_SetTime>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80027f8:	f001 fdde 	bl	80043b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027fc:	2301      	movs	r3, #1
 80027fe:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8002800:	2305      	movs	r3, #5
 8002802:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8002804:	231f      	movs	r3, #31
 8002806:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800280c:	463b      	mov	r3, r7
 800280e:	2200      	movs	r2, #0
 8002810:	4619      	mov	r1, r3
 8002812:	4806      	ldr	r0, [pc, #24]	; (800282c <MX_RTC_Init+0xac>)
 8002814:	f008 ffa8 	bl	800b768 <HAL_RTC_SetDate>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800281e:	f001 fdcb 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002822:	bf00      	nop
 8002824:	3718      	adds	r7, #24
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000940 	.word	0x20000940
 8002830:	40002800 	.word	0x40002800

08002834 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002838:	4b17      	ldr	r3, [pc, #92]	; (8002898 <MX_SPI1_Init+0x64>)
 800283a:	4a18      	ldr	r2, [pc, #96]	; (800289c <MX_SPI1_Init+0x68>)
 800283c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800283e:	4b16      	ldr	r3, [pc, #88]	; (8002898 <MX_SPI1_Init+0x64>)
 8002840:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002844:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002846:	4b14      	ldr	r3, [pc, #80]	; (8002898 <MX_SPI1_Init+0x64>)
 8002848:	2200      	movs	r2, #0
 800284a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800284c:	4b12      	ldr	r3, [pc, #72]	; (8002898 <MX_SPI1_Init+0x64>)
 800284e:	2200      	movs	r2, #0
 8002850:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002852:	4b11      	ldr	r3, [pc, #68]	; (8002898 <MX_SPI1_Init+0x64>)
 8002854:	2200      	movs	r2, #0
 8002856:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002858:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <MX_SPI1_Init+0x64>)
 800285a:	2200      	movs	r2, #0
 800285c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800285e:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <MX_SPI1_Init+0x64>)
 8002860:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002864:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002866:	4b0c      	ldr	r3, [pc, #48]	; (8002898 <MX_SPI1_Init+0x64>)
 8002868:	2210      	movs	r2, #16
 800286a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800286c:	4b0a      	ldr	r3, [pc, #40]	; (8002898 <MX_SPI1_Init+0x64>)
 800286e:	2200      	movs	r2, #0
 8002870:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002872:	4b09      	ldr	r3, [pc, #36]	; (8002898 <MX_SPI1_Init+0x64>)
 8002874:	2200      	movs	r2, #0
 8002876:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002878:	4b07      	ldr	r3, [pc, #28]	; (8002898 <MX_SPI1_Init+0x64>)
 800287a:	2200      	movs	r2, #0
 800287c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800287e:	4b06      	ldr	r3, [pc, #24]	; (8002898 <MX_SPI1_Init+0x64>)
 8002880:	220a      	movs	r2, #10
 8002882:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002884:	4804      	ldr	r0, [pc, #16]	; (8002898 <MX_SPI1_Init+0x64>)
 8002886:	f009 f888 	bl	800b99a <HAL_SPI_Init>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002890:	f001 fd92 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002894:	bf00      	nop
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20000a50 	.word	0x20000a50
 800289c:	40013000 	.word	0x40013000

080028a0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80028a4:	4b17      	ldr	r3, [pc, #92]	; (8002904 <MX_SPI2_Init+0x64>)
 80028a6:	4a18      	ldr	r2, [pc, #96]	; (8002908 <MX_SPI2_Init+0x68>)
 80028a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80028aa:	4b16      	ldr	r3, [pc, #88]	; (8002904 <MX_SPI2_Init+0x64>)
 80028ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80028b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80028b2:	4b14      	ldr	r3, [pc, #80]	; (8002904 <MX_SPI2_Init+0x64>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80028b8:	4b12      	ldr	r3, [pc, #72]	; (8002904 <MX_SPI2_Init+0x64>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028be:	4b11      	ldr	r3, [pc, #68]	; (8002904 <MX_SPI2_Init+0x64>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028c4:	4b0f      	ldr	r3, [pc, #60]	; (8002904 <MX_SPI2_Init+0x64>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80028ca:	4b0e      	ldr	r3, [pc, #56]	; (8002904 <MX_SPI2_Init+0x64>)
 80028cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028d0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80028d2:	4b0c      	ldr	r3, [pc, #48]	; (8002904 <MX_SPI2_Init+0x64>)
 80028d4:	2210      	movs	r2, #16
 80028d6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028d8:	4b0a      	ldr	r3, [pc, #40]	; (8002904 <MX_SPI2_Init+0x64>)
 80028da:	2200      	movs	r2, #0
 80028dc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80028de:	4b09      	ldr	r3, [pc, #36]	; (8002904 <MX_SPI2_Init+0x64>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028e4:	4b07      	ldr	r3, [pc, #28]	; (8002904 <MX_SPI2_Init+0x64>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80028ea:	4b06      	ldr	r3, [pc, #24]	; (8002904 <MX_SPI2_Init+0x64>)
 80028ec:	220a      	movs	r2, #10
 80028ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80028f0:	4804      	ldr	r0, [pc, #16]	; (8002904 <MX_SPI2_Init+0x64>)
 80028f2:	f009 f852 	bl	800b99a <HAL_SPI_Init>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80028fc:	f001 fd5c 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}
 8002904:	20000718 	.word	0x20000718
 8002908:	40003800 	.word	0x40003800

0800290c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b096      	sub	sp, #88	; 0x58
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002912:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	605a      	str	r2, [r3, #4]
 800291c:	609a      	str	r2, [r3, #8]
 800291e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002920:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800292a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	605a      	str	r2, [r3, #4]
 8002934:	609a      	str	r2, [r3, #8]
 8002936:	60da      	str	r2, [r3, #12]
 8002938:	611a      	str	r2, [r3, #16]
 800293a:	615a      	str	r2, [r3, #20]
 800293c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800293e:	1d3b      	adds	r3, r7, #4
 8002940:	2220      	movs	r2, #32
 8002942:	2100      	movs	r1, #0
 8002944:	4618      	mov	r0, r3
 8002946:	f00f fcb4 	bl	80122b2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800294a:	4b3e      	ldr	r3, [pc, #248]	; (8002a44 <MX_TIM1_Init+0x138>)
 800294c:	4a3e      	ldr	r2, [pc, #248]	; (8002a48 <MX_TIM1_Init+0x13c>)
 800294e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8002950:	4b3c      	ldr	r3, [pc, #240]	; (8002a44 <MX_TIM1_Init+0x138>)
 8002952:	f244 129f 	movw	r2, #16799	; 0x419f
 8002956:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002958:	4b3a      	ldr	r3, [pc, #232]	; (8002a44 <MX_TIM1_Init+0x138>)
 800295a:	2200      	movs	r2, #0
 800295c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800295e:	4b39      	ldr	r3, [pc, #228]	; (8002a44 <MX_TIM1_Init+0x138>)
 8002960:	2263      	movs	r2, #99	; 0x63
 8002962:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002964:	4b37      	ldr	r3, [pc, #220]	; (8002a44 <MX_TIM1_Init+0x138>)
 8002966:	2200      	movs	r2, #0
 8002968:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800296a:	4b36      	ldr	r3, [pc, #216]	; (8002a44 <MX_TIM1_Init+0x138>)
 800296c:	2200      	movs	r2, #0
 800296e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002970:	4b34      	ldr	r3, [pc, #208]	; (8002a44 <MX_TIM1_Init+0x138>)
 8002972:	2280      	movs	r2, #128	; 0x80
 8002974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002976:	4833      	ldr	r0, [pc, #204]	; (8002a44 <MX_TIM1_Init+0x138>)
 8002978:	f00a fab0 	bl	800cedc <HAL_TIM_Base_Init>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002982:	f001 fd19 	bl	80043b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800298a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800298c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002990:	4619      	mov	r1, r3
 8002992:	482c      	ldr	r0, [pc, #176]	; (8002a44 <MX_TIM1_Init+0x138>)
 8002994:	f00a feaa 	bl	800d6ec <HAL_TIM_ConfigClockSource>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800299e:	f001 fd0b 	bl	80043b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029a2:	4828      	ldr	r0, [pc, #160]	; (8002a44 <MX_TIM1_Init+0x138>)
 80029a4:	f00a fc00 	bl	800d1a8 <HAL_TIM_PWM_Init>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80029ae:	f001 fd03 	bl	80043b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029b2:	2300      	movs	r3, #0
 80029b4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b6:	2300      	movs	r3, #0
 80029b8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029be:	4619      	mov	r1, r3
 80029c0:	4820      	ldr	r0, [pc, #128]	; (8002a44 <MX_TIM1_Init+0x138>)
 80029c2:	f00b fa83 	bl	800decc <HAL_TIMEx_MasterConfigSynchronization>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d001      	beq.n	80029d0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80029cc:	f001 fcf4 	bl	80043b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029d0:	2360      	movs	r3, #96	; 0x60
 80029d2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029d8:	2300      	movs	r3, #0
 80029da:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80029dc:	2300      	movs	r3, #0
 80029de:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029e0:	2300      	movs	r3, #0
 80029e2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80029e4:	2300      	movs	r3, #0
 80029e6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80029e8:	2300      	movs	r3, #0
 80029ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029f0:	2200      	movs	r2, #0
 80029f2:	4619      	mov	r1, r3
 80029f4:	4813      	ldr	r0, [pc, #76]	; (8002a44 <MX_TIM1_Init+0x138>)
 80029f6:	f00a fdb3 	bl	800d560 <HAL_TIM_PWM_ConfigChannel>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002a00:	f001 fcda 	bl	80043b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a04:	2300      	movs	r3, #0
 8002a06:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a10:	2300      	movs	r3, #0
 8002a12:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a1c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a22:	1d3b      	adds	r3, r7, #4
 8002a24:	4619      	mov	r1, r3
 8002a26:	4807      	ldr	r0, [pc, #28]	; (8002a44 <MX_TIM1_Init+0x138>)
 8002a28:	f00b facc 	bl	800dfc4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002a32:	f001 fcc1 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002a36:	4803      	ldr	r0, [pc, #12]	; (8002a44 <MX_TIM1_Init+0x138>)
 8002a38:	f002 f9f8 	bl	8004e2c <HAL_TIM_MspPostInit>

}
 8002a3c:	bf00      	nop
 8002a3e:	3758      	adds	r7, #88	; 0x58
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	20000994 	.word	0x20000994
 8002a48:	40010000 	.word	0x40010000

08002a4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a52:	f107 0308 	add.w	r3, r7, #8
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	605a      	str	r2, [r3, #4]
 8002a5c:	609a      	str	r2, [r3, #8]
 8002a5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a60:	463b      	mov	r3, r7
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]
 8002a66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002a68:	4b1d      	ldr	r3, [pc, #116]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002a6a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a6e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002a70:	4b1b      	ldr	r3, [pc, #108]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a76:	4b1a      	ldr	r3, [pc, #104]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 8002a7c:	4b18      	ldr	r3, [pc, #96]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002a7e:	f642 1203 	movw	r2, #10499	; 0x2903
 8002a82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a84:	4b16      	ldr	r3, [pc, #88]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a8a:	4b15      	ldr	r3, [pc, #84]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002a90:	4813      	ldr	r0, [pc, #76]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002a92:	f00a fa23 	bl	800cedc <HAL_TIM_Base_Init>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002a9c:	f001 fc8c 	bl	80043b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aa4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002aa6:	f107 0308 	add.w	r3, r7, #8
 8002aaa:	4619      	mov	r1, r3
 8002aac:	480c      	ldr	r0, [pc, #48]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002aae:	f00a fe1d 	bl	800d6ec <HAL_TIM_ConfigClockSource>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002ab8:	f001 fc7e 	bl	80043b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002abc:	2320      	movs	r3, #32
 8002abe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ac4:	463b      	mov	r3, r7
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4805      	ldr	r0, [pc, #20]	; (8002ae0 <MX_TIM2_Init+0x94>)
 8002aca:	f00b f9ff 	bl	800decc <HAL_TIMEx_MasterConfigSynchronization>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002ad4:	f001 fc70 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ad8:	bf00      	nop
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	20000aa8 	.word	0x20000aa8

08002ae4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08e      	sub	sp, #56	; 0x38
 8002ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	609a      	str	r2, [r3, #8]
 8002af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002af8:	f107 0320 	add.w	r3, r7, #32
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	605a      	str	r2, [r3, #4]
 8002b0a:	609a      	str	r2, [r3, #8]
 8002b0c:	60da      	str	r2, [r3, #12]
 8002b0e:	611a      	str	r2, [r3, #16]
 8002b10:	615a      	str	r2, [r3, #20]
 8002b12:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b14:	4b32      	ldr	r3, [pc, #200]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b16:	4a33      	ldr	r2, [pc, #204]	; (8002be4 <MX_TIM3_Init+0x100>)
 8002b18:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8002b1a:	4b31      	ldr	r3, [pc, #196]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b1c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002b20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b22:	4b2f      	ldr	r3, [pc, #188]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002b28:	4b2d      	ldr	r3, [pc, #180]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b2a:	2263      	movs	r2, #99	; 0x63
 8002b2c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b2e:	4b2c      	ldr	r3, [pc, #176]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b34:	4b2a      	ldr	r3, [pc, #168]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b36:	2280      	movs	r2, #128	; 0x80
 8002b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002b3a:	4829      	ldr	r0, [pc, #164]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b3c:	f00a f9ce 	bl	800cedc <HAL_TIM_Base_Init>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002b46:	f001 fc37 	bl	80043b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b50:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b54:	4619      	mov	r1, r3
 8002b56:	4822      	ldr	r0, [pc, #136]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b58:	f00a fdc8 	bl	800d6ec <HAL_TIM_ConfigClockSource>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002b62:	f001 fc29 	bl	80043b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002b66:	481e      	ldr	r0, [pc, #120]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b68:	f00a fb1e 	bl	800d1a8 <HAL_TIM_PWM_Init>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002b72:	f001 fc21 	bl	80043b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b76:	2300      	movs	r3, #0
 8002b78:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b7e:	f107 0320 	add.w	r3, r7, #32
 8002b82:	4619      	mov	r1, r3
 8002b84:	4816      	ldr	r0, [pc, #88]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002b86:	f00b f9a1 	bl	800decc <HAL_TIMEx_MasterConfigSynchronization>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002b90:	f001 fc12 	bl	80043b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b94:	2360      	movs	r3, #96	; 0x60
 8002b96:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ba4:	1d3b      	adds	r3, r7, #4
 8002ba6:	2208      	movs	r2, #8
 8002ba8:	4619      	mov	r1, r3
 8002baa:	480d      	ldr	r0, [pc, #52]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002bac:	f00a fcd8 	bl	800d560 <HAL_TIM_PWM_ConfigChannel>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002bb6:	f001 fbff 	bl	80043b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002bba:	1d3b      	adds	r3, r7, #4
 8002bbc:	220c      	movs	r2, #12
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4807      	ldr	r0, [pc, #28]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002bc2:	f00a fccd 	bl	800d560 <HAL_TIM_PWM_ConfigChannel>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002bcc:	f001 fbf4 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002bd0:	4803      	ldr	r0, [pc, #12]	; (8002be0 <MX_TIM3_Init+0xfc>)
 8002bd2:	f002 f92b 	bl	8004e2c <HAL_TIM_MspPostInit>

}
 8002bd6:	bf00      	nop
 8002bd8:	3738      	adds	r7, #56	; 0x38
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	2000081c 	.word	0x2000081c
 8002be4:	40000400 	.word	0x40000400

08002be8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b08e      	sub	sp, #56	; 0x38
 8002bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	605a      	str	r2, [r3, #4]
 8002bf8:	609a      	str	r2, [r3, #8]
 8002bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bfc:	f107 0320 	add.w	r3, r7, #32
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c06:	1d3b      	adds	r3, r7, #4
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	60da      	str	r2, [r3, #12]
 8002c12:	611a      	str	r2, [r3, #16]
 8002c14:	615a      	str	r2, [r3, #20]
 8002c16:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002c18:	4b2b      	ldr	r3, [pc, #172]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c1a:	4a2c      	ldr	r2, [pc, #176]	; (8002ccc <MX_TIM5_Init+0xe4>)
 8002c1c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002c1e:	4b2a      	ldr	r3, [pc, #168]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c24:	4b28      	ldr	r3, [pc, #160]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 8002c2a:	4b27      	ldr	r3, [pc, #156]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c2c:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 8002c30:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c32:	4b25      	ldr	r3, [pc, #148]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c38:	4b23      	ldr	r3, [pc, #140]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002c3e:	4822      	ldr	r0, [pc, #136]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c40:	f00a f94c 	bl	800cedc <HAL_TIM_Base_Init>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002c4a:	f001 fbb5 	bl	80043b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c52:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002c54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c58:	4619      	mov	r1, r3
 8002c5a:	481b      	ldr	r0, [pc, #108]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c5c:	f00a fd46 	bl	800d6ec <HAL_TIM_ConfigClockSource>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002c66:	f001 fba7 	bl	80043b8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8002c6a:	4817      	ldr	r0, [pc, #92]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c6c:	f00a f9d4 	bl	800d018 <HAL_TIM_OC_Init>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002c76:	f001 fb9f 	bl	80043b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002c7a:	2340      	movs	r3, #64	; 0x40
 8002c7c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002c82:	f107 0320 	add.w	r3, r7, #32
 8002c86:	4619      	mov	r1, r3
 8002c88:	480f      	ldr	r0, [pc, #60]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002c8a:	f00b f91f 	bl	800decc <HAL_TIMEx_MasterConfigSynchronization>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002c94:	f001 fb90 	bl	80043b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002c98:	2330      	movs	r3, #48	; 0x30
 8002c9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 8002c9c:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8002ca0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002caa:	1d3b      	adds	r3, r7, #4
 8002cac:	2200      	movs	r2, #0
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4805      	ldr	r0, [pc, #20]	; (8002cc8 <MX_TIM5_Init+0xe0>)
 8002cb2:	f00a fbf5 	bl	800d4a0 <HAL_TIM_OC_ConfigChannel>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002cbc:	f001 fb7c 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002cc0:	bf00      	nop
 8002cc2:	3738      	adds	r7, #56	; 0x38
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	200007dc 	.word	0x200007dc
 8002ccc:	40000c00 	.word	0x40000c00

08002cd0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cd6:	463b      	mov	r3, r7
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002cde:	4b15      	ldr	r3, [pc, #84]	; (8002d34 <MX_TIM7_Init+0x64>)
 8002ce0:	4a15      	ldr	r2, [pc, #84]	; (8002d38 <MX_TIM7_Init+0x68>)
 8002ce2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8002ce4:	4b13      	ldr	r3, [pc, #76]	; (8002d34 <MX_TIM7_Init+0x64>)
 8002ce6:	2253      	movs	r2, #83	; 0x53
 8002ce8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cea:	4b12      	ldr	r3, [pc, #72]	; (8002d34 <MX_TIM7_Init+0x64>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002cf0:	4b10      	ldr	r3, [pc, #64]	; (8002d34 <MX_TIM7_Init+0x64>)
 8002cf2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cf6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cf8:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <MX_TIM7_Init+0x64>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002cfe:	480d      	ldr	r0, [pc, #52]	; (8002d34 <MX_TIM7_Init+0x64>)
 8002d00:	f00a f8ec 	bl	800cedc <HAL_TIM_Base_Init>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002d0a:	f001 fb55 	bl	80043b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d12:	2300      	movs	r3, #0
 8002d14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002d16:	463b      	mov	r3, r7
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4806      	ldr	r0, [pc, #24]	; (8002d34 <MX_TIM7_Init+0x64>)
 8002d1c:	f00b f8d6 	bl	800decc <HAL_TIMEx_MasterConfigSynchronization>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002d26:	f001 fb47 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	20000af0 	.word	0x20000af0
 8002d38:	40001400 	.word	0x40001400

08002d3c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d42:	463b      	mov	r3, r7
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002d4e:	4b16      	ldr	r3, [pc, #88]	; (8002da8 <MX_TIM9_Init+0x6c>)
 8002d50:	4a16      	ldr	r2, [pc, #88]	; (8002dac <MX_TIM9_Init+0x70>)
 8002d52:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 8002d54:	4b14      	ldr	r3, [pc, #80]	; (8002da8 <MX_TIM9_Init+0x6c>)
 8002d56:	f640 729f 	movw	r2, #3999	; 0xf9f
 8002d5a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d5c:	4b12      	ldr	r3, [pc, #72]	; (8002da8 <MX_TIM9_Init+0x6c>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 8002d62:	4b11      	ldr	r3, [pc, #68]	; (8002da8 <MX_TIM9_Init+0x6c>)
 8002d64:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002d68:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d6a:	4b0f      	ldr	r3, [pc, #60]	; (8002da8 <MX_TIM9_Init+0x6c>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d70:	4b0d      	ldr	r3, [pc, #52]	; (8002da8 <MX_TIM9_Init+0x6c>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002d76:	480c      	ldr	r0, [pc, #48]	; (8002da8 <MX_TIM9_Init+0x6c>)
 8002d78:	f00a f8b0 	bl	800cedc <HAL_TIM_Base_Init>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8002d82:	f001 fb19 	bl	80043b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d8a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002d8c:	463b      	mov	r3, r7
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4805      	ldr	r0, [pc, #20]	; (8002da8 <MX_TIM9_Init+0x6c>)
 8002d92:	f00a fcab 	bl	800d6ec <HAL_TIM_ConfigClockSource>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8002d9c:	f001 fb0c 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002da0:	bf00      	nop
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	200009d4 	.word	0x200009d4
 8002dac:	40014000 	.word	0x40014000

08002db0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002db4:	4b0e      	ldr	r3, [pc, #56]	; (8002df0 <MX_TIM11_Init+0x40>)
 8002db6:	4a0f      	ldr	r2, [pc, #60]	; (8002df4 <MX_TIM11_Init+0x44>)
 8002db8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 8002dba:	4b0d      	ldr	r3, [pc, #52]	; (8002df0 <MX_TIM11_Init+0x40>)
 8002dbc:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002dc0:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dc2:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <MX_TIM11_Init+0x40>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8002dc8:	4b09      	ldr	r3, [pc, #36]	; (8002df0 <MX_TIM11_Init+0x40>)
 8002dca:	22ae      	movs	r2, #174	; 0xae
 8002dcc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dce:	4b08      	ldr	r3, [pc, #32]	; (8002df0 <MX_TIM11_Init+0x40>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dd4:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <MX_TIM11_Init+0x40>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002dda:	4805      	ldr	r0, [pc, #20]	; (8002df0 <MX_TIM11_Init+0x40>)
 8002ddc:	f00a f87e 	bl	800cedc <HAL_TIM_Base_Init>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002de6:	f001 fae7 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	200008e8 	.word	0x200008e8
 8002df4:	40014800 	.word	0x40014800

08002df8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002dfc:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002dfe:	4a12      	ldr	r2, [pc, #72]	; (8002e48 <MX_UART5_Init+0x50>)
 8002e00:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002e02:	4b10      	ldr	r3, [pc, #64]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002e04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e08:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002e0a:	4b0e      	ldr	r3, [pc, #56]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002e10:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002e16:	4b0b      	ldr	r3, [pc, #44]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002e1c:	4b09      	ldr	r3, [pc, #36]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002e1e:	220c      	movs	r2, #12
 8002e20:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e22:	4b08      	ldr	r3, [pc, #32]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e28:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002e2e:	4805      	ldr	r0, [pc, #20]	; (8002e44 <MX_UART5_Init+0x4c>)
 8002e30:	f00b f92e 	bl	800e090 <HAL_UART_Init>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002e3a:	f001 fabd 	bl	80043b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	2000085c 	.word	0x2000085c
 8002e48:	40005000 	.word	0x40005000

08002e4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08a      	sub	sp, #40	; 0x28
 8002e50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e52:	f107 0314 	add.w	r3, r7, #20
 8002e56:	2200      	movs	r2, #0
 8002e58:	601a      	str	r2, [r3, #0]
 8002e5a:	605a      	str	r2, [r3, #4]
 8002e5c:	609a      	str	r2, [r3, #8]
 8002e5e:	60da      	str	r2, [r3, #12]
 8002e60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	4b6c      	ldr	r3, [pc, #432]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	4a6b      	ldr	r2, [pc, #428]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002e6c:	f043 0304 	orr.w	r3, r3, #4
 8002e70:	6313      	str	r3, [r2, #48]	; 0x30
 8002e72:	4b69      	ldr	r3, [pc, #420]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	f003 0304 	and.w	r3, r3, #4
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
 8002e82:	4b65      	ldr	r3, [pc, #404]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	4a64      	ldr	r2, [pc, #400]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002e88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8e:	4b62      	ldr	r3, [pc, #392]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e96:	60fb      	str	r3, [r7, #12]
 8002e98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60bb      	str	r3, [r7, #8]
 8002e9e:	4b5e      	ldr	r3, [pc, #376]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	4a5d      	ldr	r2, [pc, #372]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eaa:	4b5b      	ldr	r3, [pc, #364]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	60bb      	str	r3, [r7, #8]
 8002eb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	607b      	str	r3, [r7, #4]
 8002eba:	4b57      	ldr	r3, [pc, #348]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	4a56      	ldr	r2, [pc, #344]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002ec0:	f043 0302 	orr.w	r3, r3, #2
 8002ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec6:	4b54      	ldr	r3, [pc, #336]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	607b      	str	r3, [r7, #4]
 8002ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	603b      	str	r3, [r7, #0]
 8002ed6:	4b50      	ldr	r3, [pc, #320]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eda:	4a4f      	ldr	r2, [pc, #316]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002edc:	f043 0308 	orr.w	r3, r3, #8
 8002ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ee2:	4b4d      	ldr	r3, [pc, #308]	; (8003018 <MX_GPIO_Init+0x1cc>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	f003 0308 	and.w	r3, r3, #8
 8002eea:	603b      	str	r3, [r7, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2127      	movs	r1, #39	; 0x27
 8002ef2:	484a      	ldr	r0, [pc, #296]	; (800301c <MX_GPIO_Init+0x1d0>)
 8002ef4:	f004 faac 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002ef8:	2200      	movs	r2, #0
 8002efa:	2106      	movs	r1, #6
 8002efc:	4848      	ldr	r0, [pc, #288]	; (8003020 <MX_GPIO_Init+0x1d4>)
 8002efe:	f004 faa7 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 8002f02:	2200      	movs	r2, #0
 8002f04:	f640 0101 	movw	r1, #2049	; 0x801
 8002f08:	4846      	ldr	r0, [pc, #280]	; (8003024 <MX_GPIO_Init+0x1d8>)
 8002f0a:	f004 faa1 	bl	8007450 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 8002f0e:	2327      	movs	r3, #39	; 0x27
 8002f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f12:	2301      	movs	r3, #1
 8002f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f16:	2300      	movs	r3, #0
 8002f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f1e:	f107 0314 	add.w	r3, r7, #20
 8002f22:	4619      	mov	r1, r3
 8002f24:	483d      	ldr	r0, [pc, #244]	; (800301c <MX_GPIO_Init+0x1d0>)
 8002f26:	f004 f8e1 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 8002f2a:	2306      	movs	r3, #6
 8002f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f36:	2300      	movs	r3, #0
 8002f38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3a:	f107 0314 	add.w	r3, r7, #20
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4837      	ldr	r0, [pc, #220]	; (8003020 <MX_GPIO_Init+0x1d4>)
 8002f42:	f004 f8d3 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 8002f46:	23d0      	movs	r3, #208	; 0xd0
 8002f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f4a:	4b37      	ldr	r3, [pc, #220]	; (8003028 <MX_GPIO_Init+0x1dc>)
 8002f4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f52:	f107 0314 	add.w	r3, r7, #20
 8002f56:	4619      	mov	r1, r3
 8002f58:	4830      	ldr	r0, [pc, #192]	; (800301c <MX_GPIO_Init+0x1d0>)
 8002f5a:	f004 f8c7 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 8002f5e:	f640 0301 	movw	r3, #2049	; 0x801
 8002f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f64:	2301      	movs	r3, #1
 8002f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f70:	f107 0314 	add.w	r3, r7, #20
 8002f74:	4619      	mov	r1, r3
 8002f76:	482b      	ldr	r0, [pc, #172]	; (8003024 <MX_GPIO_Init+0x1d8>)
 8002f78:	f004 f8b8 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 8002f7c:	f24f 0302 	movw	r3, #61442	; 0xf002
 8002f80:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f82:	4b29      	ldr	r3, [pc, #164]	; (8003028 <MX_GPIO_Init+0x1dc>)
 8002f84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f8a:	f107 0314 	add.w	r3, r7, #20
 8002f8e:	4619      	mov	r1, r3
 8002f90:	4824      	ldr	r0, [pc, #144]	; (8003024 <MX_GPIO_Init+0x1d8>)
 8002f92:	f004 f8ab 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002f96:	2304      	movs	r3, #4
 8002f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8002fa6:	230f      	movs	r3, #15
 8002fa8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002faa:	f107 0314 	add.w	r3, r7, #20
 8002fae:	4619      	mov	r1, r3
 8002fb0:	481c      	ldr	r0, [pc, #112]	; (8003024 <MX_GPIO_Init+0x1d8>)
 8002fb2:	f004 f89b 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 8002fb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002fbc:	4b1b      	ldr	r3, [pc, #108]	; (800302c <MX_GPIO_Init+0x1e0>)
 8002fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8002fc4:	f107 0314 	add.w	r3, r7, #20
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4815      	ldr	r0, [pc, #84]	; (8003020 <MX_GPIO_Init+0x1d4>)
 8002fcc:	f004 f88e 	bl	80070ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	210f      	movs	r1, #15
 8002fd4:	2007      	movs	r0, #7
 8002fd6:	f003 f818 	bl	800600a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002fda:	2007      	movs	r0, #7
 8002fdc:	f003 f831 	bl	8006042 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	210f      	movs	r1, #15
 8002fe4:	200a      	movs	r0, #10
 8002fe6:	f003 f810 	bl	800600a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002fea:	200a      	movs	r0, #10
 8002fec:	f003 f829 	bl	8006042 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2101      	movs	r1, #1
 8002ff4:	2017      	movs	r0, #23
 8002ff6:	f003 f808 	bl	800600a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002ffa:	2017      	movs	r0, #23
 8002ffc:	f003 f821 	bl	8006042 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8003000:	2200      	movs	r2, #0
 8003002:	2101      	movs	r1, #1
 8003004:	2028      	movs	r0, #40	; 0x28
 8003006:	f003 f800 	bl	800600a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800300a:	2028      	movs	r0, #40	; 0x28
 800300c:	f003 f819 	bl	8006042 <HAL_NVIC_EnableIRQ>

}
 8003010:	bf00      	nop
 8003012:	3728      	adds	r7, #40	; 0x28
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40023800 	.word	0x40023800
 800301c:	40020800 	.word	0x40020800
 8003020:	40020000 	.word	0x40020000
 8003024:	40020400 	.word	0x40020400
 8003028:	10110000 	.word	0x10110000
 800302c:	10310000 	.word	0x10310000

08003030 <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 800303a:	4b08      	ldr	r3, [pc, #32]	; (800305c <delay_us+0x2c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2200      	movs	r2, #0
 8003040:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8003042:	bf00      	nop
 8003044:	4b05      	ldr	r3, [pc, #20]	; (800305c <delay_us+0x2c>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	429a      	cmp	r2, r3
 800304e:	d3f9      	bcc.n	8003044 <delay_us+0x14>
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	20000af0 	.word	0x20000af0

08003060 <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 800306a:	88fb      	ldrh	r3, [r7, #6]
 800306c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003070:	d07c      	beq.n	800316c <HAL_GPIO_EXTI_Callback+0x10c>
 8003072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003076:	dc0b      	bgt.n	8003090 <HAL_GPIO_EXTI_Callback+0x30>
 8003078:	2b10      	cmp	r3, #16
 800307a:	d01a      	beq.n	80030b2 <HAL_GPIO_EXTI_Callback+0x52>
 800307c:	2b10      	cmp	r3, #16
 800307e:	dc02      	bgt.n	8003086 <HAL_GPIO_EXTI_Callback+0x26>
 8003080:	2b02      	cmp	r3, #2
 8003082:	d022      	beq.n	80030ca <HAL_GPIO_EXTI_Callback+0x6a>
			}*/
			update_oled = 1;
			break;

	}
}
 8003084:	e081      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
	switch(GPIO_Pin){
 8003086:	2b40      	cmp	r3, #64	; 0x40
 8003088:	d02e      	beq.n	80030e8 <HAL_GPIO_EXTI_Callback+0x88>
 800308a:	2b80      	cmp	r3, #128	; 0x80
 800308c:	d063      	beq.n	8003156 <HAL_GPIO_EXTI_Callback+0xf6>
}
 800308e:	e07c      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
	switch(GPIO_Pin){
 8003090:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003094:	d049      	beq.n	800312a <HAL_GPIO_EXTI_Callback+0xca>
 8003096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800309a:	dc03      	bgt.n	80030a4 <HAL_GPIO_EXTI_Callback+0x44>
 800309c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a0:	d02d      	beq.n	80030fe <HAL_GPIO_EXTI_Callback+0x9e>
}
 80030a2:	e072      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
	switch(GPIO_Pin){
 80030a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030a8:	d034      	beq.n	8003114 <HAL_GPIO_EXTI_Callback+0xb4>
 80030aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030ae:	d047      	beq.n	8003140 <HAL_GPIO_EXTI_Callback+0xe0>
}
 80030b0:	e06b      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			INT_PACKET_SENT = 1;
 80030b2:	4b38      	ldr	r3, [pc, #224]	; (8003194 <HAL_GPIO_EXTI_Callback+0x134>)
 80030b4:	2201      	movs	r2, #1
 80030b6:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 80030b8:	4b37      	ldr	r3, [pc, #220]	; (8003198 <HAL_GPIO_EXTI_Callback+0x138>)
 80030ba:	881b      	ldrh	r3, [r3, #0]
 80030bc:	3301      	adds	r3, #1
 80030be:	b29a      	uxth	r2, r3
 80030c0:	4b35      	ldr	r3, [pc, #212]	; (8003198 <HAL_GPIO_EXTI_Callback+0x138>)
 80030c2:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 80030c4:	f7fe f887 	bl	80011d6 <ADF_clear_Tx_flag>
			break;
 80030c8:	e05f      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			INT_PACKET_RECEIVED = 1;
 80030ca:	4b34      	ldr	r3, [pc, #208]	; (800319c <HAL_GPIO_EXTI_Callback+0x13c>)
 80030cc:	2201      	movs	r2, #1
 80030ce:	701a      	strb	r2, [r3, #0]
			packets_received++;
 80030d0:	4b33      	ldr	r3, [pc, #204]	; (80031a0 <HAL_GPIO_EXTI_Callback+0x140>)
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	3301      	adds	r3, #1
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	4b31      	ldr	r3, [pc, #196]	; (80031a0 <HAL_GPIO_EXTI_Callback+0x140>)
 80030da:	801a      	strh	r2, [r3, #0]
			delay_us(10);//6
 80030dc:	200a      	movs	r0, #10
 80030de:	f7ff ffa7 	bl	8003030 <delay_us>
			ADF_clear_Rx_flag();
 80030e2:	f7fe f86f 	bl	80011c4 <ADF_clear_Rx_flag>
			break;
 80030e6:	e050      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			if(TALK_state){
 80030e8:	4b2e      	ldr	r3, [pc, #184]	; (80031a4 <HAL_GPIO_EXTI_Callback+0x144>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d041      	beq.n	8003174 <HAL_GPIO_EXTI_Callback+0x114>
				TALK_state = 0;
 80030f0:	4b2c      	ldr	r3, [pc, #176]	; (80031a4 <HAL_GPIO_EXTI_Callback+0x144>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80030f6:	482c      	ldr	r0, [pc, #176]	; (80031a8 <HAL_GPIO_EXTI_Callback+0x148>)
 80030f8:	f009 ff3f 	bl	800cf7a <HAL_TIM_Base_Start_IT>
			break;
 80030fc:	e03a      	b.n	8003174 <HAL_GPIO_EXTI_Callback+0x114>
			if(UP_state){
 80030fe:	4b2b      	ldr	r3, [pc, #172]	; (80031ac <HAL_GPIO_EXTI_Callback+0x14c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d038      	beq.n	8003178 <HAL_GPIO_EXTI_Callback+0x118>
				UP_state = 0;
 8003106:	4b29      	ldr	r3, [pc, #164]	; (80031ac <HAL_GPIO_EXTI_Callback+0x14c>)
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800310c:	4826      	ldr	r0, [pc, #152]	; (80031a8 <HAL_GPIO_EXTI_Callback+0x148>)
 800310e:	f009 ff34 	bl	800cf7a <HAL_TIM_Base_Start_IT>
			break;
 8003112:	e031      	b.n	8003178 <HAL_GPIO_EXTI_Callback+0x118>
			if(LEFT_state){
 8003114:	4b26      	ldr	r3, [pc, #152]	; (80031b0 <HAL_GPIO_EXTI_Callback+0x150>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d02f      	beq.n	800317c <HAL_GPIO_EXTI_Callback+0x11c>
				LEFT_state = 0;
 800311c:	4b24      	ldr	r3, [pc, #144]	; (80031b0 <HAL_GPIO_EXTI_Callback+0x150>)
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8003122:	4821      	ldr	r0, [pc, #132]	; (80031a8 <HAL_GPIO_EXTI_Callback+0x148>)
 8003124:	f009 ff29 	bl	800cf7a <HAL_TIM_Base_Start_IT>
			break;
 8003128:	e028      	b.n	800317c <HAL_GPIO_EXTI_Callback+0x11c>
			if(RIGHT_state){
 800312a:	4b22      	ldr	r3, [pc, #136]	; (80031b4 <HAL_GPIO_EXTI_Callback+0x154>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d026      	beq.n	8003180 <HAL_GPIO_EXTI_Callback+0x120>
				RIGHT_state = 0;
 8003132:	4b20      	ldr	r3, [pc, #128]	; (80031b4 <HAL_GPIO_EXTI_Callback+0x154>)
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8003138:	481b      	ldr	r0, [pc, #108]	; (80031a8 <HAL_GPIO_EXTI_Callback+0x148>)
 800313a:	f009 ff1e 	bl	800cf7a <HAL_TIM_Base_Start_IT>
			break;
 800313e:	e01f      	b.n	8003180 <HAL_GPIO_EXTI_Callback+0x120>
			if(DOWN_state){
 8003140:	4b1d      	ldr	r3, [pc, #116]	; (80031b8 <HAL_GPIO_EXTI_Callback+0x158>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d01d      	beq.n	8003184 <HAL_GPIO_EXTI_Callback+0x124>
				DOWN_state = 0;
 8003148:	4b1b      	ldr	r3, [pc, #108]	; (80031b8 <HAL_GPIO_EXTI_Callback+0x158>)
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800314e:	4816      	ldr	r0, [pc, #88]	; (80031a8 <HAL_GPIO_EXTI_Callback+0x148>)
 8003150:	f009 ff13 	bl	800cf7a <HAL_TIM_Base_Start_IT>
			break;
 8003154:	e016      	b.n	8003184 <HAL_GPIO_EXTI_Callback+0x124>
			if(POWER_state){
 8003156:	4b19      	ldr	r3, [pc, #100]	; (80031bc <HAL_GPIO_EXTI_Callback+0x15c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d014      	beq.n	8003188 <HAL_GPIO_EXTI_Callback+0x128>
				POWER_state = 0;
 800315e:	4b17      	ldr	r3, [pc, #92]	; (80031bc <HAL_GPIO_EXTI_Callback+0x15c>)
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8003164:	4810      	ldr	r0, [pc, #64]	; (80031a8 <HAL_GPIO_EXTI_Callback+0x148>)
 8003166:	f009 ff08 	bl	800cf7a <HAL_TIM_Base_Start_IT>
			break;
 800316a:	e00d      	b.n	8003188 <HAL_GPIO_EXTI_Callback+0x128>
			update_oled = 1;
 800316c:	4b14      	ldr	r3, [pc, #80]	; (80031c0 <HAL_GPIO_EXTI_Callback+0x160>)
 800316e:	2201      	movs	r2, #1
 8003170:	701a      	strb	r2, [r3, #0]
			break;
 8003172:	e00a      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003174:	bf00      	nop
 8003176:	e008      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003178:	bf00      	nop
 800317a:	e006      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 800317c:	bf00      	nop
 800317e:	e004      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003180:	bf00      	nop
 8003182:	e002      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003184:	bf00      	nop
 8003186:	e000      	b.n	800318a <HAL_GPIO_EXTI_Callback+0x12a>
			break;
 8003188:	bf00      	nop
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	200002de 	.word	0x200002de
 8003198:	200002e2 	.word	0x200002e2
 800319c:	200002dd 	.word	0x200002dd
 80031a0:	200002e0 	.word	0x200002e0
 80031a4:	200000bc 	.word	0x200000bc
 80031a8:	200008e8 	.word	0x200008e8
 80031ac:	200000c0 	.word	0x200000c0
 80031b0:	200000c8 	.word	0x200000c8
 80031b4:	200000cc 	.word	0x200000cc
 80031b8:	200000c4 	.word	0x200000c4
 80031bc:	200000b8 	.word	0x200000b8
 80031c0:	200002db 	.word	0x200002db

080031c4 <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]

	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031d4:	d101      	bne.n	80031da <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 80031d6:	f000 fef3 	bl	8003fc0 <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4aa4      	ldr	r2, [pc, #656]	; (8003470 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	f040 81c7 	bne.w	8003574 <HAL_TIM_PeriodElapsedCallback+0x3b0>

		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 80031e6:	2180      	movs	r1, #128	; 0x80
 80031e8:	48a2      	ldr	r0, [pc, #648]	; (8003474 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80031ea:	f004 f919 	bl	8007420 <HAL_GPIO_ReadPin>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d02d      	beq.n	8003250 <HAL_TIM_PeriodElapsedCallback+0x8c>
			// POWER_state = 1;

			ADF_sleep();
 80031f4:	f7fd fe46 	bl	8000e84 <ADF_sleep>
			OLED_shutdown();
 80031f8:	f7fe fb9b 	bl	8001932 <OLED_shutdown>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET);
 80031fc:	2200      	movs	r2, #0
 80031fe:	2101      	movs	r1, #1
 8003200:	489c      	ldr	r0, [pc, #624]	; (8003474 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003202:	f004 f925 	bl	8007450 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8003206:	2200      	movs	r2, #0
 8003208:	2102      	movs	r1, #2
 800320a:	489a      	ldr	r0, [pc, #616]	; (8003474 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800320c:	f004 f920 	bl	8007450 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 8003210:	4899      	ldr	r0, [pc, #612]	; (8003478 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003212:	f009 fed6 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8003216:	2100      	movs	r1, #0
 8003218:	4898      	ldr	r0, [pc, #608]	; (800347c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800321a:	f003 fe4b 	bl	8006eb4 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 800321e:	4898      	ldr	r0, [pc, #608]	; (8003480 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003220:	f009 fecf 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim3);
 8003224:	4897      	ldr	r0, [pc, #604]	; (8003484 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003226:	f009 fecc 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 800322a:	2100      	movs	r1, #0
 800322c:	4896      	ldr	r0, [pc, #600]	; (8003488 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800322e:	f009 ff67 	bl	800d100 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8003232:	4896      	ldr	r0, [pc, #600]	; (800348c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003234:	f002 fa46 	bl	80056c4 <HAL_ADC_Stop_IT>

			HAL_Delay(250);
 8003238:	20fa      	movs	r0, #250	; 0xfa
 800323a:	f002 f90d 	bl	8005458 <HAL_Delay>

			HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 800323e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003242:	f007 fbbf 	bl	800a9c4 <HAL_PWR_EnableWakeUpPin>
			HAL_PWR_EnterSTANDBYMode();
 8003246:	f007 fbe3 	bl	800aa10 <HAL_PWR_EnterSTANDBYMode>

			HAL_TIM_Base_Stop_IT(&htim11);
 800324a:	4891      	ldr	r0, [pc, #580]	; (8003490 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 800324c:	f009 feb9 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8003250:	2140      	movs	r1, #64	; 0x40
 8003252:	4888      	ldr	r0, [pc, #544]	; (8003474 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003254:	f004 f8e4 	bl	8007420 <HAL_GPIO_ReadPin>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d013      	beq.n	8003286 <HAL_TIM_PeriodElapsedCallback+0xc2>
			//TALK_state = 1;
			// Change mode
			if (settings_mode == 'R'){
 800325e:	4b8d      	ldr	r3, [pc, #564]	; (8003494 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b52      	cmp	r3, #82	; 0x52
 8003264:	d103      	bne.n	800326e <HAL_TIM_PeriodElapsedCallback+0xaa>
				settings_mode = 'T';
 8003266:	4b8b      	ldr	r3, [pc, #556]	; (8003494 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003268:	2254      	movs	r2, #84	; 0x54
 800326a:	701a      	strb	r2, [r3, #0]
 800326c:	e006      	b.n	800327c <HAL_TIM_PeriodElapsedCallback+0xb8>
			}
			else if (settings_mode == 'T'){
 800326e:	4b89      	ldr	r3, [pc, #548]	; (8003494 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	2b54      	cmp	r3, #84	; 0x54
 8003274:	d102      	bne.n	800327c <HAL_TIM_PeriodElapsedCallback+0xb8>
				settings_mode = 'R';
 8003276:	4b87      	ldr	r3, [pc, #540]	; (8003494 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003278:	2252      	movs	r2, #82	; 0x52
 800327a:	701a      	strb	r2, [r3, #0]
			}

			HAL_TIM_Base_Stop_IT(&htim11);
 800327c:	4884      	ldr	r0, [pc, #528]	; (8003490 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 800327e:	f009 fea0 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
			// Initialize correct timers, components, interrupts for selected mode
			// HAL_Delay(1); // added later, not sure if needed
			setup();
 8003282:	f000 fa3d 	bl	8003700 <setup>
		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 8003286:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800328a:	4883      	ldr	r0, [pc, #524]	; (8003498 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800328c:	f004 f8c8 	bl	8007420 <HAL_GPIO_ReadPin>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d074      	beq.n	8003380 <HAL_TIM_PeriodElapsedCallback+0x1bc>
			//UP_state = 1;
			switch(menu){
 8003296:	4b81      	ldr	r3, [pc, #516]	; (800349c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	2b05      	cmp	r3, #5
 800329c:	d86a      	bhi.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x1b0>
 800329e:	a201      	add	r2, pc, #4	; (adr r2, 80032a4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80032a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a4:	080032bd 	.word	0x080032bd
 80032a8:	080032d5 	.word	0x080032d5
 80032ac:	08003315 	.word	0x08003315
 80032b0:	0800333b 	.word	0x0800333b
 80032b4:	08003375 	.word	0x08003375
 80032b8:	0800335d 	.word	0x0800335d
				case 0:
					// Encryption
					if(settings_encryption){
 80032bc:	4b78      	ldr	r3, [pc, #480]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d003      	beq.n	80032cc <HAL_TIM_PeriodElapsedCallback+0x108>
						settings_encryption = 0;
 80032c4:	4b76      	ldr	r3, [pc, #472]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	701a      	strb	r2, [r3, #0]
					}
					else{
						settings_encryption = 1;
					}
					break;
 80032ca:	e053      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x1b0>
						settings_encryption = 1;
 80032cc:	4b74      	ldr	r3, [pc, #464]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80032ce:	2201      	movs	r2, #1
 80032d0:	701a      	strb	r2, [r3, #0]
					break;
 80032d2:	e04f      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x1b0>

				case 1:
					if (HGM){
 80032d4:	4b73      	ldr	r3, [pc, #460]	; (80034a4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00d      	beq.n	80032f8 <HAL_TIM_PeriodElapsedCallback+0x134>
						LED_RGB_status(0, 0, 10);
 80032dc:	220a      	movs	r2, #10
 80032de:	2100      	movs	r1, #0
 80032e0:	2000      	movs	r0, #0
 80032e2:	f000 fa8f 	bl	8003804 <LED_RGB_status>
						HGM = 0;
 80032e6:	4b6f      	ldr	r3, [pc, #444]	; (80034a4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 80032ec:	2201      	movs	r2, #1
 80032ee:	2102      	movs	r1, #2
 80032f0:	486d      	ldr	r0, [pc, #436]	; (80034a8 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80032f2:	f004 f8ad 	bl	8007450 <HAL_GPIO_WritePin>
					else{
						LED_RGB_status(15, 0, 20);
						HGM = 1;
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
					}
					break;
 80032f6:	e03d      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x1b0>
						LED_RGB_status(15, 0, 20);
 80032f8:	2214      	movs	r2, #20
 80032fa:	2100      	movs	r1, #0
 80032fc:	200f      	movs	r0, #15
 80032fe:	f000 fa81 	bl	8003804 <LED_RGB_status>
						HGM = 1;
 8003302:	4b68      	ldr	r3, [pc, #416]	; (80034a4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003304:	2201      	movs	r2, #1
 8003306:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8003308:	2200      	movs	r2, #0
 800330a:	2102      	movs	r1, #2
 800330c:	4866      	ldr	r0, [pc, #408]	; (80034a8 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800330e:	f004 f89f 	bl	8007450 <HAL_GPIO_WritePin>
					break;
 8003312:	e02f      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x1b0>

				case 2:
					// VOLUME
					settings_volume = (settings_volume + 5) % 55;
 8003314:	4b65      	ldr	r3, [pc, #404]	; (80034ac <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	1d59      	adds	r1, r3, #5
 800331a:	4b65      	ldr	r3, [pc, #404]	; (80034b0 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800331c:	fb83 2301 	smull	r2, r3, r3, r1
 8003320:	105a      	asrs	r2, r3, #1
 8003322:	17cb      	asrs	r3, r1, #31
 8003324:	1ad2      	subs	r2, r2, r3
 8003326:	4613      	mov	r3, r2
 8003328:	00db      	lsls	r3, r3, #3
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	1a9b      	subs	r3, r3, r2
 8003330:	1aca      	subs	r2, r1, r3
 8003332:	b2d2      	uxtb	r2, r2
 8003334:	4b5d      	ldr	r3, [pc, #372]	; (80034ac <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003336:	701a      	strb	r2, [r3, #0]
					break;
 8003338:	e01c      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x1b0>

				case 3:
					// Threshold
					settings_threshold = (settings_threshold + 1) % 9;
 800333a:	4b5e      	ldr	r3, [pc, #376]	; (80034b4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	1c5a      	adds	r2, r3, #1
 8003340:	4b5d      	ldr	r3, [pc, #372]	; (80034b8 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003342:	fb83 1302 	smull	r1, r3, r3, r2
 8003346:	1059      	asrs	r1, r3, #1
 8003348:	17d3      	asrs	r3, r2, #31
 800334a:	1ac9      	subs	r1, r1, r3
 800334c:	460b      	mov	r3, r1
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	440b      	add	r3, r1
 8003352:	1ad1      	subs	r1, r2, r3
 8003354:	b2ca      	uxtb	r2, r1
 8003356:	4b57      	ldr	r3, [pc, #348]	; (80034b4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003358:	701a      	strb	r2, [r3, #0]
					break;
 800335a:	e00b      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x1b0>
				case 4:
					break;

				case 5:
					// USB print
					if(settings_USB_print){
 800335c:	4b57      	ldr	r3, [pc, #348]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_TIM_PeriodElapsedCallback+0x1a8>
						settings_USB_print = 0;
 8003364:	4b55      	ldr	r3, [pc, #340]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003366:	2200      	movs	r2, #0
 8003368:	701a      	strb	r2, [r3, #0]
					}
					else{
						settings_USB_print = 1;
					}
					break;
 800336a:	e002      	b.n	8003372 <HAL_TIM_PeriodElapsedCallback+0x1ae>
						settings_USB_print = 1;
 800336c:	4b53      	ldr	r3, [pc, #332]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800336e:	2201      	movs	r2, #1
 8003370:	701a      	strb	r2, [r3, #0]
					break;
 8003372:	bf00      	nop
			}

			update_oled = 1;
 8003374:	4b52      	ldr	r3, [pc, #328]	; (80034c0 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8003376:	2201      	movs	r2, #1
 8003378:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800337a:	4845      	ldr	r0, [pc, #276]	; (8003490 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 800337c:	f009 fe21 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8003380:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003384:	4844      	ldr	r0, [pc, #272]	; (8003498 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003386:	f004 f84b 	bl	8007420 <HAL_GPIO_ReadPin>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 80a3 	beq.w	80034d8 <HAL_TIM_PeriodElapsedCallback+0x314>
			//DOWN_state = 1;
			switch(menu){
 8003392:	4b42      	ldr	r3, [pc, #264]	; (800349c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	2b05      	cmp	r3, #5
 8003398:	f200 8098 	bhi.w	80034cc <HAL_TIM_PeriodElapsedCallback+0x308>
 800339c:	a201      	add	r2, pc, #4	; (adr r2, 80033a4 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800339e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a2:	bf00      	nop
 80033a4:	080033bd 	.word	0x080033bd
 80033a8:	080033d5 	.word	0x080033d5
 80033ac:	08003415 	.word	0x08003415
 80033b0:	0800343d 	.word	0x0800343d
 80033b4:	080034cd 	.word	0x080034cd
 80033b8:	08003461 	.word	0x08003461
				case 0:
					// Encryption
					if(settings_encryption){
 80033bc:	4b38      	ldr	r3, [pc, #224]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_TIM_PeriodElapsedCallback+0x208>
						settings_encryption = 0;
 80033c4:	4b36      	ldr	r3, [pc, #216]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	701a      	strb	r2, [r3, #0]
					}
					else{
						settings_encryption = 1;
					}
					break;
 80033ca:	e07f      	b.n	80034cc <HAL_TIM_PeriodElapsedCallback+0x308>
						settings_encryption = 1;
 80033cc:	4b34      	ldr	r3, [pc, #208]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	701a      	strb	r2, [r3, #0]
					break;
 80033d2:	e07b      	b.n	80034cc <HAL_TIM_PeriodElapsedCallback+0x308>

				case 1:
					if (HGM){
 80033d4:	4b33      	ldr	r3, [pc, #204]	; (80034a4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00d      	beq.n	80033f8 <HAL_TIM_PeriodElapsedCallback+0x234>
						LED_RGB_status(0, 0, 10);
 80033dc:	220a      	movs	r2, #10
 80033de:	2100      	movs	r1, #0
 80033e0:	2000      	movs	r0, #0
 80033e2:	f000 fa0f 	bl	8003804 <LED_RGB_status>
						HGM = 0;
 80033e6:	4b2f      	ldr	r3, [pc, #188]	; (80034a4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 80033ec:	2201      	movs	r2, #1
 80033ee:	2102      	movs	r1, #2
 80033f0:	482d      	ldr	r0, [pc, #180]	; (80034a8 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80033f2:	f004 f82d 	bl	8007450 <HAL_GPIO_WritePin>
					else{
						LED_RGB_status(15, 0, 20);
						HGM = 1;
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
					}
					break;
 80033f6:	e069      	b.n	80034cc <HAL_TIM_PeriodElapsedCallback+0x308>
						LED_RGB_status(15, 0, 20);
 80033f8:	2214      	movs	r2, #20
 80033fa:	2100      	movs	r1, #0
 80033fc:	200f      	movs	r0, #15
 80033fe:	f000 fa01 	bl	8003804 <LED_RGB_status>
						HGM = 1;
 8003402:	4b28      	ldr	r3, [pc, #160]	; (80034a4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8003404:	2201      	movs	r2, #1
 8003406:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8003408:	2200      	movs	r2, #0
 800340a:	2102      	movs	r1, #2
 800340c:	4826      	ldr	r0, [pc, #152]	; (80034a8 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800340e:	f004 f81f 	bl	8007450 <HAL_GPIO_WritePin>
					break;
 8003412:	e05b      	b.n	80034cc <HAL_TIM_PeriodElapsedCallback+0x308>

				case 2:
					// VOLUME
					settings_volume = (settings_volume + (55 - 5)) % 55;
 8003414:	4b25      	ldr	r3, [pc, #148]	; (80034ac <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	f103 0132 	add.w	r1, r3, #50	; 0x32
 800341c:	4b24      	ldr	r3, [pc, #144]	; (80034b0 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800341e:	fb83 2301 	smull	r2, r3, r3, r1
 8003422:	105a      	asrs	r2, r3, #1
 8003424:	17cb      	asrs	r3, r1, #31
 8003426:	1ad2      	subs	r2, r2, r3
 8003428:	4613      	mov	r3, r2
 800342a:	00db      	lsls	r3, r3, #3
 800342c:	1a9b      	subs	r3, r3, r2
 800342e:	00db      	lsls	r3, r3, #3
 8003430:	1a9b      	subs	r3, r3, r2
 8003432:	1aca      	subs	r2, r1, r3
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	4b1d      	ldr	r3, [pc, #116]	; (80034ac <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003438:	701a      	strb	r2, [r3, #0]
					break;
 800343a:	e047      	b.n	80034cc <HAL_TIM_PeriodElapsedCallback+0x308>

				case 3:
					// Threshold
					settings_threshold = (settings_threshold + (9 - 1)) % 9;
 800343c:	4b1d      	ldr	r3, [pc, #116]	; (80034b4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	f103 0208 	add.w	r2, r3, #8
 8003444:	4b1c      	ldr	r3, [pc, #112]	; (80034b8 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8003446:	fb83 1302 	smull	r1, r3, r3, r2
 800344a:	1059      	asrs	r1, r3, #1
 800344c:	17d3      	asrs	r3, r2, #31
 800344e:	1ac9      	subs	r1, r1, r3
 8003450:	460b      	mov	r3, r1
 8003452:	00db      	lsls	r3, r3, #3
 8003454:	440b      	add	r3, r1
 8003456:	1ad1      	subs	r1, r2, r3
 8003458:	b2ca      	uxtb	r2, r1
 800345a:	4b16      	ldr	r3, [pc, #88]	; (80034b4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800345c:	701a      	strb	r2, [r3, #0]
					break;
 800345e:	e035      	b.n	80034cc <HAL_TIM_PeriodElapsedCallback+0x308>

				case 4:
					break;
				case 5:
					// USB print
					if(settings_USB_print){
 8003460:	4b16      	ldr	r3, [pc, #88]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d02d      	beq.n	80034c4 <HAL_TIM_PeriodElapsedCallback+0x300>
						settings_USB_print = 0;
 8003468:	4b14      	ldr	r3, [pc, #80]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800346a:	2200      	movs	r2, #0
 800346c:	701a      	strb	r2, [r3, #0]
					}
					else{
						settings_USB_print = 1;
					}
					break;
 800346e:	e02c      	b.n	80034ca <HAL_TIM_PeriodElapsedCallback+0x306>
 8003470:	40014800 	.word	0x40014800
 8003474:	40020800 	.word	0x40020800
 8003478:	20000aa8 	.word	0x20000aa8
 800347c:	20000928 	.word	0x20000928
 8003480:	20000994 	.word	0x20000994
 8003484:	2000081c 	.word	0x2000081c
 8003488:	200007dc 	.word	0x200007dc
 800348c:	2000089c 	.word	0x2000089c
 8003490:	200008e8 	.word	0x200008e8
 8003494:	20000090 	.word	0x20000090
 8003498:	40020400 	.word	0x40020400
 800349c:	200000b5 	.word	0x200000b5
 80034a0:	20000092 	.word	0x20000092
 80034a4:	200002d8 	.word	0x200002d8
 80034a8:	40020000 	.word	0x40020000
 80034ac:	20000091 	.word	0x20000091
 80034b0:	094f2095 	.word	0x094f2095
 80034b4:	20000093 	.word	0x20000093
 80034b8:	38e38e39 	.word	0x38e38e39
 80034bc:	200002dc 	.word	0x200002dc
 80034c0:	200002db 	.word	0x200002db
						settings_USB_print = 1;
 80034c4:	4b2d      	ldr	r3, [pc, #180]	; (800357c <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	701a      	strb	r2, [r3, #0]
					break;
 80034ca:	bf00      	nop
			}

			update_oled = 1;
 80034cc:	4b2c      	ldr	r3, [pc, #176]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 80034ce:	2201      	movs	r2, #1
 80034d0:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80034d2:	482c      	ldr	r0, [pc, #176]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 80034d4:	f009 fd75 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 80034d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034dc:	482a      	ldr	r0, [pc, #168]	; (8003588 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 80034de:	f003 ff9f 	bl	8007420 <HAL_GPIO_ReadPin>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d015      	beq.n	8003514 <HAL_TIM_PeriodElapsedCallback+0x350>
			//LEFT_state = 1;

			menu = (menu + (6 - 1)) % 6;
 80034e8:	4b28      	ldr	r3, [pc, #160]	; (800358c <HAL_TIM_PeriodElapsedCallback+0x3c8>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	1d5a      	adds	r2, r3, #5
 80034ee:	4b28      	ldr	r3, [pc, #160]	; (8003590 <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 80034f0:	fb83 3102 	smull	r3, r1, r3, r2
 80034f4:	17d3      	asrs	r3, r2, #31
 80034f6:	1ac9      	subs	r1, r1, r3
 80034f8:	460b      	mov	r3, r1
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	440b      	add	r3, r1
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	1ad1      	subs	r1, r2, r3
 8003502:	b2ca      	uxtb	r2, r1
 8003504:	4b21      	ldr	r3, [pc, #132]	; (800358c <HAL_TIM_PeriodElapsedCallback+0x3c8>)
 8003506:	701a      	strb	r2, [r3, #0]

			update_oled = 1;
 8003508:	4b1d      	ldr	r3, [pc, #116]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 800350a:	2201      	movs	r2, #1
 800350c:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800350e:	481d      	ldr	r0, [pc, #116]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8003510:	f009 fd57 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8003514:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003518:	481b      	ldr	r0, [pc, #108]	; (8003588 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 800351a:	f003 ff81 	bl	8007420 <HAL_GPIO_ReadPin>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d015      	beq.n	8003550 <HAL_TIM_PeriodElapsedCallback+0x38c>
			//RIGHT_state = 1;

			menu = (menu + 1) % 6;
 8003524:	4b19      	ldr	r3, [pc, #100]	; (800358c <HAL_TIM_PeriodElapsedCallback+0x3c8>)
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	1c5a      	adds	r2, r3, #1
 800352a:	4b19      	ldr	r3, [pc, #100]	; (8003590 <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 800352c:	fb83 3102 	smull	r3, r1, r3, r2
 8003530:	17d3      	asrs	r3, r2, #31
 8003532:	1ac9      	subs	r1, r1, r3
 8003534:	460b      	mov	r3, r1
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	440b      	add	r3, r1
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	1ad1      	subs	r1, r2, r3
 800353e:	b2ca      	uxtb	r2, r1
 8003540:	4b12      	ldr	r3, [pc, #72]	; (800358c <HAL_TIM_PeriodElapsedCallback+0x3c8>)
 8003542:	701a      	strb	r2, [r3, #0]

			update_oled = 1;
 8003544:	4b0e      	ldr	r3, [pc, #56]	; (8003580 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8003546:	2201      	movs	r2, #1
 8003548:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800354a:	480e      	ldr	r0, [pc, #56]	; (8003584 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 800354c:	f009 fd39 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
		}

		POWER_state = 1;
 8003550:	4b10      	ldr	r3, [pc, #64]	; (8003594 <HAL_TIM_PeriodElapsedCallback+0x3d0>)
 8003552:	2201      	movs	r2, #1
 8003554:	601a      	str	r2, [r3, #0]
		TALK_state = 1;
 8003556:	4b10      	ldr	r3, [pc, #64]	; (8003598 <HAL_TIM_PeriodElapsedCallback+0x3d4>)
 8003558:	2201      	movs	r2, #1
 800355a:	601a      	str	r2, [r3, #0]
		UP_state = 1;
 800355c:	4b0f      	ldr	r3, [pc, #60]	; (800359c <HAL_TIM_PeriodElapsedCallback+0x3d8>)
 800355e:	2201      	movs	r2, #1
 8003560:	601a      	str	r2, [r3, #0]
		DOWN_state = 1;
 8003562:	4b0f      	ldr	r3, [pc, #60]	; (80035a0 <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8003564:	2201      	movs	r2, #1
 8003566:	601a      	str	r2, [r3, #0]
		LEFT_state = 1;
 8003568:	4b0e      	ldr	r3, [pc, #56]	; (80035a4 <HAL_TIM_PeriodElapsedCallback+0x3e0>)
 800356a:	2201      	movs	r2, #1
 800356c:	601a      	str	r2, [r3, #0]
		RIGHT_state = 1;
 800356e:	4b0e      	ldr	r3, [pc, #56]	; (80035a8 <HAL_TIM_PeriodElapsedCallback+0x3e4>)
 8003570:	2201      	movs	r2, #1
 8003572:	601a      	str	r2, [r3, #0]
			}
		}
	}
	*/

}
 8003574:	bf00      	nop
 8003576:	3708      	adds	r7, #8
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	200002dc 	.word	0x200002dc
 8003580:	200002db 	.word	0x200002db
 8003584:	200008e8 	.word	0x200008e8
 8003588:	40020400 	.word	0x40020400
 800358c:	200000b5 	.word	0x200000b5
 8003590:	2aaaaaab 	.word	0x2aaaaaab
 8003594:	200000b8 	.word	0x200000b8
 8003598:	200000bc 	.word	0x200000bc
 800359c:	200000c0 	.word	0x200000c0
 80035a0:	200000c4 	.word	0x200000c4
 80035a4:	200000c8 	.word	0x200000c8
 80035a8:	200000cc 	.word	0x200000cc

080035ac <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 80035b4:	4b1c      	ldr	r3, [pc, #112]	; (8003628 <HAL_ADC_ConvCpltCallback+0x7c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00c      	beq.n	80035da <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 80035c0:	481a      	ldr	r0, [pc, #104]	; (800362c <HAL_ADC_ConvCpltCallback+0x80>)
 80035c2:	f002 f9fd 	bl	80059c0 <HAL_ADC_GetValue>
 80035c6:	4603      	mov	r3, r0
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	4b19      	ldr	r3, [pc, #100]	; (8003630 <HAL_ADC_ConvCpltCallback+0x84>)
 80035cc:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 80035ce:	4b16      	ldr	r3, [pc, #88]	; (8003628 <HAL_ADC_ConvCpltCallback+0x7c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	3301      	adds	r3, #1
 80035d4:	4a14      	ldr	r2, [pc, #80]	; (8003628 <HAL_ADC_ConvCpltCallback+0x7c>)
 80035d6:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 80035d8:	e022      	b.n	8003620 <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 80035da:	4814      	ldr	r0, [pc, #80]	; (800362c <HAL_ADC_ConvCpltCallback+0x80>)
 80035dc:	f002 f9f0 	bl	80059c0 <HAL_ADC_GetValue>
 80035e0:	4603      	mov	r3, r0
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	4b13      	ldr	r3, [pc, #76]	; (8003634 <HAL_ADC_ConvCpltCallback+0x88>)
 80035e6:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 80035e8:	4b11      	ldr	r3, [pc, #68]	; (8003630 <HAL_ADC_ConvCpltCallback+0x84>)
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	4b11      	ldr	r3, [pc, #68]	; (8003634 <HAL_ADC_ConvCpltCallback+0x88>)
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	4413      	add	r3, r2
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	4b0f      	ldr	r3, [pc, #60]	; (8003634 <HAL_ADC_ConvCpltCallback+0x88>)
 80035f8:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 80035fa:	4b0e      	ldr	r3, [pc, #56]	; (8003634 <HAL_ADC_ConvCpltCallback+0x88>)
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	085b      	lsrs	r3, r3, #1
 8003600:	b29a      	uxth	r2, r3
 8003602:	4b0c      	ldr	r3, [pc, #48]	; (8003634 <HAL_ADC_ConvCpltCallback+0x88>)
 8003604:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 8003606:	4b0c      	ldr	r3, [pc, #48]	; (8003638 <HAL_ADC_ConvCpltCallback+0x8c>)
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	4b0a      	ldr	r3, [pc, #40]	; (8003634 <HAL_ADC_ConvCpltCallback+0x88>)
 800360c:	881b      	ldrh	r3, [r3, #0]
 800360e:	4619      	mov	r1, r3
 8003610:	4610      	mov	r0, r2
 8003612:	f7fd fee9 	bl	80013e8 <circular_buf_put_overwrite>
		adc_counter++;
 8003616:	4b04      	ldr	r3, [pc, #16]	; (8003628 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	3301      	adds	r3, #1
 800361c:	4a02      	ldr	r2, [pc, #8]	; (8003628 <HAL_ADC_ConvCpltCallback+0x7c>)
 800361e:	6013      	str	r3, [r2, #0]
}
 8003620:	bf00      	nop
 8003622:	3708      	adds	r7, #8
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	200002e8 	.word	0x200002e8
 800362c:	2000089c 	.word	0x2000089c
 8003630:	200002e5 	.word	0x200002e5
 8003634:	200002e6 	.word	0x200002e6
 8003638:	200007d4 	.word	0x200007d4

0800363c <startup>:


void startup(void){
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8003642:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003646:	f007 f9cf 	bl	800a9e8 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800364a:	4b26      	ldr	r3, [pc, #152]	; (80036e4 <startup+0xa8>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a25      	ldr	r2, [pc, #148]	; (80036e4 <startup+0xa8>)
 8003650:	f043 0304 	orr.w	r3, r3, #4
 8003654:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8003656:	4b23      	ldr	r3, [pc, #140]	; (80036e4 <startup+0xa8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a22      	ldr	r2, [pc, #136]	; (80036e4 <startup+0xa8>)
 800365c:	f043 0308 	orr.w	r3, r3, #8
 8003660:	6013      	str	r3, [r2, #0]

	OLED_init();
 8003662:	f7fe f953 	bl	800190c <OLED_init>
	OLED_print_credits();
 8003666:	f7fd ff4b 	bl	8001500 <OLED_print_credits>
	OLED_print_status(settings_mode);
 800366a:	4b1f      	ldr	r3, [pc, #124]	; (80036e8 <startup+0xac>)
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	4618      	mov	r0, r3
 8003670:	f7fd ff9e 	bl	80015b0 <OLED_print_status>
	OLED_update();
 8003674:	f7fe f957 	bl	8001926 <OLED_update>

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8003678:	4b1c      	ldr	r3, [pc, #112]	; (80036ec <startup+0xb0>)
 800367a:	4618      	mov	r0, r3
 800367c:	f7fd fb6e 	bl	8000d5c <ADF_Init>

	HAL_Delay(1000);
 8003680:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003684:	f001 fee8 	bl	8005458 <HAL_Delay>

	ADF_set_turnaround_Tx_Rx();
 8003688:	f7fd fcea 	bl	8001060 <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 800368c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8003690:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 8003692:	88fb      	ldrh	r3, [r7, #6]
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	4618      	mov	r0, r3
 8003698:	f00e fdf0 	bl	801227c <malloc>
 800369c:	4603      	mov	r3, r0
 800369e:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 80036a0:	88fb      	ldrh	r3, [r7, #6]
 80036a2:	4619      	mov	r1, r3
 80036a4:	6838      	ldr	r0, [r7, #0]
 80036a6:	f7fd fe03 	bl	80012b0 <circular_buf_init>
 80036aa:	4602      	mov	r2, r0
 80036ac:	4b10      	ldr	r3, [pc, #64]	; (80036f0 <startup+0xb4>)
 80036ae:	601a      	str	r2, [r3, #0]

	// Setup for MCU
	setup();
 80036b0:	f000 f826 	bl	8003700 <setup>
	if(HAL_GPIO_ReadPin(LBO_GPIO_Port, LBO_Pin)){
 80036b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80036b8:	480e      	ldr	r0, [pc, #56]	; (80036f4 <startup+0xb8>)
 80036ba:	f003 feb1 	bl	8007420 <HAL_GPIO_ReadPin>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <startup+0x90>
		LBO=1;
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <startup+0xbc>)
 80036c6:	2201      	movs	r2, #1
 80036c8:	701a      	strb	r2, [r3, #0]
 80036ca:	e002      	b.n	80036d2 <startup+0x96>
	}
	else{
		LBO=0;
 80036cc:	4b0a      	ldr	r3, [pc, #40]	; (80036f8 <startup+0xbc>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	701a      	strb	r2, [r3, #0]
	}
	setup_switch=0;
 80036d2:	4b0a      	ldr	r3, [pc, #40]	; (80036fc <startup+0xc0>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	701a      	strb	r2, [r3, #0]
	ADF_set_Rx_mode(); //werkte 21/03
 80036d8:	f7fd fd26 	bl	8001128 <ADF_set_Rx_mode>

}
 80036dc:	bf00      	nop
 80036de:	3708      	adds	r7, #8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40007000 	.word	0x40007000
 80036e8:	20000090 	.word	0x20000090
 80036ec:	0003bd08 	.word	0x0003bd08
 80036f0:	200007d4 	.word	0x200007d4
 80036f4:	40020000 	.word	0x40020000
 80036f8:	200000b4 	.word	0x200000b4
 80036fc:	200002e4 	.word	0x200002e4

08003700 <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8003704:	4b28      	ldr	r3, [pc, #160]	; (80037a8 <setup+0xa8>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4618      	mov	r0, r3
 800370a:	f7fd fe15 	bl	8001338 <circular_buf_reset>
	switch(settings_mode){
 800370e:	4b27      	ldr	r3, [pc, #156]	; (80037ac <setup+0xac>)
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	2b52      	cmp	r3, #82	; 0x52
 8003714:	d024      	beq.n	8003760 <setup+0x60>
 8003716:	2b54      	cmp	r3, #84	; 0x54
 8003718:	d000      	beq.n	800371c <setup+0x1c>
			//update_oled = 1;
			//ADF_set_Rx_mode(); //werkte 21/03
			break;
	}

}
 800371a:	e043      	b.n	80037a4 <setup+0xa4>
			LED_RGB_status(0, 10, 0);
 800371c:	2200      	movs	r2, #0
 800371e:	210a      	movs	r1, #10
 8003720:	2000      	movs	r0, #0
 8003722:	f000 f86f 	bl	8003804 <LED_RGB_status>
			ADF_clear_Rx_flag(); //test
 8003726:	f7fd fd4d 	bl	80011c4 <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 800372a:	f7fd fd54 	bl	80011d6 <ADF_clear_Tx_flag>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 800372e:	2100      	movs	r1, #0
 8003730:	481f      	ldr	r0, [pc, #124]	; (80037b0 <setup+0xb0>)
 8003732:	f003 fbbf 	bl	8006eb4 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8003736:	481f      	ldr	r0, [pc, #124]	; (80037b4 <setup+0xb4>)
 8003738:	f009 fc43 	bl	800cfc2 <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 800373c:	2200      	movs	r2, #0
 800373e:	2101      	movs	r1, #1
 8003740:	481d      	ldr	r0, [pc, #116]	; (80037b8 <setup+0xb8>)
 8003742:	f003 fe85 	bl	8007450 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8003746:	2201      	movs	r2, #1
 8003748:	2102      	movs	r1, #2
 800374a:	481b      	ldr	r0, [pc, #108]	; (80037b8 <setup+0xb8>)
 800374c:	f003 fe80 	bl	8007450 <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8003750:	2100      	movs	r1, #0
 8003752:	481a      	ldr	r0, [pc, #104]	; (80037bc <setup+0xbc>)
 8003754:	f009 fc96 	bl	800d084 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8003758:	4819      	ldr	r0, [pc, #100]	; (80037c0 <setup+0xc0>)
 800375a:	f001 fee3 	bl	8005524 <HAL_ADC_Start_IT>
			break;
 800375e:	e021      	b.n	80037a4 <setup+0xa4>
			LED_RGB_status(0, 0, 10);
 8003760:	220a      	movs	r2, #10
 8003762:	2100      	movs	r1, #0
 8003764:	2000      	movs	r0, #0
 8003766:	f000 f84d 	bl	8003804 <LED_RGB_status>
			ADF_clear_Rx_flag(); //test
 800376a:	f7fd fd2b 	bl	80011c4 <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 800376e:	f7fd fd32 	bl	80011d6 <ADF_clear_Tx_flag>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8003772:	2100      	movs	r1, #0
 8003774:	4811      	ldr	r0, [pc, #68]	; (80037bc <setup+0xbc>)
 8003776:	f009 fcc3 	bl	800d100 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 800377a:	4811      	ldr	r0, [pc, #68]	; (80037c0 <setup+0xc0>)
 800377c:	f001 ffa2 	bl	80056c4 <HAL_ADC_Stop_IT>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8003780:	2200      	movs	r2, #0
 8003782:	2102      	movs	r1, #2
 8003784:	480c      	ldr	r0, [pc, #48]	; (80037b8 <setup+0xb8>)
 8003786:	f003 fe63 	bl	8007450 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 800378a:	2201      	movs	r2, #1
 800378c:	2101      	movs	r1, #1
 800378e:	480a      	ldr	r0, [pc, #40]	; (80037b8 <setup+0xb8>)
 8003790:	f003 fe5e 	bl	8007450 <HAL_GPIO_WritePin>
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8003794:	2100      	movs	r1, #0
 8003796:	4806      	ldr	r0, [pc, #24]	; (80037b0 <setup+0xb0>)
 8003798:	f003 fb26 	bl	8006de8 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 800379c:	4805      	ldr	r0, [pc, #20]	; (80037b4 <setup+0xb4>)
 800379e:	f009 fbec 	bl	800cf7a <HAL_TIM_Base_Start_IT>
			break;
 80037a2:	bf00      	nop
}
 80037a4:	bf00      	nop
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	200007d4 	.word	0x200007d4
 80037ac:	20000090 	.word	0x20000090
 80037b0:	20000928 	.word	0x20000928
 80037b4:	20000aa8 	.word	0x20000aa8
 80037b8:	40020800 	.word	0x40020800
 80037bc:	200007dc 	.word	0x200007dc
 80037c0:	2000089c 	.word	0x2000089c

080037c4 <digipotInit>:

void digipotInit(uint8_t volume){
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 80037ce:	79fb      	ldrb	r3, [r7, #7]
 80037d0:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 80037d2:	2200      	movs	r2, #0
 80037d4:	2104      	movs	r1, #4
 80037d6:	4809      	ldr	r0, [pc, #36]	; (80037fc <digipotInit+0x38>)
 80037d8:	f003 fe3a 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 80037dc:	f107 010c 	add.w	r1, r7, #12
 80037e0:	2332      	movs	r3, #50	; 0x32
 80037e2:	2201      	movs	r2, #1
 80037e4:	4806      	ldr	r0, [pc, #24]	; (8003800 <digipotInit+0x3c>)
 80037e6:	f008 f93c 	bl	800ba62 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 80037ea:	2201      	movs	r2, #1
 80037ec:	2104      	movs	r1, #4
 80037ee:	4803      	ldr	r0, [pc, #12]	; (80037fc <digipotInit+0x38>)
 80037f0:	f003 fe2e 	bl	8007450 <HAL_GPIO_WritePin>
}
 80037f4:	bf00      	nop
 80037f6:	3710      	adds	r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	40020800 	.word	0x40020800
 8003800:	20000718 	.word	0x20000718

08003804 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	4603      	mov	r3, r0
 800380c:	80fb      	strh	r3, [r7, #6]
 800380e:	460b      	mov	r3, r1
 8003810:	80bb      	strh	r3, [r7, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 8003816:	88fb      	ldrh	r3, [r7, #6]
 8003818:	2b14      	cmp	r3, #20
 800381a:	d901      	bls.n	8003820 <LED_RGB_status+0x1c>
		red = 20;
 800381c:	2314      	movs	r3, #20
 800381e:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8003820:	88bb      	ldrh	r3, [r7, #4]
 8003822:	2b1e      	cmp	r3, #30
 8003824:	d901      	bls.n	800382a <LED_RGB_status+0x26>
		green = 30;
 8003826:	231e      	movs	r3, #30
 8003828:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 800382a:	887b      	ldrh	r3, [r7, #2]
 800382c:	2b23      	cmp	r3, #35	; 0x23
 800382e:	d901      	bls.n	8003834 <LED_RGB_status+0x30>
		blue = 35;
 8003830:	2323      	movs	r3, #35	; 0x23
 8003832:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8003834:	4b08      	ldr	r3, [pc, #32]	; (8003858 <LED_RGB_status+0x54>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	88fa      	ldrh	r2, [r7, #6]
 800383a:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 800383c:	4b07      	ldr	r3, [pc, #28]	; (800385c <LED_RGB_status+0x58>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	88ba      	ldrh	r2, [r7, #4]
 8003842:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 8003844:	4b05      	ldr	r3, [pc, #20]	; (800385c <LED_RGB_status+0x58>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	887a      	ldrh	r2, [r7, #2]
 800384a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	20000994 	.word	0x20000994
 800385c:	2000081c 	.word	0x2000081c

08003860 <transmitVoiceKey>:

void transmitVoiceKey(device *ptrdev){
 8003860:	b580      	push	{r7, lr}
 8003862:	b090      	sub	sp, #64	; 0x40
 8003864:	af02      	add	r7, sp, #8
 8003866:	6078      	str	r0, [r7, #4]
	uint8_t key[16];
	uint8_t key_encrypted[16];

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte) + 16 bytes with voice key
	uint8_t packet_total_length = 5 + 16;
 8003868:	2315      	movs	r3, #21
 800386a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type_voice_key, dest_ID = ptrdev->ID, source_ID};
 800386e:	2310      	movs	r3, #16
 8003870:	733b      	strb	r3, [r7, #12]
 8003872:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003876:	737b      	strb	r3, [r7, #13]
 8003878:	23bf      	movs	r3, #191	; 0xbf
 800387a:	73bb      	strb	r3, [r7, #14]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	781a      	ldrb	r2, [r3, #0]
 8003880:	4b4b      	ldr	r3, [pc, #300]	; (80039b0 <transmitVoiceKey+0x150>)
 8003882:	701a      	strb	r2, [r3, #0]
 8003884:	4b4a      	ldr	r3, [pc, #296]	; (80039b0 <transmitVoiceKey+0x150>)
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	73fb      	strb	r3, [r7, #15]
 800388a:	2301      	movs	r3, #1
 800388c:	743b      	strb	r3, [r7, #16]

	// Read voice key and store as bytes
	for(uint8_t i = 0; i < 4; i++){
 800388e:	2300      	movs	r3, #0
 8003890:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8003894:	e04a      	b.n	800392c <transmitVoiceKey+0xcc>
		key[i*4]   	 =  ptrdev->key_128bit[i] & 0x000000ff;
 8003896:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	3308      	adds	r3, #8
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	4413      	add	r3, r2
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	b2d2      	uxtb	r2, r2
 80038ac:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80038b0:	440b      	add	r3, r1
 80038b2:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+1] = (ptrdev->key_128bit[i] & 0x0000ff00)>>8;
 80038b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	3308      	adds	r3, #8
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	4413      	add	r3, r2
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	0a1a      	lsrs	r2, r3, #8
 80038c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	3301      	adds	r3, #1
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80038d4:	440b      	add	r3, r1
 80038d6:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+2] = (ptrdev->key_128bit[i] & 0x00ff0000)>>16;
 80038da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	3308      	adds	r3, #8
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	0c1a      	lsrs	r2, r3, #16
 80038ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	3302      	adds	r3, #2
 80038f2:	b2d2      	uxtb	r2, r2
 80038f4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80038f8:	440b      	add	r3, r1
 80038fa:	f803 2c14 	strb.w	r2, [r3, #-20]
		key[(i*4)+3] = (ptrdev->key_128bit[i] & 0xff000000)>>24;
 80038fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	3308      	adds	r3, #8
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	0e1a      	lsrs	r2, r3, #24
 800390e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	3303      	adds	r3, #3
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800391c:	440b      	add	r3, r1
 800391e:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(uint8_t i = 0; i < 4; i++){
 8003922:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003926:	3301      	adds	r3, #1
 8003928:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800392c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003930:	2b03      	cmp	r3, #3
 8003932:	d9b0      	bls.n	8003896 <transmitVoiceKey+0x36>
	}

	// Set correct network key and encrypt the voice key
	//CRYP_SetKey(&hcryp, ptrdev->key_128bit);
	hcryp.Init.pKey = ptrdev->key_128bit;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3324      	adds	r3, #36	; 0x24
 8003938:	4a1e      	ldr	r2, [pc, #120]	; (80039b4 <transmitVoiceKey+0x154>)
 800393a:	60d3      	str	r3, [r2, #12]
	HAL_CRYP_Encrypt(&hcryp, key, 16, key_encrypted, 50); //blocking
 800393c:	f107 0214 	add.w	r2, r7, #20
 8003940:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8003944:	2332      	movs	r3, #50	; 0x32
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	4613      	mov	r3, r2
 800394a:	2210      	movs	r2, #16
 800394c:	4819      	ldr	r0, [pc, #100]	; (80039b4 <transmitVoiceKey+0x154>)
 800394e:	f002 fc19 	bl	8006184 <HAL_CRYP_Encrypt>

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003952:	2200      	movs	r2, #0
 8003954:	2104      	movs	r1, #4
 8003956:	4818      	ldr	r0, [pc, #96]	; (80039b8 <transmitVoiceKey+0x158>)
 8003958:	f003 fd7a 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 800395c:	f107 030c 	add.w	r3, r7, #12
 8003960:	2205      	movs	r2, #5
 8003962:	4619      	mov	r1, r3
 8003964:	4815      	ldr	r0, [pc, #84]	; (80039bc <transmitVoiceKey+0x15c>)
 8003966:	f008 fc5b 	bl	800c220 <HAL_SPI_Transmit_IT>

	for(uint8_t i = 0; i < 16; i++){
 800396a:	2300      	movs	r3, #0
 800396c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8003970:	e00e      	b.n	8003990 <transmitVoiceKey+0x130>
		HAL_SPI_Transmit_IT(&hspi1, &key_encrypted[i], 1);
 8003972:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8003976:	f107 0214 	add.w	r2, r7, #20
 800397a:	4413      	add	r3, r2
 800397c:	2201      	movs	r2, #1
 800397e:	4619      	mov	r1, r3
 8003980:	480e      	ldr	r0, [pc, #56]	; (80039bc <transmitVoiceKey+0x15c>)
 8003982:	f008 fc4d 	bl	800c220 <HAL_SPI_Transmit_IT>
	for(uint8_t i = 0; i < 16; i++){
 8003986:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800398a:	3301      	adds	r3, #1
 800398c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8003990:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8003994:	2b0f      	cmp	r3, #15
 8003996:	d9ec      	bls.n	8003972 <transmitVoiceKey+0x112>
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003998:	2201      	movs	r2, #1
 800399a:	2104      	movs	r1, #4
 800399c:	4806      	ldr	r0, [pc, #24]	; (80039b8 <transmitVoiceKey+0x158>)
 800399e:	f003 fd57 	bl	8007450 <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 80039a2:	f7fd fba3 	bl	80010ec <ADF_set_Tx_mode>

}
 80039a6:	bf00      	nop
 80039a8:	3738      	adds	r7, #56	; 0x38
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	200000a0 	.word	0x200000a0
 80039b4:	20000b30 	.word	0x20000b30
 80039b8:	40020000 	.word	0x40020000
 80039bc:	20000a50 	.word	0x20000a50

080039c0 <transmitAudioPacket>:

void transmitAudioPacket(void){
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 80039c6:	2300      	movs	r3, #0
 80039c8:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 80039ca:	2335      	movs	r3, #53	; 0x35
 80039cc:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 80039ce:	4b3b      	ldr	r3, [pc, #236]	; (8003abc <transmitAudioPacket+0xfc>)
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d002      	beq.n	80039dc <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 80039d6:	23ff      	movs	r3, #255	; 0xff
 80039d8:	73fb      	strb	r3, [r7, #15]
 80039da:	e001      	b.n	80039e0 <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 80039dc:	23fe      	movs	r3, #254	; 0xfe
 80039de:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 80039e0:	2310      	movs	r3, #16
 80039e2:	713b      	strb	r3, [r7, #4]
 80039e4:	7abb      	ldrb	r3, [r7, #10]
 80039e6:	717b      	strb	r3, [r7, #5]
 80039e8:	7bfb      	ldrb	r3, [r7, #15]
 80039ea:	71bb      	strb	r3, [r7, #6]
 80039ec:	4b34      	ldr	r3, [pc, #208]	; (8003ac0 <transmitAudioPacket+0x100>)
 80039ee:	22ff      	movs	r2, #255	; 0xff
 80039f0:	701a      	strb	r2, [r3, #0]
 80039f2:	4b33      	ldr	r3, [pc, #204]	; (8003ac0 <transmitAudioPacket+0x100>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	71fb      	strb	r3, [r7, #7]
 80039f8:	2301      	movs	r3, #1
 80039fa:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80039fc:	2300      	movs	r3, #0
 80039fe:	73bb      	strb	r3, [r7, #14]
 8003a00:	e00c      	b.n	8003a1c <transmitAudioPacket+0x5c>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 8003a02:	4b30      	ldr	r3, [pc, #192]	; (8003ac4 <transmitAudioPacket+0x104>)
 8003a04:	6818      	ldr	r0, [r3, #0]
 8003a06:	7bbb      	ldrb	r3, [r7, #14]
 8003a08:	4a2f      	ldr	r2, [pc, #188]	; (8003ac8 <transmitAudioPacket+0x108>)
 8003a0a:	4413      	add	r3, r2
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	f7fd fd13 	bl	8001438 <circular_buf_get>
 8003a12:	4603      	mov	r3, r0
 8003a14:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003a16:	7bbb      	ldrb	r3, [r7, #14]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	73bb      	strb	r3, [r7, #14]
 8003a1c:	7bbb      	ldrb	r3, [r7, #14]
 8003a1e:	2b2f      	cmp	r3, #47	; 0x2f
 8003a20:	d9ef      	bls.n	8003a02 <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 8003a22:	4b26      	ldr	r3, [pc, #152]	; (8003abc <transmitAudioPacket+0xfc>)
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <transmitAudioPacket+0x80>
		//CRYP_SetKey(&hcryp, voice_key_device);
		hcryp.Init.pKey = voice_key_device;
 8003a2a:	4b28      	ldr	r3, [pc, #160]	; (8003acc <transmitAudioPacket+0x10c>)
 8003a2c:	4a28      	ldr	r2, [pc, #160]	; (8003ad0 <transmitAudioPacket+0x110>)
 8003a2e:	60da      	str	r2, [r3, #12]
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 8003a30:	2332      	movs	r3, #50	; 0x32
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	4b27      	ldr	r3, [pc, #156]	; (8003ad4 <transmitAudioPacket+0x114>)
 8003a36:	2230      	movs	r2, #48	; 0x30
 8003a38:	4923      	ldr	r1, [pc, #140]	; (8003ac8 <transmitAudioPacket+0x108>)
 8003a3a:	4824      	ldr	r0, [pc, #144]	; (8003acc <transmitAudioPacket+0x10c>)
 8003a3c:	f002 fba2 	bl	8006184 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003a40:	2200      	movs	r2, #0
 8003a42:	2104      	movs	r1, #4
 8003a44:	4824      	ldr	r0, [pc, #144]	; (8003ad8 <transmitAudioPacket+0x118>)
 8003a46:	f003 fd03 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8003a4a:	1d3b      	adds	r3, r7, #4
 8003a4c:	2205      	movs	r2, #5
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4822      	ldr	r0, [pc, #136]	; (8003adc <transmitAudioPacket+0x11c>)
 8003a52:	f008 fbe5 	bl	800c220 <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 8003a56:	4b19      	ldr	r3, [pc, #100]	; (8003abc <transmitAudioPacket+0xfc>)
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d011      	beq.n	8003a82 <transmitAudioPacket+0xc2>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003a5e:	2300      	movs	r3, #0
 8003a60:	737b      	strb	r3, [r7, #13]
 8003a62:	e00a      	b.n	8003a7a <transmitAudioPacket+0xba>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 8003a64:	7b7b      	ldrb	r3, [r7, #13]
 8003a66:	4a1b      	ldr	r2, [pc, #108]	; (8003ad4 <transmitAudioPacket+0x114>)
 8003a68:	4413      	add	r3, r2
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	481b      	ldr	r0, [pc, #108]	; (8003adc <transmitAudioPacket+0x11c>)
 8003a70:	f008 fbd6 	bl	800c220 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003a74:	7b7b      	ldrb	r3, [r7, #13]
 8003a76:	3301      	adds	r3, #1
 8003a78:	737b      	strb	r3, [r7, #13]
 8003a7a:	7b7b      	ldrb	r3, [r7, #13]
 8003a7c:	2b2f      	cmp	r3, #47	; 0x2f
 8003a7e:	d9f1      	bls.n	8003a64 <transmitAudioPacket+0xa4>
 8003a80:	e010      	b.n	8003aa4 <transmitAudioPacket+0xe4>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003a82:	2300      	movs	r3, #0
 8003a84:	733b      	strb	r3, [r7, #12]
 8003a86:	e00a      	b.n	8003a9e <transmitAudioPacket+0xde>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 8003a88:	7b3b      	ldrb	r3, [r7, #12]
 8003a8a:	4a0f      	ldr	r2, [pc, #60]	; (8003ac8 <transmitAudioPacket+0x108>)
 8003a8c:	4413      	add	r3, r2
 8003a8e:	2201      	movs	r2, #1
 8003a90:	4619      	mov	r1, r3
 8003a92:	4812      	ldr	r0, [pc, #72]	; (8003adc <transmitAudioPacket+0x11c>)
 8003a94:	f008 fbc4 	bl	800c220 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003a98:	7b3b      	ldrb	r3, [r7, #12]
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	733b      	strb	r3, [r7, #12]
 8003a9e:	7b3b      	ldrb	r3, [r7, #12]
 8003aa0:	2b2f      	cmp	r3, #47	; 0x2f
 8003aa2:	d9f1      	bls.n	8003a88 <transmitAudioPacket+0xc8>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	2104      	movs	r1, #4
 8003aa8:	480b      	ldr	r0, [pc, #44]	; (8003ad8 <transmitAudioPacket+0x118>)
 8003aaa:	f003 fcd1 	bl	8007450 <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 8003aae:	f7fd fb1d 	bl	80010ec <ADF_set_Tx_mode>

}
 8003ab2:	bf00      	nop
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	20000092 	.word	0x20000092
 8003ac0:	200000a0 	.word	0x200000a0
 8003ac4:	200007d4 	.word	0x200007d4
 8003ac8:	20000a20 	.word	0x20000a20
 8003acc:	20000b30 	.word	0x20000b30
 8003ad0:	080137e8 	.word	0x080137e8
 8003ad4:	20000964 	.word	0x20000964
 8003ad8:	40020000 	.word	0x40020000
 8003adc:	20000a50 	.word	0x20000a50

08003ae0 <readPacket>:

uint8_t readPacket(void){
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
	uint8_t valid = 0;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	75fb      	strb	r3, [r7, #23]
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 8003aea:	4b88      	ldr	r3, [pc, #544]	; (8003d0c <readPacket+0x22c>)
 8003aec:	881b      	ldrh	r3, [r3, #0]
 8003aee:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 8003af0:	bf00      	nop
 8003af2:	f7fd fb3f 	bl	8001174 <ADF_SPI_READY>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0fa      	beq.n	8003af2 <readPacket+0x12>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003afc:	2200      	movs	r2, #0
 8003afe:	2104      	movs	r1, #4
 8003b00:	4883      	ldr	r0, [pc, #524]	; (8003d10 <readPacket+0x230>)
 8003b02:	f003 fca5 	bl	8007450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 8003b06:	1d3b      	adds	r3, r7, #4
 8003b08:	2202      	movs	r2, #2
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4881      	ldr	r0, [pc, #516]	; (8003d14 <readPacket+0x234>)
 8003b0e:	f008 fb87 	bl	800c220 <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 8003b12:	2201      	movs	r2, #1
 8003b14:	4980      	ldr	r1, [pc, #512]	; (8003d18 <readPacket+0x238>)
 8003b16:	487f      	ldr	r0, [pc, #508]	; (8003d14 <readPacket+0x234>)
 8003b18:	f008 fc04 	bl	800c324 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	497f      	ldr	r1, [pc, #508]	; (8003d1c <readPacket+0x23c>)
 8003b20:	487c      	ldr	r0, [pc, #496]	; (8003d14 <readPacket+0x234>)
 8003b22:	f008 fbff 	bl	800c324 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 8003b26:	2201      	movs	r2, #1
 8003b28:	497d      	ldr	r1, [pc, #500]	; (8003d20 <readPacket+0x240>)
 8003b2a:	487a      	ldr	r0, [pc, #488]	; (8003d14 <readPacket+0x234>)
 8003b2c:	f008 fbfa 	bl	800c324 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 8003b30:	2201      	movs	r2, #1
 8003b32:	497c      	ldr	r1, [pc, #496]	; (8003d24 <readPacket+0x244>)
 8003b34:	4877      	ldr	r0, [pc, #476]	; (8003d14 <readPacket+0x234>)
 8003b36:	f008 fbf5 	bl	800c324 <HAL_SPI_Receive_IT>

	if(Rx_to_ID == broadcast_ID){
 8003b3a:	4b79      	ldr	r3, [pc, #484]	; (8003d20 <readPacket+0x240>)
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	22ff      	movs	r2, #255	; 0xff
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d128      	bne.n	8003b96 <readPacket+0xb6>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 8003b44:	4b75      	ldr	r3, [pc, #468]	; (8003d1c <readPacket+0x23c>)
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	22ff      	movs	r2, #255	; 0xff
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d005      	beq.n	8003b5a <readPacket+0x7a>
 8003b4e:	4b73      	ldr	r3, [pc, #460]	; (8003d1c <readPacket+0x23c>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	22fe      	movs	r2, #254	; 0xfe
 8003b54:	4293      	cmp	r3, r2
 8003b56:	f040 80ce 	bne.w	8003cf6 <readPacket+0x216>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	75bb      	strb	r3, [r7, #22]
 8003b5e:	e00a      	b.n	8003b76 <readPacket+0x96>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 8003b60:	7dbb      	ldrb	r3, [r7, #22]
 8003b62:	4a71      	ldr	r2, [pc, #452]	; (8003d28 <readPacket+0x248>)
 8003b64:	4413      	add	r3, r2
 8003b66:	2201      	movs	r2, #1
 8003b68:	4619      	mov	r1, r3
 8003b6a:	486a      	ldr	r0, [pc, #424]	; (8003d14 <readPacket+0x234>)
 8003b6c:	f008 fbda 	bl	800c324 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003b70:	7dbb      	ldrb	r3, [r7, #22]
 8003b72:	3301      	adds	r3, #1
 8003b74:	75bb      	strb	r3, [r7, #22]
 8003b76:	7dbb      	ldrb	r3, [r7, #22]
 8003b78:	2b2f      	cmp	r3, #47	; 0x2f
 8003b7a:	d9f1      	bls.n	8003b60 <readPacket+0x80>
			}

			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	496b      	ldr	r1, [pc, #428]	; (8003d2c <readPacket+0x24c>)
 8003b80:	4864      	ldr	r0, [pc, #400]	; (8003d14 <readPacket+0x234>)
 8003b82:	f008 fbcf 	bl	800c324 <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003b86:	2201      	movs	r2, #1
 8003b88:	2104      	movs	r1, #4
 8003b8a:	4861      	ldr	r0, [pc, #388]	; (8003d10 <readPacket+0x230>)
 8003b8c:	f003 fc60 	bl	8007450 <HAL_GPIO_WritePin>
			valid = 1;
 8003b90:	2301      	movs	r3, #1
 8003b92:	75fb      	strb	r3, [r7, #23]
 8003b94:	e0af      	b.n	8003cf6 <readPacket+0x216>
		}
	}
	else if (Rx_to_ID == source_ID){
 8003b96:	4b62      	ldr	r3, [pc, #392]	; (8003d20 <readPacket+0x240>)
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	f040 80aa 	bne.w	8003cf6 <readPacket+0x216>
		// Reply from audio packet
		if(Rx_packet_type == packet_type_reply){
 8003ba2:	4b5e      	ldr	r3, [pc, #376]	; (8003d1c <readPacket+0x23c>)
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	220f      	movs	r2, #15
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d108      	bne.n	8003bbe <readPacket+0xde>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003bac:	2201      	movs	r2, #1
 8003bae:	495f      	ldr	r1, [pc, #380]	; (8003d2c <readPacket+0x24c>)
 8003bb0:	4858      	ldr	r0, [pc, #352]	; (8003d14 <readPacket+0x234>)
 8003bb2:	f008 fbb7 	bl	800c324 <HAL_SPI_Receive_IT>
			valid = 1;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003bba:	bf00      	nop
 8003bbc:	e096      	b.n	8003cec <readPacket+0x20c>
		}
		// Keybit chosen by TX
		else if(Rx_packet_type == packet_type_keybit_chosen){
 8003bbe:	4b57      	ldr	r3, [pc, #348]	; (8003d1c <readPacket+0x23c>)
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	22aa      	movs	r2, #170	; 0xaa
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d108      	bne.n	8003bda <readPacket+0xfa>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003bc8:	2201      	movs	r2, #1
 8003bca:	4958      	ldr	r1, [pc, #352]	; (8003d2c <readPacket+0x24c>)
 8003bcc:	4851      	ldr	r0, [pc, #324]	; (8003d14 <readPacket+0x234>)
 8003bce:	f008 fba9 	bl	800c324 <HAL_SPI_Receive_IT>
			valid = 1;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003bd6:	bf00      	nop
 8003bd8:	e088      	b.n	8003cec <readPacket+0x20c>
		}
		// Keybit chosen by TX with Hamming-code
		else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 8003bda:	4b50      	ldr	r3, [pc, #320]	; (8003d1c <readPacket+0x23c>)
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	22ab      	movs	r2, #171	; 0xab
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d10d      	bne.n	8003c00 <readPacket+0x120>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8003be4:	2201      	movs	r2, #1
 8003be6:	4952      	ldr	r1, [pc, #328]	; (8003d30 <readPacket+0x250>)
 8003be8:	484a      	ldr	r0, [pc, #296]	; (8003d14 <readPacket+0x234>)
 8003bea:	f008 fb9b 	bl	800c324 <HAL_SPI_Receive_IT>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003bee:	2201      	movs	r2, #1
 8003bf0:	494e      	ldr	r1, [pc, #312]	; (8003d2c <readPacket+0x24c>)
 8003bf2:	4848      	ldr	r0, [pc, #288]	; (8003d14 <readPacket+0x234>)
 8003bf4:	f008 fb96 	bl	800c324 <HAL_SPI_Receive_IT>
			valid = 1;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003bfc:	bf00      	nop
 8003bfe:	e075      	b.n	8003cec <readPacket+0x20c>
		}
		// Keybit chosen by TX with Hamming-code and CRC check
		else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8003c00:	4b46      	ldr	r3, [pc, #280]	; (8003d1c <readPacket+0x23c>)
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	22ac      	movs	r2, #172	; 0xac
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d123      	bne.n	8003c52 <readPacket+0x172>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	4948      	ldr	r1, [pc, #288]	; (8003d30 <readPacket+0x250>)
 8003c0e:	4841      	ldr	r0, [pc, #260]	; (8003d14 <readPacket+0x234>)
 8003c10:	f008 fb88 	bl	800c324 <HAL_SPI_Receive_IT>
			for(int i=0; i<4; i++){
 8003c14:	2300      	movs	r3, #0
 8003c16:	613b      	str	r3, [r7, #16]
 8003c18:	e00a      	b.n	8003c30 <readPacket+0x150>
				HAL_SPI_Receive_IT(&hspi1, &CRC_array[i], 1);
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	4a45      	ldr	r2, [pc, #276]	; (8003d34 <readPacket+0x254>)
 8003c1e:	4413      	add	r3, r2
 8003c20:	2201      	movs	r2, #1
 8003c22:	4619      	mov	r1, r3
 8003c24:	483b      	ldr	r0, [pc, #236]	; (8003d14 <readPacket+0x234>)
 8003c26:	f008 fb7d 	bl	800c324 <HAL_SPI_Receive_IT>
			for(int i=0; i<4; i++){
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	613b      	str	r3, [r7, #16]
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	ddf1      	ble.n	8003c1a <readPacket+0x13a>
			}
			HAL_SPI_Receive_IT(&hspi1, &keyword_index, 1);
 8003c36:	2201      	movs	r2, #1
 8003c38:	493f      	ldr	r1, [pc, #252]	; (8003d38 <readPacket+0x258>)
 8003c3a:	4836      	ldr	r0, [pc, #216]	; (8003d14 <readPacket+0x234>)
 8003c3c:	f008 fb72 	bl	800c324 <HAL_SPI_Receive_IT>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003c40:	2201      	movs	r2, #1
 8003c42:	493a      	ldr	r1, [pc, #232]	; (8003d2c <readPacket+0x24c>)
 8003c44:	4833      	ldr	r0, [pc, #204]	; (8003d14 <readPacket+0x234>)
 8003c46:	f008 fb6d 	bl	800c324 <HAL_SPI_Receive_IT>
			valid = 1;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003c4e:	bf00      	nop
 8003c50:	e04c      	b.n	8003cec <readPacket+0x20c>

		}
		else if (Rx_packet_type == packet_type_keybit_CRC_ok){
 8003c52:	4b32      	ldr	r3, [pc, #200]	; (8003d1c <readPacket+0x23c>)
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	22a0      	movs	r2, #160	; 0xa0
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d108      	bne.n	8003c6e <readPacket+0x18e>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	4933      	ldr	r1, [pc, #204]	; (8003d2c <readPacket+0x24c>)
 8003c60:	482c      	ldr	r0, [pc, #176]	; (8003d14 <readPacket+0x234>)
 8003c62:	f008 fb5f 	bl	800c324 <HAL_SPI_Receive_IT>
			valid = 1;
 8003c66:	2301      	movs	r3, #1
 8003c68:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003c6a:	bf00      	nop
 8003c6c:	e03e      	b.n	8003cec <readPacket+0x20c>
		}
		else if (Rx_packet_type == packet_type_keybit_CRC_bad){
 8003c6e:	4b2b      	ldr	r3, [pc, #172]	; (8003d1c <readPacket+0x23c>)
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	22b0      	movs	r2, #176	; 0xb0
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d108      	bne.n	8003c8a <readPacket+0x1aa>
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003c78:	2201      	movs	r2, #1
 8003c7a:	492c      	ldr	r1, [pc, #176]	; (8003d2c <readPacket+0x24c>)
 8003c7c:	4825      	ldr	r0, [pc, #148]	; (8003d14 <readPacket+0x234>)
 8003c7e:	f008 fb51 	bl	800c324 <HAL_SPI_Receive_IT>
			valid = 1;
 8003c82:	2301      	movs	r3, #1
 8003c84:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003c86:	bf00      	nop
 8003c88:	e030      	b.n	8003cec <readPacket+0x20c>
		}
		// Transmission of voice-key by TX to slaves
		else if (Rx_packet_type == packet_type_voice_key){
 8003c8a:	4b24      	ldr	r3, [pc, #144]	; (8003d1c <readPacket+0x23c>)
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	22bf      	movs	r2, #191	; 0xbf
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d12b      	bne.n	8003cec <readPacket+0x20c>
			uint32_t val;
			uint8_t byte;
			for(uint8_t i = 0; i < 4; i++){
 8003c94:	2300      	movs	r3, #0
 8003c96:	72fb      	strb	r3, [r7, #11]
 8003c98:	e01d      	b.n	8003cd6 <readPacket+0x1f6>
				val = 0;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60fb      	str	r3, [r7, #12]
				for(uint8_t b=0 ; b < 4 ;b++){
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	72bb      	strb	r3, [r7, #10]
 8003ca2:	e00d      	b.n	8003cc0 <readPacket+0x1e0>
					HAL_SPI_Receive_IT(&hspi1, byte, 1);
 8003ca4:	7a7b      	ldrb	r3, [r7, #9]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	4619      	mov	r1, r3
 8003caa:	481a      	ldr	r0, [pc, #104]	; (8003d14 <readPacket+0x234>)
 8003cac:	f008 fb3a 	bl	800c324 <HAL_SPI_Receive_IT>
					val = (val << 8) | byte;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	021a      	lsls	r2, r3, #8
 8003cb4:	7a7b      	ldrb	r3, [r7, #9]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	60fb      	str	r3, [r7, #12]
				for(uint8_t b=0 ; b < 4 ;b++){
 8003cba:	7abb      	ldrb	r3, [r7, #10]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	72bb      	strb	r3, [r7, #10]
 8003cc0:	7abb      	ldrb	r3, [r7, #10]
 8003cc2:	2b03      	cmp	r3, #3
 8003cc4:	d9ee      	bls.n	8003ca4 <readPacket+0x1c4>
				}
				voice_key[i] = val;
 8003cc6:	7afb      	ldrb	r3, [r7, #11]
 8003cc8:	491c      	ldr	r1, [pc, #112]	; (8003d3c <readPacket+0x25c>)
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(uint8_t i = 0; i < 4; i++){
 8003cd0:	7afb      	ldrb	r3, [r7, #11]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	72fb      	strb	r3, [r7, #11]
 8003cd6:	7afb      	ldrb	r3, [r7, #11]
 8003cd8:	2b03      	cmp	r3, #3
 8003cda:	d9de      	bls.n	8003c9a <readPacket+0x1ba>
			}
			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003cdc:	2201      	movs	r2, #1
 8003cde:	4913      	ldr	r1, [pc, #76]	; (8003d2c <readPacket+0x24c>)
 8003ce0:	480c      	ldr	r0, [pc, #48]	; (8003d14 <readPacket+0x234>)
 8003ce2:	f008 fb1f 	bl	800c324 <HAL_SPI_Receive_IT>
			valid = 1;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	75fb      	strb	r3, [r7, #23]
			asm("nop");;
 8003cea:	bf00      	nop
		}
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003cec:	2201      	movs	r2, #1
 8003cee:	2104      	movs	r1, #4
 8003cf0:	4807      	ldr	r0, [pc, #28]	; (8003d10 <readPacket+0x230>)
 8003cf2:	f003 fbad 	bl	8007450 <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	2104      	movs	r1, #4
 8003cfa:	4805      	ldr	r0, [pc, #20]	; (8003d10 <readPacket+0x230>)
 8003cfc:	f003 fba8 	bl	8007450 <HAL_GPIO_WritePin>
	return valid;
 8003d00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3718      	adds	r7, #24
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	080136e4 	.word	0x080136e4
 8003d10:	40020000 	.word	0x40020000
 8003d14:	20000a50 	.word	0x20000a50
 8003d18:	2000093c 	.word	0x2000093c
 8003d1c:	2000093d 	.word	0x2000093d
 8003d20:	20000aec 	.word	0x20000aec
 8003d24:	20000ae9 	.word	0x20000ae9
 8003d28:	20000964 	.word	0x20000964
 8003d2c:	20000aeb 	.word	0x20000aeb
 8003d30:	20000ae8 	.word	0x20000ae8
 8003d34:	20000a18 	.word	0x20000a18
 8003d38:	20000960 	.word	0x20000960
 8003d3c:	200000a4 	.word	0x200000a4

08003d40 <writeKeybitPacket>:


void writeKeybitPacket(device *ptrdev, uint8_t keybit_type){
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b090      	sub	sp, #64	; 0x40
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	70fb      	strb	r3, [r7, #3]
	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5;
 8003d4c:	2305      	movs	r3, #5
 8003d4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if(keybit_type == packet_type_keybit_chosen){
 8003d52:	22aa      	movs	r2, #170	; 0xaa
 8003d54:	78fb      	ldrb	r3, [r7, #3]
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d128      	bne.n	8003dac <writeKeybitPacket+0x6c>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen, dest_ID = ptrdev->ID , source_ID};
 8003d5a:	2310      	movs	r3, #16
 8003d5c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8003d60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003d64:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8003d68:	23aa      	movs	r3, #170	; 0xaa
 8003d6a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	781a      	ldrb	r2, [r3, #0]
 8003d72:	4b8e      	ldr	r3, [pc, #568]	; (8003fac <writeKeybitPacket+0x26c>)
 8003d74:	701a      	strb	r2, [r3, #0]
 8003d76:	4b8d      	ldr	r3, [pc, #564]	; (8003fac <writeKeybitPacket+0x26c>)
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003d7e:	2301      	movs	r3, #1
 8003d80:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

		// Write data to packet RAM
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003d84:	2200      	movs	r2, #0
 8003d86:	2104      	movs	r1, #4
 8003d88:	4889      	ldr	r0, [pc, #548]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003d8a:	f003 fb61 	bl	8007450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003d8e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003d92:	2205      	movs	r2, #5
 8003d94:	4619      	mov	r1, r3
 8003d96:	4887      	ldr	r0, [pc, #540]	; (8003fb4 <writeKeybitPacket+0x274>)
 8003d98:	f008 fa42 	bl	800c220 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	2104      	movs	r1, #4
 8003da0:	4883      	ldr	r0, [pc, #524]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003da2:	f003 fb55 	bl	8007450 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003da6:	f7fd f9a1 	bl	80010ec <ADF_set_Tx_mode>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
		ADF_set_Tx_mode();
	}

}
 8003daa:	e0fa      	b.n	8003fa2 <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_chosen_Hamming){
 8003dac:	22ab      	movs	r2, #171	; 0xab
 8003dae:	78fb      	ldrb	r3, [r7, #3]
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d131      	bne.n	8003e18 <writeKeybitPacket+0xd8>
		packet_total_length+=1;
 8003db4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003db8:	3301      	adds	r3, #1
 8003dba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_Hamming, dest_ID = ptrdev->ID , source_ID, Hamming};
 8003dbe:	2310      	movs	r3, #16
 8003dc0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8003dc4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003dc8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8003dcc:	23ab      	movs	r3, #171	; 0xab
 8003dce:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	781a      	ldrb	r2, [r3, #0]
 8003dd6:	4b75      	ldr	r3, [pc, #468]	; (8003fac <writeKeybitPacket+0x26c>)
 8003dd8:	701a      	strb	r2, [r3, #0]
 8003dda:	4b74      	ldr	r3, [pc, #464]	; (8003fac <writeKeybitPacket+0x26c>)
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8003de2:	2301      	movs	r3, #1
 8003de4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8003de8:	4b73      	ldr	r3, [pc, #460]	; (8003fb8 <writeKeybitPacket+0x278>)
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003df0:	2200      	movs	r2, #0
 8003df2:	2104      	movs	r1, #4
 8003df4:	486e      	ldr	r0, [pc, #440]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003df6:	f003 fb2b 	bl	8007450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003dfa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003dfe:	2206      	movs	r2, #6
 8003e00:	4619      	mov	r1, r3
 8003e02:	486c      	ldr	r0, [pc, #432]	; (8003fb4 <writeKeybitPacket+0x274>)
 8003e04:	f008 fa0c 	bl	800c220 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003e08:	2201      	movs	r2, #1
 8003e0a:	2104      	movs	r1, #4
 8003e0c:	4868      	ldr	r0, [pc, #416]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003e0e:	f003 fb1f 	bl	8007450 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003e12:	f7fd f96b 	bl	80010ec <ADF_set_Tx_mode>
}
 8003e16:	e0c4      	b.n	8003fa2 <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_chosen_CRC){
 8003e18:	22ac      	movs	r2, #172	; 0xac
 8003e1a:	78fb      	ldrb	r3, [r7, #3]
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d146      	bne.n	8003eae <writeKeybitPacket+0x16e>
		packet_total_length+=6;
 8003e20:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003e24:	3306      	adds	r3, #6
 8003e26:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_CRC, dest_ID = ptrdev->ID , source_ID, Hamming, CRC_array[0],CRC_array[1],CRC_array[2],CRC_array[3], ptrdev->keywords_128bit};
 8003e2a:	2310      	movs	r3, #16
 8003e2c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8003e30:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003e34:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003e38:	23ac      	movs	r3, #172	; 0xac
 8003e3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	781a      	ldrb	r2, [r3, #0]
 8003e42:	4b5a      	ldr	r3, [pc, #360]	; (8003fac <writeKeybitPacket+0x26c>)
 8003e44:	701a      	strb	r2, [r3, #0]
 8003e46:	4b59      	ldr	r3, [pc, #356]	; (8003fac <writeKeybitPacket+0x26c>)
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003e4e:	2301      	movs	r3, #1
 8003e50:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003e54:	4b58      	ldr	r3, [pc, #352]	; (8003fb8 <writeKeybitPacket+0x278>)
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8003e5c:	4b57      	ldr	r3, [pc, #348]	; (8003fbc <writeKeybitPacket+0x27c>)
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003e64:	4b55      	ldr	r3, [pc, #340]	; (8003fbc <writeKeybitPacket+0x27c>)
 8003e66:	785b      	ldrb	r3, [r3, #1]
 8003e68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e6c:	4b53      	ldr	r3, [pc, #332]	; (8003fbc <writeKeybitPacket+0x27c>)
 8003e6e:	789b      	ldrb	r3, [r3, #2]
 8003e70:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8003e74:	4b51      	ldr	r3, [pc, #324]	; (8003fbc <writeKeybitPacket+0x27c>)
 8003e76:	78db      	ldrb	r3, [r3, #3]
 8003e78:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003e82:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003e86:	2200      	movs	r2, #0
 8003e88:	2104      	movs	r1, #4
 8003e8a:	4849      	ldr	r0, [pc, #292]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003e8c:	f003 fae0 	bl	8007450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e94:	220b      	movs	r2, #11
 8003e96:	4619      	mov	r1, r3
 8003e98:	4846      	ldr	r0, [pc, #280]	; (8003fb4 <writeKeybitPacket+0x274>)
 8003e9a:	f008 f9c1 	bl	800c220 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	2104      	movs	r1, #4
 8003ea2:	4843      	ldr	r0, [pc, #268]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003ea4:	f003 fad4 	bl	8007450 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003ea8:	f7fd f920 	bl	80010ec <ADF_set_Tx_mode>
}
 8003eac:	e079      	b.n	8003fa2 <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_CRC_ok){
 8003eae:	22a0      	movs	r2, #160	; 0xa0
 8003eb0:	78fb      	ldrb	r3, [r7, #3]
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d124      	bne.n	8003f00 <writeKeybitPacket+0x1c0>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 8003eb6:	2310      	movs	r3, #16
 8003eb8:	773b      	strb	r3, [r7, #28]
 8003eba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003ebe:	777b      	strb	r3, [r7, #29]
 8003ec0:	23a0      	movs	r3, #160	; 0xa0
 8003ec2:	77bb      	strb	r3, [r7, #30]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	781a      	ldrb	r2, [r3, #0]
 8003ec8:	4b38      	ldr	r3, [pc, #224]	; (8003fac <writeKeybitPacket+0x26c>)
 8003eca:	701a      	strb	r2, [r3, #0]
 8003ecc:	4b37      	ldr	r3, [pc, #220]	; (8003fac <writeKeybitPacket+0x26c>)
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	77fb      	strb	r3, [r7, #31]
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	f887 3020 	strb.w	r3, [r7, #32]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2104      	movs	r1, #4
 8003edc:	4834      	ldr	r0, [pc, #208]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003ede:	f003 fab7 	bl	8007450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003ee2:	f107 031c 	add.w	r3, r7, #28
 8003ee6:	2205      	movs	r2, #5
 8003ee8:	4619      	mov	r1, r3
 8003eea:	4832      	ldr	r0, [pc, #200]	; (8003fb4 <writeKeybitPacket+0x274>)
 8003eec:	f008 f998 	bl	800c220 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	2104      	movs	r1, #4
 8003ef4:	482e      	ldr	r0, [pc, #184]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003ef6:	f003 faab 	bl	8007450 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003efa:	f7fd f8f7 	bl	80010ec <ADF_set_Tx_mode>
}
 8003efe:	e050      	b.n	8003fa2 <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_keybit_CRC_bad){
 8003f00:	22b0      	movs	r2, #176	; 0xb0
 8003f02:	78fb      	ldrb	r3, [r7, #3]
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d123      	bne.n	8003f50 <writeKeybitPacket+0x210>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_bad, dest_ID = ptrdev->ID , source_ID};
 8003f08:	2310      	movs	r3, #16
 8003f0a:	753b      	strb	r3, [r7, #20]
 8003f0c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003f10:	757b      	strb	r3, [r7, #21]
 8003f12:	23b0      	movs	r3, #176	; 0xb0
 8003f14:	75bb      	strb	r3, [r7, #22]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	781a      	ldrb	r2, [r3, #0]
 8003f1a:	4b24      	ldr	r3, [pc, #144]	; (8003fac <writeKeybitPacket+0x26c>)
 8003f1c:	701a      	strb	r2, [r3, #0]
 8003f1e:	4b23      	ldr	r3, [pc, #140]	; (8003fac <writeKeybitPacket+0x26c>)
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	75fb      	strb	r3, [r7, #23]
 8003f24:	2301      	movs	r3, #1
 8003f26:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003f28:	2200      	movs	r2, #0
 8003f2a:	2104      	movs	r1, #4
 8003f2c:	4820      	ldr	r0, [pc, #128]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003f2e:	f003 fa8f 	bl	8007450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, sizeof(header)/sizeof(header[0]));
 8003f32:	f107 0314 	add.w	r3, r7, #20
 8003f36:	2205      	movs	r2, #5
 8003f38:	4619      	mov	r1, r3
 8003f3a:	481e      	ldr	r0, [pc, #120]	; (8003fb4 <writeKeybitPacket+0x274>)
 8003f3c:	f008 f970 	bl	800c220 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003f40:	2201      	movs	r2, #1
 8003f42:	2104      	movs	r1, #4
 8003f44:	481a      	ldr	r0, [pc, #104]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003f46:	f003 fa83 	bl	8007450 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003f4a:	f7fd f8cf 	bl	80010ec <ADF_set_Tx_mode>
}
 8003f4e:	e028      	b.n	8003fa2 <writeKeybitPacket+0x262>
	else if(keybit_type == packet_type_reply){
 8003f50:	220f      	movs	r2, #15
 8003f52:	78fb      	ldrb	r3, [r7, #3]
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d124      	bne.n	8003fa2 <writeKeybitPacket+0x262>
		uint8_t header[] = {0x10, packet_total_length, packet_type_reply, dest_ID = ptrdev->ID , source_ID};
 8003f58:	2310      	movs	r3, #16
 8003f5a:	733b      	strb	r3, [r7, #12]
 8003f5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003f60:	737b      	strb	r3, [r7, #13]
 8003f62:	230f      	movs	r3, #15
 8003f64:	73bb      	strb	r3, [r7, #14]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	781a      	ldrb	r2, [r3, #0]
 8003f6a:	4b10      	ldr	r3, [pc, #64]	; (8003fac <writeKeybitPacket+0x26c>)
 8003f6c:	701a      	strb	r2, [r3, #0]
 8003f6e:	4b0f      	ldr	r3, [pc, #60]	; (8003fac <writeKeybitPacket+0x26c>)
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	73fb      	strb	r3, [r7, #15]
 8003f74:	2301      	movs	r3, #1
 8003f76:	743b      	strb	r3, [r7, #16]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003f78:	2200      	movs	r2, #0
 8003f7a:	2104      	movs	r1, #4
 8003f7c:	480c      	ldr	r0, [pc, #48]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003f7e:	f003 fa67 	bl	8007450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003f82:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003f86:	b29a      	uxth	r2, r3
 8003f88:	f107 030c 	add.w	r3, r7, #12
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4809      	ldr	r0, [pc, #36]	; (8003fb4 <writeKeybitPacket+0x274>)
 8003f90:	f008 f946 	bl	800c220 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003f94:	2201      	movs	r2, #1
 8003f96:	2104      	movs	r1, #4
 8003f98:	4805      	ldr	r0, [pc, #20]	; (8003fb0 <writeKeybitPacket+0x270>)
 8003f9a:	f003 fa59 	bl	8007450 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003f9e:	f7fd f8a5 	bl	80010ec <ADF_set_Tx_mode>
}
 8003fa2:	bf00      	nop
 8003fa4:	3740      	adds	r7, #64	; 0x40
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	200000a0 	.word	0x200000a0
 8003fb0:	40020000 	.word	0x40020000
 8003fb4:	20000a50 	.word	0x20000a50
 8003fb8:	20000ae8 	.word	0x20000ae8
 8003fbc:	20000a18 	.word	0x20000a18

08003fc0 <playAudio>:

void playAudio(){
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8003fca:	4b10      	ldr	r3, [pc, #64]	; (800400c <playAudio+0x4c>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fd f9d2 	bl	8001378 <circular_buf_size>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	4b0d      	ldr	r3, [pc, #52]	; (8004010 <playAudio+0x50>)
 8003fda:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8003fdc:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <playAudio+0x50>)
 8003fde:	881b      	ldrh	r3, [r3, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00e      	beq.n	8004002 <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 8003fe4:	4b09      	ldr	r3, [pc, #36]	; (800400c <playAudio+0x4c>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	1d3a      	adds	r2, r7, #4
 8003fea:	4611      	mov	r1, r2
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fd fa23 	bl	8001438 <circular_buf_get>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 8003ff6:	88bb      	ldrh	r3, [r7, #4]
 8003ff8:	2208      	movs	r2, #8
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	4805      	ldr	r0, [pc, #20]	; (8004014 <playAudio+0x54>)
 8003ffe:	f003 f815 	bl	800702c <HAL_DAC_SetValue>
	}
}
 8004002:	bf00      	nop
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	200007d4 	.word	0x200007d4
 8004010:	200002ec 	.word	0x200002ec
 8004014:	20000928 	.word	0x20000928

08004018 <Hamming_create>:

uint8_t Hamming_create(uint8_t key){
 8004018:	b480      	push	{r7}
 800401a:	b087      	sub	sp, #28
 800401c:	af00      	add	r7, sp, #0
 800401e:	4603      	mov	r3, r0
 8004020:	71fb      	strb	r3, [r7, #7]
	uint8_t bit_0 =  key	 & 0x01;
 8004022:	79fb      	ldrb	r3, [r7, #7]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_1 = (key>>1) & 0x01;
 800402a:	79fb      	ldrb	r3, [r7, #7]
 800402c:	085b      	lsrs	r3, r3, #1
 800402e:	b2db      	uxtb	r3, r3
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_2 = (key>>2) & 0x01;
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	089b      	lsrs	r3, r3, #2
 800403a:	b2db      	uxtb	r3, r3
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	757b      	strb	r3, [r7, #21]
	uint8_t bit_3 = (key>>3) & 0x01;
 8004042:	79fb      	ldrb	r3, [r7, #7]
 8004044:	08db      	lsrs	r3, r3, #3
 8004046:	b2db      	uxtb	r3, r3
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	753b      	strb	r3, [r7, #20]
	uint8_t bit_4 = (key>>4) & 0x01;
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	091b      	lsrs	r3, r3, #4
 8004052:	b2db      	uxtb	r3, r3
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	74fb      	strb	r3, [r7, #19]
	uint8_t bit_5 = (key>>5) & 0x01;
 800405a:	79fb      	ldrb	r3, [r7, #7]
 800405c:	095b      	lsrs	r3, r3, #5
 800405e:	b2db      	uxtb	r3, r3
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	74bb      	strb	r3, [r7, #18]
	uint8_t bit_6 = (key>>6) & 0x01;
 8004066:	79fb      	ldrb	r3, [r7, #7]
 8004068:	099b      	lsrs	r3, r3, #6
 800406a:	b2db      	uxtb	r3, r3
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	747b      	strb	r3, [r7, #17]
	uint8_t bit_7 = (key>>7) & 0x01;
 8004072:	79fb      	ldrb	r3, [r7, #7]
 8004074:	09db      	lsrs	r3, r3, #7
 8004076:	743b      	strb	r3, [r7, #16]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 8004078:	7dfa      	ldrb	r2, [r7, #23]
 800407a:	7dbb      	ldrb	r3, [r7, #22]
 800407c:	4053      	eors	r3, r2
 800407e:	b2da      	uxtb	r2, r3
 8004080:	7d3b      	ldrb	r3, [r7, #20]
 8004082:	4053      	eors	r3, r2
 8004084:	b2da      	uxtb	r2, r3
 8004086:	7cfb      	ldrb	r3, [r7, #19]
 8004088:	4053      	eors	r3, r2
 800408a:	b2da      	uxtb	r2, r3
 800408c:	7c7b      	ldrb	r3, [r7, #17]
 800408e:	4053      	eors	r3, r2
 8004090:	73fb      	strb	r3, [r7, #15]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 8004092:	7dfa      	ldrb	r2, [r7, #23]
 8004094:	7d7b      	ldrb	r3, [r7, #21]
 8004096:	4053      	eors	r3, r2
 8004098:	b2da      	uxtb	r2, r3
 800409a:	7d3b      	ldrb	r3, [r7, #20]
 800409c:	4053      	eors	r3, r2
 800409e:	b2da      	uxtb	r2, r3
 80040a0:	7cbb      	ldrb	r3, [r7, #18]
 80040a2:	4053      	eors	r3, r2
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	7c7b      	ldrb	r3, [r7, #17]
 80040a8:	4053      	eors	r3, r2
 80040aa:	73bb      	strb	r3, [r7, #14]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 80040ac:	7dba      	ldrb	r2, [r7, #22]
 80040ae:	7d7b      	ldrb	r3, [r7, #21]
 80040b0:	4053      	eors	r3, r2
 80040b2:	b2da      	uxtb	r2, r3
 80040b4:	7d3b      	ldrb	r3, [r7, #20]
 80040b6:	4053      	eors	r3, r2
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	7c3b      	ldrb	r3, [r7, #16]
 80040bc:	4053      	eors	r3, r2
 80040be:	737b      	strb	r3, [r7, #13]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 80040c0:	7cfa      	ldrb	r2, [r7, #19]
 80040c2:	7cbb      	ldrb	r3, [r7, #18]
 80040c4:	4053      	eors	r3, r2
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	7c7b      	ldrb	r3, [r7, #17]
 80040ca:	4053      	eors	r3, r2
 80040cc:	b2da      	uxtb	r2, r3
 80040ce:	7c3b      	ldrb	r3, [r7, #16]
 80040d0:	4053      	eors	r3, r2
 80040d2:	733b      	strb	r3, [r7, #12]

	uint8_t Tx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 80040d4:	7b3b      	ldrb	r3, [r7, #12]
 80040d6:	005a      	lsls	r2, r3, #1
 80040d8:	7b7b      	ldrb	r3, [r7, #13]
 80040da:	4413      	add	r3, r2
 80040dc:	005a      	lsls	r2, r3, #1
 80040de:	7bbb      	ldrb	r3, [r7, #14]
 80040e0:	4413      	add	r3, r2
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
 80040ea:	4413      	add	r3, r2
 80040ec:	72fb      	strb	r3, [r7, #11]
	Tx_code = 0x0F & Tx_code;
 80040ee:	7afb      	ldrb	r3, [r7, #11]
 80040f0:	f003 030f 	and.w	r3, r3, #15
 80040f4:	72fb      	strb	r3, [r7, #11]
	return Tx_code;
 80040f6:	7afb      	ldrb	r3, [r7, #11]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	371c      	adds	r7, #28
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <Hamming_correct>:

uint8_t Hamming_correct(uint8_t Tx_code, uint8_t key){
 8004104:	b480      	push	{r7}
 8004106:	b089      	sub	sp, #36	; 0x24
 8004108:	af00      	add	r7, sp, #0
 800410a:	4603      	mov	r3, r0
 800410c:	460a      	mov	r2, r1
 800410e:	71fb      	strb	r3, [r7, #7]
 8004110:	4613      	mov	r3, r2
 8004112:	71bb      	strb	r3, [r7, #6]
	uint8_t bit_0 =  key 	 & 0x01;
 8004114:	79bb      	ldrb	r3, [r7, #6]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	76fb      	strb	r3, [r7, #27]
	uint8_t bit_1 = (key>>1) & 0x01;
 800411c:	79bb      	ldrb	r3, [r7, #6]
 800411e:	085b      	lsrs	r3, r3, #1
 8004120:	b2db      	uxtb	r3, r3
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	76bb      	strb	r3, [r7, #26]
	uint8_t bit_2 = (key>>2) & 0x01;
 8004128:	79bb      	ldrb	r3, [r7, #6]
 800412a:	089b      	lsrs	r3, r3, #2
 800412c:	b2db      	uxtb	r3, r3
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	767b      	strb	r3, [r7, #25]
	uint8_t bit_3 = (key>>3) & 0x01;
 8004134:	79bb      	ldrb	r3, [r7, #6]
 8004136:	08db      	lsrs	r3, r3, #3
 8004138:	b2db      	uxtb	r3, r3
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	763b      	strb	r3, [r7, #24]
	uint8_t bit_4 = (key>>4) & 0x01;
 8004140:	79bb      	ldrb	r3, [r7, #6]
 8004142:	091b      	lsrs	r3, r3, #4
 8004144:	b2db      	uxtb	r3, r3
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_5 = (key>>5) & 0x01;
 800414c:	79bb      	ldrb	r3, [r7, #6]
 800414e:	095b      	lsrs	r3, r3, #5
 8004150:	b2db      	uxtb	r3, r3
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_6 = (key>>6) & 0x01;
 8004158:	79bb      	ldrb	r3, [r7, #6]
 800415a:	099b      	lsrs	r3, r3, #6
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	757b      	strb	r3, [r7, #21]
	uint8_t bit_7 = (key>>7) & 0x01;
 8004164:	79bb      	ldrb	r3, [r7, #6]
 8004166:	09db      	lsrs	r3, r3, #7
 8004168:	753b      	strb	r3, [r7, #20]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 800416a:	7efa      	ldrb	r2, [r7, #27]
 800416c:	7ebb      	ldrb	r3, [r7, #26]
 800416e:	4053      	eors	r3, r2
 8004170:	b2da      	uxtb	r2, r3
 8004172:	7e3b      	ldrb	r3, [r7, #24]
 8004174:	4053      	eors	r3, r2
 8004176:	b2da      	uxtb	r2, r3
 8004178:	7dfb      	ldrb	r3, [r7, #23]
 800417a:	4053      	eors	r3, r2
 800417c:	b2da      	uxtb	r2, r3
 800417e:	7d7b      	ldrb	r3, [r7, #21]
 8004180:	4053      	eors	r3, r2
 8004182:	74fb      	strb	r3, [r7, #19]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 8004184:	7efa      	ldrb	r2, [r7, #27]
 8004186:	7e7b      	ldrb	r3, [r7, #25]
 8004188:	4053      	eors	r3, r2
 800418a:	b2da      	uxtb	r2, r3
 800418c:	7e3b      	ldrb	r3, [r7, #24]
 800418e:	4053      	eors	r3, r2
 8004190:	b2da      	uxtb	r2, r3
 8004192:	7dbb      	ldrb	r3, [r7, #22]
 8004194:	4053      	eors	r3, r2
 8004196:	b2da      	uxtb	r2, r3
 8004198:	7d7b      	ldrb	r3, [r7, #21]
 800419a:	4053      	eors	r3, r2
 800419c:	74bb      	strb	r3, [r7, #18]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 800419e:	7eba      	ldrb	r2, [r7, #26]
 80041a0:	7e7b      	ldrb	r3, [r7, #25]
 80041a2:	4053      	eors	r3, r2
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	7e3b      	ldrb	r3, [r7, #24]
 80041a8:	4053      	eors	r3, r2
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	7d3b      	ldrb	r3, [r7, #20]
 80041ae:	4053      	eors	r3, r2
 80041b0:	747b      	strb	r3, [r7, #17]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 80041b2:	7dfa      	ldrb	r2, [r7, #23]
 80041b4:	7dbb      	ldrb	r3, [r7, #22]
 80041b6:	4053      	eors	r3, r2
 80041b8:	b2da      	uxtb	r2, r3
 80041ba:	7d7b      	ldrb	r3, [r7, #21]
 80041bc:	4053      	eors	r3, r2
 80041be:	b2da      	uxtb	r2, r3
 80041c0:	7d3b      	ldrb	r3, [r7, #20]
 80041c2:	4053      	eors	r3, r2
 80041c4:	743b      	strb	r3, [r7, #16]

	uint8_t Rx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 80041c6:	7c3b      	ldrb	r3, [r7, #16]
 80041c8:	005a      	lsls	r2, r3, #1
 80041ca:	7c7b      	ldrb	r3, [r7, #17]
 80041cc:	4413      	add	r3, r2
 80041ce:	005a      	lsls	r2, r3, #1
 80041d0:	7cbb      	ldrb	r3, [r7, #18]
 80041d2:	4413      	add	r3, r2
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	7cfb      	ldrb	r3, [r7, #19]
 80041dc:	4413      	add	r3, r2
 80041de:	73fb      	strb	r3, [r7, #15]

	if (Rx_code != Tx_code){
 80041e0:	7bfa      	ldrb	r2, [r7, #15]
 80041e2:	79fb      	ldrb	r3, [r7, #7]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d07e      	beq.n	80042e6 <Hamming_correct+0x1e2>
		uint8_t control_0 = 0;
 80041e8:	2300      	movs	r3, #0
 80041ea:	77fb      	strb	r3, [r7, #31]
		uint8_t control_1 = 0;
 80041ec:	2300      	movs	r3, #0
 80041ee:	77bb      	strb	r3, [r7, #30]
		uint8_t control_2 = 0;
 80041f0:	2300      	movs	r3, #0
 80041f2:	777b      	strb	r3, [r7, #29]
		uint8_t control_3 = 0;
 80041f4:	2300      	movs	r3, #0
 80041f6:	773b      	strb	r3, [r7, #28]

		if (parity_0 != (Tx_code & 0x01))
 80041f8:	7cfa      	ldrb	r2, [r7, #19]
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	429a      	cmp	r2, r3
 8004202:	d001      	beq.n	8004208 <Hamming_correct+0x104>
			control_0 = 1;
 8004204:	2301      	movs	r3, #1
 8004206:	77fb      	strb	r3, [r7, #31]
		if (parity_1 != ((Tx_code>>1) & 0x01))
 8004208:	7cba      	ldrb	r2, [r7, #18]
 800420a:	79fb      	ldrb	r3, [r7, #7]
 800420c:	085b      	lsrs	r3, r3, #1
 800420e:	b2db      	uxtb	r3, r3
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	429a      	cmp	r2, r3
 8004216:	d001      	beq.n	800421c <Hamming_correct+0x118>
			control_1 = 1;
 8004218:	2301      	movs	r3, #1
 800421a:	77bb      	strb	r3, [r7, #30]
		if (parity_2 != ((Tx_code>>2) & 0x01))
 800421c:	7c7a      	ldrb	r2, [r7, #17]
 800421e:	79fb      	ldrb	r3, [r7, #7]
 8004220:	089b      	lsrs	r3, r3, #2
 8004222:	b2db      	uxtb	r3, r3
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	429a      	cmp	r2, r3
 800422a:	d001      	beq.n	8004230 <Hamming_correct+0x12c>
			control_2 = 1;
 800422c:	2301      	movs	r3, #1
 800422e:	777b      	strb	r3, [r7, #29]
		if (parity_3 != ((Tx_code>>3) & 0x01))
 8004230:	7c3a      	ldrb	r2, [r7, #16]
 8004232:	79fb      	ldrb	r3, [r7, #7]
 8004234:	08db      	lsrs	r3, r3, #3
 8004236:	b2db      	uxtb	r3, r3
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	429a      	cmp	r2, r3
 800423e:	d001      	beq.n	8004244 <Hamming_correct+0x140>
			control_3 = 1;
 8004240:	2301      	movs	r3, #1
 8004242:	773b      	strb	r3, [r7, #28]

		uint8_t control = (control_3 * 8) + (control_2 * 4) + (control_1 * 2) + control_0;
 8004244:	7f3b      	ldrb	r3, [r7, #28]
 8004246:	005a      	lsls	r2, r3, #1
 8004248:	7f7b      	ldrb	r3, [r7, #29]
 800424a:	4413      	add	r3, r2
 800424c:	005a      	lsls	r2, r3, #1
 800424e:	7fbb      	ldrb	r3, [r7, #30]
 8004250:	4413      	add	r3, r2
 8004252:	b2db      	uxtb	r3, r3
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	b2da      	uxtb	r2, r3
 8004258:	7ffb      	ldrb	r3, [r7, #31]
 800425a:	4413      	add	r3, r2
 800425c:	73bb      	strb	r3, [r7, #14]

		// Key correction
		switch(control)	{
 800425e:	7bbb      	ldrb	r3, [r7, #14]
 8004260:	3b03      	subs	r3, #3
 8004262:	2b09      	cmp	r3, #9
 8004264:	d83f      	bhi.n	80042e6 <Hamming_correct+0x1e2>
 8004266:	a201      	add	r2, pc, #4	; (adr r2, 800426c <Hamming_correct+0x168>)
 8004268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426c:	08004295 	.word	0x08004295
 8004270:	080042e7 	.word	0x080042e7
 8004274:	0800429f 	.word	0x0800429f
 8004278:	080042a9 	.word	0x080042a9
 800427c:	080042b3 	.word	0x080042b3
 8004280:	080042e7 	.word	0x080042e7
 8004284:	080042bd 	.word	0x080042bd
 8004288:	080042c7 	.word	0x080042c7
 800428c:	080042d1 	.word	0x080042d1
 8004290:	080042db 	.word	0x080042db
			case 3:
				key ^= 1UL << 0;
 8004294:	79bb      	ldrb	r3, [r7, #6]
 8004296:	f083 0301 	eor.w	r3, r3, #1
 800429a:	71bb      	strb	r3, [r7, #6]
				break;
 800429c:	e023      	b.n	80042e6 <Hamming_correct+0x1e2>
			case 5:
				key ^= 1UL << 1;
 800429e:	79bb      	ldrb	r3, [r7, #6]
 80042a0:	f083 0302 	eor.w	r3, r3, #2
 80042a4:	71bb      	strb	r3, [r7, #6]
				break;
 80042a6:	e01e      	b.n	80042e6 <Hamming_correct+0x1e2>
			case 6:
				key ^= 1UL << 2;
 80042a8:	79bb      	ldrb	r3, [r7, #6]
 80042aa:	f083 0304 	eor.w	r3, r3, #4
 80042ae:	71bb      	strb	r3, [r7, #6]
				break;
 80042b0:	e019      	b.n	80042e6 <Hamming_correct+0x1e2>
			case 7:
				key ^= 1UL << 3;
 80042b2:	79bb      	ldrb	r3, [r7, #6]
 80042b4:	f083 0308 	eor.w	r3, r3, #8
 80042b8:	71bb      	strb	r3, [r7, #6]
				break;
 80042ba:	e014      	b.n	80042e6 <Hamming_correct+0x1e2>
			case 9:
				key ^= 1UL << 4;
 80042bc:	79bb      	ldrb	r3, [r7, #6]
 80042be:	f083 0310 	eor.w	r3, r3, #16
 80042c2:	71bb      	strb	r3, [r7, #6]
				break;
 80042c4:	e00f      	b.n	80042e6 <Hamming_correct+0x1e2>
			case 10:
				key ^= 1UL << 5;
 80042c6:	79bb      	ldrb	r3, [r7, #6]
 80042c8:	f083 0320 	eor.w	r3, r3, #32
 80042cc:	71bb      	strb	r3, [r7, #6]
				break;
 80042ce:	e00a      	b.n	80042e6 <Hamming_correct+0x1e2>
			case 11:
				key ^= 1UL << 6;
 80042d0:	79bb      	ldrb	r3, [r7, #6]
 80042d2:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 80042d6:	71bb      	strb	r3, [r7, #6]
				break;
 80042d8:	e005      	b.n	80042e6 <Hamming_correct+0x1e2>
			case 12:
				key ^= 1UL << 7;
 80042da:	79bb      	ldrb	r3, [r7, #6]
 80042dc:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 80042e0:	43db      	mvns	r3, r3
 80042e2:	71bb      	strb	r3, [r7, #6]
				break;
 80042e4:	bf00      	nop
		}
	}
	return key;
 80042e6:	79bb      	ldrb	r3, [r7, #6]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3724      	adds	r7, #36	; 0x24
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <CRC_create>:

void CRC_create(device *ptrdev){
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
	CRC_sum = HAL_CRC_Calculate(&hcrc, ptrdev->key_CRC_128bit, 4);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3334      	adds	r3, #52	; 0x34
 8004300:	2204      	movs	r2, #4
 8004302:	4619      	mov	r1, r3
 8004304:	480e      	ldr	r0, [pc, #56]	; (8004340 <CRC_create+0x4c>)
 8004306:	f001 fed2 	bl	80060ae <HAL_CRC_Calculate>
 800430a:	4602      	mov	r2, r0
 800430c:	4b0d      	ldr	r3, [pc, #52]	; (8004344 <CRC_create+0x50>)
 800430e:	601a      	str	r2, [r3, #0]
	// LSB to MSB (0 to 3)
	for(int i=0; i<4; i++)	{
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	e00d      	b.n	8004332 <CRC_create+0x3e>
		CRC_array[3-i] = (CRC_sum >> (i*8));
 8004316:	4b0b      	ldr	r3, [pc, #44]	; (8004344 <CRC_create+0x50>)
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	40da      	lsrs	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f1c3 0303 	rsb	r3, r3, #3
 8004326:	b2d1      	uxtb	r1, r2
 8004328:	4a07      	ldr	r2, [pc, #28]	; (8004348 <CRC_create+0x54>)
 800432a:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i<4; i++)	{
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	3301      	adds	r3, #1
 8004330:	60fb      	str	r3, [r7, #12]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2b03      	cmp	r3, #3
 8004336:	ddee      	ble.n	8004316 <CRC_create+0x22>
	}
}
 8004338:	bf00      	nop
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	200007c8 	.word	0x200007c8
 8004344:	2000070c 	.word	0x2000070c
 8004348:	20000a18 	.word	0x20000a18

0800434c <CRC_check>:

uint8_t CRC_check(device *ptrdev){
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
	CRC_c = HAL_CRC_Calculate(&hcrc, ptrdev->key_CRC_128bit, 4);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	3334      	adds	r3, #52	; 0x34
 8004358:	2204      	movs	r2, #4
 800435a:	4619      	mov	r1, r3
 800435c:	4812      	ldr	r0, [pc, #72]	; (80043a8 <CRC_check+0x5c>)
 800435e:	f001 fea6 	bl	80060ae <HAL_CRC_Calculate>
 8004362:	4602      	mov	r2, r0
 8004364:	4b11      	ldr	r3, [pc, #68]	; (80043ac <CRC_check+0x60>)
 8004366:	601a      	str	r2, [r3, #0]
	for (int i=0; i < 4; i++){
 8004368:	2300      	movs	r3, #0
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e00c      	b.n	8004388 <CRC_check+0x3c>
		CRC_sum = (CRC_sum << 8) | CRC_array[i];
 800436e:	4b10      	ldr	r3, [pc, #64]	; (80043b0 <CRC_check+0x64>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	021b      	lsls	r3, r3, #8
 8004374:	490f      	ldr	r1, [pc, #60]	; (80043b4 <CRC_check+0x68>)
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	440a      	add	r2, r1
 800437a:	7812      	ldrb	r2, [r2, #0]
 800437c:	4313      	orrs	r3, r2
 800437e:	4a0c      	ldr	r2, [pc, #48]	; (80043b0 <CRC_check+0x64>)
 8004380:	6013      	str	r3, [r2, #0]
	for (int i=0; i < 4; i++){
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	3301      	adds	r3, #1
 8004386:	60fb      	str	r3, [r7, #12]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2b03      	cmp	r3, #3
 800438c:	ddef      	ble.n	800436e <CRC_check+0x22>
	}
	return (CRC_c==CRC_sum?1:0);
 800438e:	4b07      	ldr	r3, [pc, #28]	; (80043ac <CRC_check+0x60>)
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	4b07      	ldr	r3, [pc, #28]	; (80043b0 <CRC_check+0x64>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	429a      	cmp	r2, r3
 8004398:	bf0c      	ite	eq
 800439a:	2301      	moveq	r3, #1
 800439c:	2300      	movne	r3, #0
 800439e:	b2db      	uxtb	r3, r3
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	200007c8 	.word	0x200007c8
 80043ac:	20000714 	.word	0x20000714
 80043b0:	2000070c 	.word	0x2000070c
 80043b4:	20000a18 	.word	0x20000a18

080043b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80043b8:	b480      	push	{r7}
 80043ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80043bc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80043be:	e7fe      	b.n	80043be <Error_Handler+0x6>

080043c0 <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 80043c0:	b480      	push	{r7}
 80043c2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80043c4:	bf00      	nop
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
	...

080043d0 <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af04      	add	r7, sp, #16
 80043d6:	4603      	mov	r3, r0
 80043d8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80043da:	f04f 33ff 	mov.w	r3, #4294967295
 80043de:	9302      	str	r3, [sp, #8]
 80043e0:	2301      	movs	r3, #1
 80043e2:	9301      	str	r3, [sp, #4]
 80043e4:	1dfb      	adds	r3, r7, #7
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	2301      	movs	r3, #1
 80043ea:	2200      	movs	r2, #0
 80043ec:	2178      	movs	r1, #120	; 0x78
 80043ee:	4803      	ldr	r0, [pc, #12]	; (80043fc <ssh1106_WriteCommand+0x2c>)
 80043f0:	f003 f998 	bl	8007724 <HAL_I2C_Mem_Write>
}
 80043f4:	bf00      	nop
 80043f6:	3708      	adds	r7, #8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	20000770 	.word	0x20000770

08004400 <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af04      	add	r7, sp, #16
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	b29b      	uxth	r3, r3
 800440e:	f04f 32ff 	mov.w	r2, #4294967295
 8004412:	9202      	str	r2, [sp, #8]
 8004414:	9301      	str	r3, [sp, #4]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	2301      	movs	r3, #1
 800441c:	2240      	movs	r2, #64	; 0x40
 800441e:	2178      	movs	r1, #120	; 0x78
 8004420:	4803      	ldr	r0, [pc, #12]	; (8004430 <ssh1106_WriteData+0x30>)
 8004422:	f003 f97f 	bl	8007724 <HAL_I2C_Mem_Write>
}
 8004426:	bf00      	nop
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000770 	.word	0x20000770

08004434 <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 8004438:	f7ff ffc2 	bl	80043c0 <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800443c:	2064      	movs	r0, #100	; 0x64
 800443e:	f001 f80b 	bl	8005458 <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 8004442:	2000      	movs	r0, #0
 8004444:	f000 f9e2 	bl	800480c <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 8004448:	2020      	movs	r0, #32
 800444a:	f7ff ffc1 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800444e:	2000      	movs	r0, #0
 8004450:	f7ff ffbe 	bl	80043d0 <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004454:	20b0      	movs	r0, #176	; 0xb0
 8004456:	f7ff ffbb 	bl	80043d0 <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 800445a:	20c8      	movs	r0, #200	; 0xc8
 800445c:	f7ff ffb8 	bl	80043d0 <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 8004460:	2000      	movs	r0, #0
 8004462:	f7ff ffb5 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 8004466:	2010      	movs	r0, #16
 8004468:	f7ff ffb2 	bl	80043d0 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 800446c:	2040      	movs	r0, #64	; 0x40
 800446e:	f7ff ffaf 	bl	80043d0 <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 8004472:	20ff      	movs	r0, #255	; 0xff
 8004474:	f000 f9b6 	bl	80047e4 <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8004478:	20a1      	movs	r0, #161	; 0xa1
 800447a:	f7ff ffa9 	bl	80043d0 <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 800447e:	20a6      	movs	r0, #166	; 0xa6
 8004480:	f7ff ffa6 	bl	80043d0 <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8004484:	20a8      	movs	r0, #168	; 0xa8
 8004486:	f7ff ffa3 	bl	80043d0 <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 800448a:	203f      	movs	r0, #63	; 0x3f
 800448c:	f7ff ffa0 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8004490:	20a4      	movs	r0, #164	; 0xa4
 8004492:	f7ff ff9d 	bl	80043d0 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 8004496:	20d3      	movs	r0, #211	; 0xd3
 8004498:	f7ff ff9a 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 800449c:	2000      	movs	r0, #0
 800449e:	f7ff ff97 	bl	80043d0 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80044a2:	20d5      	movs	r0, #213	; 0xd5
 80044a4:	f7ff ff94 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 80044a8:	20f0      	movs	r0, #240	; 0xf0
 80044aa:	f7ff ff91 	bl	80043d0 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 80044ae:	20d9      	movs	r0, #217	; 0xd9
 80044b0:	f7ff ff8e 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 80044b4:	2022      	movs	r0, #34	; 0x22
 80044b6:	f7ff ff8b 	bl	80043d0 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80044ba:	20da      	movs	r0, #218	; 0xda
 80044bc:	f7ff ff88 	bl	80043d0 <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 80044c0:	2012      	movs	r0, #18
 80044c2:	f7ff ff85 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 80044c6:	20db      	movs	r0, #219	; 0xdb
 80044c8:	f7ff ff82 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 80044cc:	2020      	movs	r0, #32
 80044ce:	f7ff ff7f 	bl	80043d0 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 80044d2:	208d      	movs	r0, #141	; 0x8d
 80044d4:	f7ff ff7c 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 80044d8:	2014      	movs	r0, #20
 80044da:	f7ff ff79 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 80044de:	2001      	movs	r0, #1
 80044e0:	f000 f994 	bl	800480c <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 80044e4:	2000      	movs	r0, #0
 80044e6:	f000 f80f 	bl	8004508 <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 80044ea:	f000 f82f 	bl	800454c <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 80044ee:	4b05      	ldr	r3, [pc, #20]	; (8004504 <ssh1106_Init+0xd0>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 80044f4:	4b03      	ldr	r3, [pc, #12]	; (8004504 <ssh1106_Init+0xd0>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 80044fa:	4b02      	ldr	r3, [pc, #8]	; (8004504 <ssh1106_Init+0xd0>)
 80044fc:	2201      	movs	r2, #1
 80044fe:	715a      	strb	r2, [r3, #5]
}
 8004500:	bf00      	nop
 8004502:	bd80      	pop	{r7, pc}
 8004504:	200006f0 	.word	0x200006f0

08004508 <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	4603      	mov	r3, r0
 8004510:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 8004512:	2300      	movs	r3, #0
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	e00d      	b.n	8004534 <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8004518:	79fb      	ldrb	r3, [r7, #7]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <ssh1106_Fill+0x1a>
 800451e:	2100      	movs	r1, #0
 8004520:	e000      	b.n	8004524 <ssh1106_Fill+0x1c>
 8004522:	21ff      	movs	r1, #255	; 0xff
 8004524:	4a08      	ldr	r2, [pc, #32]	; (8004548 <ssh1106_Fill+0x40>)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	4413      	add	r3, r2
 800452a:	460a      	mov	r2, r1
 800452c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	3301      	adds	r3, #1
 8004532:	60fb      	str	r3, [r7, #12]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800453a:	d3ed      	bcc.n	8004518 <ssh1106_Fill+0x10>
    }
}
 800453c:	bf00      	nop
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	200002f0 	.word	0x200002f0

0800454c <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8004552:	2300      	movs	r3, #0
 8004554:	71fb      	strb	r3, [r7, #7]
 8004556:	e016      	b.n	8004586 <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8004558:	79fb      	ldrb	r3, [r7, #7]
 800455a:	3b50      	subs	r3, #80	; 0x50
 800455c:	b2db      	uxtb	r3, r3
 800455e:	4618      	mov	r0, r3
 8004560:	f7ff ff36 	bl	80043d0 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 8004564:	2000      	movs	r0, #0
 8004566:	f7ff ff33 	bl	80043d0 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 800456a:	2010      	movs	r0, #16
 800456c:	f7ff ff30 	bl	80043d0 <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	01db      	lsls	r3, r3, #7
 8004574:	4a07      	ldr	r2, [pc, #28]	; (8004594 <ssh1106_UpdateScreen+0x48>)
 8004576:	4413      	add	r3, r2
 8004578:	2180      	movs	r1, #128	; 0x80
 800457a:	4618      	mov	r0, r3
 800457c:	f7ff ff40 	bl	8004400 <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8004580:	79fb      	ldrb	r3, [r7, #7]
 8004582:	3301      	adds	r3, #1
 8004584:	71fb      	strb	r3, [r7, #7]
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	2b07      	cmp	r3, #7
 800458a:	d9e5      	bls.n	8004558 <ssh1106_UpdateScreen+0xc>
    }
}
 800458c:	bf00      	nop
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	200002f0 	.word	0x200002f0

08004598 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	4603      	mov	r3, r0
 80045a0:	71fb      	strb	r3, [r7, #7]
 80045a2:	460b      	mov	r3, r1
 80045a4:	71bb      	strb	r3, [r7, #6]
 80045a6:	4613      	mov	r3, r2
 80045a8:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 80045aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	db48      	blt.n	8004644 <ssh1106_DrawPixel+0xac>
 80045b2:	79bb      	ldrb	r3, [r7, #6]
 80045b4:	2b3f      	cmp	r3, #63	; 0x3f
 80045b6:	d845      	bhi.n	8004644 <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 80045b8:	4b25      	ldr	r3, [pc, #148]	; (8004650 <ssh1106_DrawPixel+0xb8>)
 80045ba:	791b      	ldrb	r3, [r3, #4]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d006      	beq.n	80045ce <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 80045c0:	797b      	ldrb	r3, [r7, #5]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	bf0c      	ite	eq
 80045c6:	2301      	moveq	r3, #1
 80045c8:	2300      	movne	r3, #0
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 80045ce:	797b      	ldrb	r3, [r7, #5]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d11a      	bne.n	800460a <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 80045d4:	79fa      	ldrb	r2, [r7, #7]
 80045d6:	79bb      	ldrb	r3, [r7, #6]
 80045d8:	08db      	lsrs	r3, r3, #3
 80045da:	b2d8      	uxtb	r0, r3
 80045dc:	4603      	mov	r3, r0
 80045de:	01db      	lsls	r3, r3, #7
 80045e0:	4413      	add	r3, r2
 80045e2:	4a1c      	ldr	r2, [pc, #112]	; (8004654 <ssh1106_DrawPixel+0xbc>)
 80045e4:	5cd3      	ldrb	r3, [r2, r3]
 80045e6:	b25a      	sxtb	r2, r3
 80045e8:	79bb      	ldrb	r3, [r7, #6]
 80045ea:	f003 0307 	and.w	r3, r3, #7
 80045ee:	2101      	movs	r1, #1
 80045f0:	fa01 f303 	lsl.w	r3, r1, r3
 80045f4:	b25b      	sxtb	r3, r3
 80045f6:	4313      	orrs	r3, r2
 80045f8:	b259      	sxtb	r1, r3
 80045fa:	79fa      	ldrb	r2, [r7, #7]
 80045fc:	4603      	mov	r3, r0
 80045fe:	01db      	lsls	r3, r3, #7
 8004600:	4413      	add	r3, r2
 8004602:	b2c9      	uxtb	r1, r1
 8004604:	4a13      	ldr	r2, [pc, #76]	; (8004654 <ssh1106_DrawPixel+0xbc>)
 8004606:	54d1      	strb	r1, [r2, r3]
 8004608:	e01d      	b.n	8004646 <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 800460a:	79fa      	ldrb	r2, [r7, #7]
 800460c:	79bb      	ldrb	r3, [r7, #6]
 800460e:	08db      	lsrs	r3, r3, #3
 8004610:	b2d8      	uxtb	r0, r3
 8004612:	4603      	mov	r3, r0
 8004614:	01db      	lsls	r3, r3, #7
 8004616:	4413      	add	r3, r2
 8004618:	4a0e      	ldr	r2, [pc, #56]	; (8004654 <ssh1106_DrawPixel+0xbc>)
 800461a:	5cd3      	ldrb	r3, [r2, r3]
 800461c:	b25a      	sxtb	r2, r3
 800461e:	79bb      	ldrb	r3, [r7, #6]
 8004620:	f003 0307 	and.w	r3, r3, #7
 8004624:	2101      	movs	r1, #1
 8004626:	fa01 f303 	lsl.w	r3, r1, r3
 800462a:	b25b      	sxtb	r3, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	b25b      	sxtb	r3, r3
 8004630:	4013      	ands	r3, r2
 8004632:	b259      	sxtb	r1, r3
 8004634:	79fa      	ldrb	r2, [r7, #7]
 8004636:	4603      	mov	r3, r0
 8004638:	01db      	lsls	r3, r3, #7
 800463a:	4413      	add	r3, r2
 800463c:	b2c9      	uxtb	r1, r1
 800463e:	4a05      	ldr	r2, [pc, #20]	; (8004654 <ssh1106_DrawPixel+0xbc>)
 8004640:	54d1      	strb	r1, [r2, r3]
 8004642:	e000      	b.n	8004646 <ssh1106_DrawPixel+0xae>
        return;
 8004644:	bf00      	nop
    }
}
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	200006f0 	.word	0x200006f0
 8004654:	200002f0 	.word	0x200002f0

08004658 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 8004658:	b590      	push	{r4, r7, lr}
 800465a:	b089      	sub	sp, #36	; 0x24
 800465c:	af00      	add	r7, sp, #0
 800465e:	4604      	mov	r4, r0
 8004660:	1d38      	adds	r0, r7, #4
 8004662:	e880 0006 	stmia.w	r0, {r1, r2}
 8004666:	461a      	mov	r2, r3
 8004668:	4623      	mov	r3, r4
 800466a:	73fb      	strb	r3, [r7, #15]
 800466c:	4613      	mov	r3, r2
 800466e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	2b1f      	cmp	r3, #31
 8004674:	d902      	bls.n	800467c <ssh1106_WriteChar+0x24>
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	2b7e      	cmp	r3, #126	; 0x7e
 800467a:	d901      	bls.n	8004680 <ssh1106_WriteChar+0x28>
        return 0;
 800467c:	2300      	movs	r3, #0
 800467e:	e06d      	b.n	800475c <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8004680:	4b38      	ldr	r3, [pc, #224]	; (8004764 <ssh1106_WriteChar+0x10c>)
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	461a      	mov	r2, r3
 8004686:	793b      	ldrb	r3, [r7, #4]
 8004688:	4413      	add	r3, r2
 800468a:	2b80      	cmp	r3, #128	; 0x80
 800468c:	dc06      	bgt.n	800469c <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight)){
 800468e:	4b35      	ldr	r3, [pc, #212]	; (8004764 <ssh1106_WriteChar+0x10c>)
 8004690:	885b      	ldrh	r3, [r3, #2]
 8004692:	461a      	mov	r2, r3
 8004694:	797b      	ldrb	r3, [r7, #5]
 8004696:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8004698:	2b40      	cmp	r3, #64	; 0x40
 800469a:	dd01      	ble.n	80046a0 <ssh1106_WriteChar+0x48>
        // Not enough space on current line
        return 0;
 800469c:	2300      	movs	r3, #0
 800469e:	e05d      	b.n	800475c <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80046a0:	2300      	movs	r3, #0
 80046a2:	61fb      	str	r3, [r7, #28]
 80046a4:	e04c      	b.n	8004740 <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
 80046aa:	3b20      	subs	r3, #32
 80046ac:	7979      	ldrb	r1, [r7, #5]
 80046ae:	fb01 f303 	mul.w	r3, r1, r3
 80046b2:	4619      	mov	r1, r3
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	440b      	add	r3, r1
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	4413      	add	r3, r2
 80046bc:	881b      	ldrh	r3, [r3, #0]
 80046be:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80046c0:	2300      	movs	r3, #0
 80046c2:	61bb      	str	r3, [r7, #24]
 80046c4:	e034      	b.n	8004730 <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	fa02 f303 	lsl.w	r3, r2, r3
 80046ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d012      	beq.n	80046fc <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 80046d6:	4b23      	ldr	r3, [pc, #140]	; (8004764 <ssh1106_WriteChar+0x10c>)
 80046d8:	881b      	ldrh	r3, [r3, #0]
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	4413      	add	r3, r2
 80046e2:	b2d8      	uxtb	r0, r3
 80046e4:	4b1f      	ldr	r3, [pc, #124]	; (8004764 <ssh1106_WriteChar+0x10c>)
 80046e6:	885b      	ldrh	r3, [r3, #2]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	4413      	add	r3, r2
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	7bba      	ldrb	r2, [r7, #14]
 80046f4:	4619      	mov	r1, r3
 80046f6:	f7ff ff4f 	bl	8004598 <ssh1106_DrawPixel>
 80046fa:	e016      	b.n	800472a <ssh1106_WriteChar+0xd2>
            }else{
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 80046fc:	4b19      	ldr	r3, [pc, #100]	; (8004764 <ssh1106_WriteChar+0x10c>)
 80046fe:	881b      	ldrh	r3, [r3, #0]
 8004700:	b2da      	uxtb	r2, r3
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	b2db      	uxtb	r3, r3
 8004706:	4413      	add	r3, r2
 8004708:	b2d8      	uxtb	r0, r3
 800470a:	4b16      	ldr	r3, [pc, #88]	; (8004764 <ssh1106_WriteChar+0x10c>)
 800470c:	885b      	ldrh	r3, [r3, #2]
 800470e:	b2da      	uxtb	r2, r3
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	b2db      	uxtb	r3, r3
 8004714:	4413      	add	r3, r2
 8004716:	b2d9      	uxtb	r1, r3
 8004718:	7bbb      	ldrb	r3, [r7, #14]
 800471a:	2b00      	cmp	r3, #0
 800471c:	bf0c      	ite	eq
 800471e:	2301      	moveq	r3, #1
 8004720:	2300      	movne	r3, #0
 8004722:	b2db      	uxtb	r3, r3
 8004724:	461a      	mov	r2, r3
 8004726:	f7ff ff37 	bl	8004598 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	3301      	adds	r3, #1
 800472e:	61bb      	str	r3, [r7, #24]
 8004730:	793b      	ldrb	r3, [r7, #4]
 8004732:	461a      	mov	r2, r3
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	4293      	cmp	r3, r2
 8004738:	d3c5      	bcc.n	80046c6 <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	3301      	adds	r3, #1
 800473e:	61fb      	str	r3, [r7, #28]
 8004740:	797b      	ldrb	r3, [r7, #5]
 8004742:	461a      	mov	r2, r3
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	4293      	cmp	r3, r2
 8004748:	d3ad      	bcc.n	80046a6 <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 800474a:	4b06      	ldr	r3, [pc, #24]	; (8004764 <ssh1106_WriteChar+0x10c>)
 800474c:	881a      	ldrh	r2, [r3, #0]
 800474e:	793b      	ldrb	r3, [r7, #4]
 8004750:	b29b      	uxth	r3, r3
 8004752:	4413      	add	r3, r2
 8004754:	b29a      	uxth	r2, r3
 8004756:	4b03      	ldr	r3, [pc, #12]	; (8004764 <ssh1106_WriteChar+0x10c>)
 8004758:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800475a:	7bfb      	ldrb	r3, [r7, #15]
}
 800475c:	4618      	mov	r0, r3
 800475e:	3724      	adds	r7, #36	; 0x24
 8004760:	46bd      	mov	sp, r7
 8004762:	bd90      	pop	{r4, r7, pc}
 8004764:	200006f0 	.word	0x200006f0

08004768 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	1d38      	adds	r0, r7, #4
 8004772:	e880 0006 	stmia.w	r0, {r1, r2}
 8004776:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8004778:	e012      	b.n	80047a0 <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	7818      	ldrb	r0, [r3, #0]
 800477e:	78fb      	ldrb	r3, [r7, #3]
 8004780:	1d3a      	adds	r2, r7, #4
 8004782:	ca06      	ldmia	r2, {r1, r2}
 8004784:	f7ff ff68 	bl	8004658 <ssh1106_WriteChar>
 8004788:	4603      	mov	r3, r0
 800478a:	461a      	mov	r2, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d002      	beq.n	800479a <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	e008      	b.n	80047ac <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	3301      	adds	r3, #1
 800479e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1e8      	bne.n	800477a <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	781b      	ldrb	r3, [r3, #0]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	4603      	mov	r3, r0
 80047bc:	460a      	mov	r2, r1
 80047be:	71fb      	strb	r3, [r7, #7]
 80047c0:	4613      	mov	r3, r2
 80047c2:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 80047c4:	79fb      	ldrb	r3, [r7, #7]
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	4b05      	ldr	r3, [pc, #20]	; (80047e0 <ssh1106_SetCursor+0x2c>)
 80047ca:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 80047cc:	79bb      	ldrb	r3, [r7, #6]
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	4b03      	ldr	r3, [pc, #12]	; (80047e0 <ssh1106_SetCursor+0x2c>)
 80047d2:	805a      	strh	r2, [r3, #2]
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr
 80047e0:	200006f0 	.word	0x200006f0

080047e4 <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80047ee:	2381      	movs	r3, #129	; 0x81
 80047f0:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 80047f2:	7bfb      	ldrb	r3, [r7, #15]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff fdeb 	bl	80043d0 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 80047fa:	79fb      	ldrb	r3, [r7, #7]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7ff fde7 	bl	80043d0 <ssh1106_WriteCommand>
}
 8004802:	bf00      	nop
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
	...

0800480c <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on){
 8004816:	79fb      	ldrb	r3, [r7, #7]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d005      	beq.n	8004828 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800481c:	23af      	movs	r3, #175	; 0xaf
 800481e:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 8004820:	4b08      	ldr	r3, [pc, #32]	; (8004844 <ssh1106_SetDisplayOn+0x38>)
 8004822:	2201      	movs	r2, #1
 8004824:	719a      	strb	r2, [r3, #6]
 8004826:	e004      	b.n	8004832 <ssh1106_SetDisplayOn+0x26>
    }else{
        value = 0xAE;   // Display off
 8004828:	23ae      	movs	r3, #174	; 0xae
 800482a:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 800482c:	4b05      	ldr	r3, [pc, #20]	; (8004844 <ssh1106_SetDisplayOn+0x38>)
 800482e:	2200      	movs	r2, #0
 8004830:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 8004832:	7bfb      	ldrb	r3, [r7, #15]
 8004834:	4618      	mov	r0, r3
 8004836:	f7ff fdcb 	bl	80043d0 <ssh1106_WriteCommand>
}
 800483a:	bf00      	nop
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	200006f0 	.word	0x200006f0

08004848 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800484e:	2300      	movs	r3, #0
 8004850:	607b      	str	r3, [r7, #4]
 8004852:	4b10      	ldr	r3, [pc, #64]	; (8004894 <HAL_MspInit+0x4c>)
 8004854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004856:	4a0f      	ldr	r2, [pc, #60]	; (8004894 <HAL_MspInit+0x4c>)
 8004858:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800485c:	6453      	str	r3, [r2, #68]	; 0x44
 800485e:	4b0d      	ldr	r3, [pc, #52]	; (8004894 <HAL_MspInit+0x4c>)
 8004860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004862:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004866:	607b      	str	r3, [r7, #4]
 8004868:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800486a:	2300      	movs	r3, #0
 800486c:	603b      	str	r3, [r7, #0]
 800486e:	4b09      	ldr	r3, [pc, #36]	; (8004894 <HAL_MspInit+0x4c>)
 8004870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004872:	4a08      	ldr	r2, [pc, #32]	; (8004894 <HAL_MspInit+0x4c>)
 8004874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004878:	6413      	str	r3, [r2, #64]	; 0x40
 800487a:	4b06      	ldr	r3, [pc, #24]	; (8004894 <HAL_MspInit+0x4c>)
 800487c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004882:	603b      	str	r3, [r7, #0]
 8004884:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	40023800 	.word	0x40023800

08004898 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b08a      	sub	sp, #40	; 0x28
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048a0:	f107 0314 	add.w	r3, r7, #20
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	605a      	str	r2, [r3, #4]
 80048aa:	609a      	str	r2, [r3, #8]
 80048ac:	60da      	str	r2, [r3, #12]
 80048ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a1b      	ldr	r2, [pc, #108]	; (8004924 <HAL_ADC_MspInit+0x8c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d12f      	bne.n	800491a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80048ba:	2300      	movs	r3, #0
 80048bc:	613b      	str	r3, [r7, #16]
 80048be:	4b1a      	ldr	r3, [pc, #104]	; (8004928 <HAL_ADC_MspInit+0x90>)
 80048c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c2:	4a19      	ldr	r2, [pc, #100]	; (8004928 <HAL_ADC_MspInit+0x90>)
 80048c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048c8:	6453      	str	r3, [r2, #68]	; 0x44
 80048ca:	4b17      	ldr	r3, [pc, #92]	; (8004928 <HAL_ADC_MspInit+0x90>)
 80048cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d2:	613b      	str	r3, [r7, #16]
 80048d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048d6:	2300      	movs	r3, #0
 80048d8:	60fb      	str	r3, [r7, #12]
 80048da:	4b13      	ldr	r3, [pc, #76]	; (8004928 <HAL_ADC_MspInit+0x90>)
 80048dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048de:	4a12      	ldr	r2, [pc, #72]	; (8004928 <HAL_ADC_MspInit+0x90>)
 80048e0:	f043 0301 	orr.w	r3, r3, #1
 80048e4:	6313      	str	r3, [r2, #48]	; 0x30
 80048e6:	4b10      	ldr	r3, [pc, #64]	; (8004928 <HAL_ADC_MspInit+0x90>)
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80048f2:	2308      	movs	r3, #8
 80048f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048f6:	2303      	movs	r3, #3
 80048f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048fa:	2300      	movs	r3, #0
 80048fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048fe:	f107 0314 	add.w	r3, r7, #20
 8004902:	4619      	mov	r1, r3
 8004904:	4809      	ldr	r0, [pc, #36]	; (800492c <HAL_ADC_MspInit+0x94>)
 8004906:	f002 fbf1 	bl	80070ec <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800490a:	2200      	movs	r2, #0
 800490c:	2100      	movs	r1, #0
 800490e:	2012      	movs	r0, #18
 8004910:	f001 fb7b 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8004914:	2012      	movs	r0, #18
 8004916:	f001 fb94 	bl	8006042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800491a:	bf00      	nop
 800491c:	3728      	adds	r7, #40	; 0x28
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40012000 	.word	0x40012000
 8004928:	40023800 	.word	0x40023800
 800492c:	40020000 	.word	0x40020000

08004930 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a0b      	ldr	r2, [pc, #44]	; (800496c <HAL_CRC_MspInit+0x3c>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d10d      	bne.n	800495e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004942:	2300      	movs	r3, #0
 8004944:	60fb      	str	r3, [r7, #12]
 8004946:	4b0a      	ldr	r3, [pc, #40]	; (8004970 <HAL_CRC_MspInit+0x40>)
 8004948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494a:	4a09      	ldr	r2, [pc, #36]	; (8004970 <HAL_CRC_MspInit+0x40>)
 800494c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004950:	6313      	str	r3, [r2, #48]	; 0x30
 8004952:	4b07      	ldr	r3, [pc, #28]	; (8004970 <HAL_CRC_MspInit+0x40>)
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800495a:	60fb      	str	r3, [r7, #12]
 800495c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800495e:	bf00      	nop
 8004960:	3714      	adds	r7, #20
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	40023000 	.word	0x40023000
 8004970:	40023800 	.word	0x40023800

08004974 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8004974:	b480      	push	{r7}
 8004976:	b085      	sub	sp, #20
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a0b      	ldr	r2, [pc, #44]	; (80049b0 <HAL_CRYP_MspInit+0x3c>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d10d      	bne.n	80049a2 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 8004986:	2300      	movs	r3, #0
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <HAL_CRYP_MspInit+0x40>)
 800498c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498e:	4a09      	ldr	r2, [pc, #36]	; (80049b4 <HAL_CRYP_MspInit+0x40>)
 8004990:	f043 0310 	orr.w	r3, r3, #16
 8004994:	6353      	str	r3, [r2, #52]	; 0x34
 8004996:	4b07      	ldr	r3, [pc, #28]	; (80049b4 <HAL_CRYP_MspInit+0x40>)
 8004998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800499a:	f003 0310 	and.w	r3, r3, #16
 800499e:	60fb      	str	r3, [r7, #12]
 80049a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	50060000 	.word	0x50060000
 80049b4:	40023800 	.word	0x40023800

080049b8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b08a      	sub	sp, #40	; 0x28
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c0:	f107 0314 	add.w	r3, r7, #20
 80049c4:	2200      	movs	r2, #0
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	605a      	str	r2, [r3, #4]
 80049ca:	609a      	str	r2, [r3, #8]
 80049cc:	60da      	str	r2, [r3, #12]
 80049ce:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a1b      	ldr	r2, [pc, #108]	; (8004a44 <HAL_DAC_MspInit+0x8c>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d12f      	bne.n	8004a3a <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	613b      	str	r3, [r7, #16]
 80049de:	4b1a      	ldr	r3, [pc, #104]	; (8004a48 <HAL_DAC_MspInit+0x90>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	4a19      	ldr	r2, [pc, #100]	; (8004a48 <HAL_DAC_MspInit+0x90>)
 80049e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80049e8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ea:	4b17      	ldr	r3, [pc, #92]	; (8004a48 <HAL_DAC_MspInit+0x90>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049f2:	613b      	str	r3, [r7, #16]
 80049f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f6:	2300      	movs	r3, #0
 80049f8:	60fb      	str	r3, [r7, #12]
 80049fa:	4b13      	ldr	r3, [pc, #76]	; (8004a48 <HAL_DAC_MspInit+0x90>)
 80049fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fe:	4a12      	ldr	r2, [pc, #72]	; (8004a48 <HAL_DAC_MspInit+0x90>)
 8004a00:	f043 0301 	orr.w	r3, r3, #1
 8004a04:	6313      	str	r3, [r2, #48]	; 0x30
 8004a06:	4b10      	ldr	r3, [pc, #64]	; (8004a48 <HAL_DAC_MspInit+0x90>)
 8004a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	60fb      	str	r3, [r7, #12]
 8004a10:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004a12:	2310      	movs	r3, #16
 8004a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a16:	2303      	movs	r3, #3
 8004a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a1e:	f107 0314 	add.w	r3, r7, #20
 8004a22:	4619      	mov	r1, r3
 8004a24:	4809      	ldr	r0, [pc, #36]	; (8004a4c <HAL_DAC_MspInit+0x94>)
 8004a26:	f002 fb61 	bl	80070ec <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	2036      	movs	r0, #54	; 0x36
 8004a30:	f001 faeb 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004a34:	2036      	movs	r0, #54	; 0x36
 8004a36:	f001 fb04 	bl	8006042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004a3a:	bf00      	nop
 8004a3c:	3728      	adds	r7, #40	; 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	40007400 	.word	0x40007400
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	40020000 	.word	0x40020000

08004a50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b08a      	sub	sp, #40	; 0x28
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a58:	f107 0314 	add.w	r3, r7, #20
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	605a      	str	r2, [r3, #4]
 8004a62:	609a      	str	r2, [r3, #8]
 8004a64:	60da      	str	r2, [r3, #12]
 8004a66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a21      	ldr	r2, [pc, #132]	; (8004af4 <HAL_I2C_MspInit+0xa4>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d13b      	bne.n	8004aea <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a72:	2300      	movs	r3, #0
 8004a74:	613b      	str	r3, [r7, #16]
 8004a76:	4b20      	ldr	r3, [pc, #128]	; (8004af8 <HAL_I2C_MspInit+0xa8>)
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	4a1f      	ldr	r2, [pc, #124]	; (8004af8 <HAL_I2C_MspInit+0xa8>)
 8004a7c:	f043 0302 	orr.w	r3, r3, #2
 8004a80:	6313      	str	r3, [r2, #48]	; 0x30
 8004a82:	4b1d      	ldr	r3, [pc, #116]	; (8004af8 <HAL_I2C_MspInit+0xa8>)
 8004a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	613b      	str	r3, [r7, #16]
 8004a8c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8004a8e:	23c0      	movs	r3, #192	; 0xc0
 8004a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a92:	2312      	movs	r3, #18
 8004a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a96:	2301      	movs	r3, #1
 8004a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a9e:	2304      	movs	r3, #4
 8004aa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aa2:	f107 0314 	add.w	r3, r7, #20
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4814      	ldr	r0, [pc, #80]	; (8004afc <HAL_I2C_MspInit+0xac>)
 8004aaa:	f002 fb1f 	bl	80070ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60fb      	str	r3, [r7, #12]
 8004ab2:	4b11      	ldr	r3, [pc, #68]	; (8004af8 <HAL_I2C_MspInit+0xa8>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	4a10      	ldr	r2, [pc, #64]	; (8004af8 <HAL_I2C_MspInit+0xa8>)
 8004ab8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004abc:	6413      	str	r3, [r2, #64]	; 0x40
 8004abe:	4b0e      	ldr	r3, [pc, #56]	; (8004af8 <HAL_I2C_MspInit+0xa8>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8004aca:	2200      	movs	r2, #0
 8004acc:	2101      	movs	r1, #1
 8004ace:	201f      	movs	r0, #31
 8004ad0:	f001 fa9b 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004ad4:	201f      	movs	r0, #31
 8004ad6:	f001 fab4 	bl	8006042 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004ada:	2200      	movs	r2, #0
 8004adc:	2100      	movs	r1, #0
 8004ade:	2020      	movs	r0, #32
 8004ae0:	f001 fa93 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004ae4:	2020      	movs	r0, #32
 8004ae6:	f001 faac 	bl	8006042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004aea:	bf00      	nop
 8004aec:	3728      	adds	r7, #40	; 0x28
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	40005400 	.word	0x40005400
 8004af8:	40023800 	.word	0x40023800
 8004afc:	40020400 	.word	0x40020400

08004b00 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a05      	ldr	r2, [pc, #20]	; (8004b24 <HAL_RTC_MspInit+0x24>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d102      	bne.n	8004b18 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004b12:	4b05      	ldr	r3, [pc, #20]	; (8004b28 <HAL_RTC_MspInit+0x28>)
 8004b14:	2201      	movs	r2, #1
 8004b16:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr
 8004b24:	40002800 	.word	0x40002800
 8004b28:	42470e3c 	.word	0x42470e3c

08004b2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b08c      	sub	sp, #48	; 0x30
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b34:	f107 031c 	add.w	r3, r7, #28
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]
 8004b3c:	605a      	str	r2, [r3, #4]
 8004b3e:	609a      	str	r2, [r3, #8]
 8004b40:	60da      	str	r2, [r3, #12]
 8004b42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a45      	ldr	r2, [pc, #276]	; (8004c60 <HAL_SPI_MspInit+0x134>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d134      	bne.n	8004bb8 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004b4e:	2300      	movs	r3, #0
 8004b50:	61bb      	str	r3, [r7, #24]
 8004b52:	4b44      	ldr	r3, [pc, #272]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b56:	4a43      	ldr	r2, [pc, #268]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004b58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8004b5e:	4b41      	ldr	r3, [pc, #260]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b66:	61bb      	str	r3, [r7, #24]
 8004b68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	617b      	str	r3, [r7, #20]
 8004b6e:	4b3d      	ldr	r3, [pc, #244]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	4a3c      	ldr	r2, [pc, #240]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004b74:	f043 0301 	orr.w	r3, r3, #1
 8004b78:	6313      	str	r3, [r2, #48]	; 0x30
 8004b7a:	4b3a      	ldr	r3, [pc, #232]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	617b      	str	r3, [r7, #20]
 8004b84:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 8004b86:	23e0      	movs	r3, #224	; 0xe0
 8004b88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b92:	2303      	movs	r3, #3
 8004b94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004b96:	2305      	movs	r3, #5
 8004b98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b9a:	f107 031c 	add.w	r3, r7, #28
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4831      	ldr	r0, [pc, #196]	; (8004c68 <HAL_SPI_MspInit+0x13c>)
 8004ba2:	f002 faa3 	bl	80070ec <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2100      	movs	r1, #0
 8004baa:	2023      	movs	r0, #35	; 0x23
 8004bac:	f001 fa2d 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004bb0:	2023      	movs	r0, #35	; 0x23
 8004bb2:	f001 fa46 	bl	8006042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004bb6:	e04f      	b.n	8004c58 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a2b      	ldr	r2, [pc, #172]	; (8004c6c <HAL_SPI_MspInit+0x140>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d14a      	bne.n	8004c58 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	613b      	str	r3, [r7, #16]
 8004bc6:	4b27      	ldr	r3, [pc, #156]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	4a26      	ldr	r2, [pc, #152]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004bcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004bd0:	6413      	str	r3, [r2, #64]	; 0x40
 8004bd2:	4b24      	ldr	r3, [pc, #144]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bda:	613b      	str	r3, [r7, #16]
 8004bdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bde:	2300      	movs	r3, #0
 8004be0:	60fb      	str	r3, [r7, #12]
 8004be2:	4b20      	ldr	r3, [pc, #128]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be6:	4a1f      	ldr	r2, [pc, #124]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004be8:	f043 0304 	orr.w	r3, r3, #4
 8004bec:	6313      	str	r3, [r2, #48]	; 0x30
 8004bee:	4b1d      	ldr	r3, [pc, #116]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf2:	f003 0304 	and.w	r3, r3, #4
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	60bb      	str	r3, [r7, #8]
 8004bfe:	4b19      	ldr	r3, [pc, #100]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c02:	4a18      	ldr	r2, [pc, #96]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004c04:	f043 0302 	orr.w	r3, r3, #2
 8004c08:	6313      	str	r3, [r2, #48]	; 0x30
 8004c0a:	4b16      	ldr	r3, [pc, #88]	; (8004c64 <HAL_SPI_MspInit+0x138>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	f003 0302 	and.w	r3, r3, #2
 8004c12:	60bb      	str	r3, [r7, #8]
 8004c14:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8004c16:	2308      	movs	r3, #8
 8004c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c1a:	2302      	movs	r3, #2
 8004c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c22:	2303      	movs	r3, #3
 8004c24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c26:	2305      	movs	r3, #5
 8004c28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8004c2a:	f107 031c 	add.w	r3, r7, #28
 8004c2e:	4619      	mov	r1, r3
 8004c30:	480f      	ldr	r0, [pc, #60]	; (8004c70 <HAL_SPI_MspInit+0x144>)
 8004c32:	f002 fa5b 	bl	80070ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 8004c36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c40:	2300      	movs	r3, #0
 8004c42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c44:	2303      	movs	r3, #3
 8004c46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c48:	2305      	movs	r3, #5
 8004c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8004c4c:	f107 031c 	add.w	r3, r7, #28
 8004c50:	4619      	mov	r1, r3
 8004c52:	4808      	ldr	r0, [pc, #32]	; (8004c74 <HAL_SPI_MspInit+0x148>)
 8004c54:	f002 fa4a 	bl	80070ec <HAL_GPIO_Init>
}
 8004c58:	bf00      	nop
 8004c5a:	3730      	adds	r7, #48	; 0x30
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	40013000 	.word	0x40013000
 8004c64:	40023800 	.word	0x40023800
 8004c68:	40020000 	.word	0x40020000
 8004c6c:	40003800 	.word	0x40003800
 8004c70:	40020800 	.word	0x40020800
 8004c74:	40020400 	.word	0x40020400

08004c78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b08a      	sub	sp, #40	; 0x28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a62      	ldr	r2, [pc, #392]	; (8004e10 <HAL_TIM_Base_MspInit+0x198>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d126      	bne.n	8004cd8 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8004c8e:	4b61      	ldr	r3, [pc, #388]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c92:	4a60      	ldr	r2, [pc, #384]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004c94:	f043 0301 	orr.w	r3, r3, #1
 8004c98:	6453      	str	r3, [r2, #68]	; 0x44
 8004c9a:	4b5e      	ldr	r3, [pc, #376]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	627b      	str	r3, [r7, #36]	; 0x24
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	2100      	movs	r1, #0
 8004caa:	2018      	movs	r0, #24
 8004cac:	f001 f9ad 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004cb0:	2018      	movs	r0, #24
 8004cb2:	f001 f9c6 	bl	8006042 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	2100      	movs	r1, #0
 8004cba:	2019      	movs	r0, #25
 8004cbc:	f001 f9a5 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004cc0:	2019      	movs	r0, #25
 8004cc2:	f001 f9be 	bl	8006042 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	2101      	movs	r1, #1
 8004cca:	201a      	movs	r0, #26
 8004ccc:	f001 f99d 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004cd0:	201a      	movs	r0, #26
 8004cd2:	f001 f9b6 	bl	8006042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8004cd6:	e096      	b.n	8004e06 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce0:	d116      	bne.n	8004d10 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	623b      	str	r3, [r7, #32]
 8004ce6:	4b4b      	ldr	r3, [pc, #300]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cea:	4a4a      	ldr	r2, [pc, #296]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004cec:	f043 0301 	orr.w	r3, r3, #1
 8004cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8004cf2:	4b48      	ldr	r3, [pc, #288]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	623b      	str	r3, [r7, #32]
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2103      	movs	r1, #3
 8004d02:	201c      	movs	r0, #28
 8004d04:	f001 f981 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d08:	201c      	movs	r0, #28
 8004d0a:	f001 f99a 	bl	8006042 <HAL_NVIC_EnableIRQ>
}
 8004d0e:	e07a      	b.n	8004e06 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a40      	ldr	r2, [pc, #256]	; (8004e18 <HAL_TIM_Base_MspInit+0x1a0>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d10e      	bne.n	8004d38 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	61fb      	str	r3, [r7, #28]
 8004d1e:	4b3d      	ldr	r3, [pc, #244]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d22:	4a3c      	ldr	r2, [pc, #240]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d24:	f043 0302 	orr.w	r3, r3, #2
 8004d28:	6413      	str	r3, [r2, #64]	; 0x40
 8004d2a:	4b3a      	ldr	r3, [pc, #232]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	61fb      	str	r3, [r7, #28]
 8004d34:	69fb      	ldr	r3, [r7, #28]
}
 8004d36:	e066      	b.n	8004e06 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a37      	ldr	r2, [pc, #220]	; (8004e1c <HAL_TIM_Base_MspInit+0x1a4>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d116      	bne.n	8004d70 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004d42:	2300      	movs	r3, #0
 8004d44:	61bb      	str	r3, [r7, #24]
 8004d46:	4b33      	ldr	r3, [pc, #204]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4a:	4a32      	ldr	r2, [pc, #200]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d4c:	f043 0308 	orr.w	r3, r3, #8
 8004d50:	6413      	str	r3, [r2, #64]	; 0x40
 8004d52:	4b30      	ldr	r3, [pc, #192]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d56:	f003 0308 	and.w	r3, r3, #8
 8004d5a:	61bb      	str	r3, [r7, #24]
 8004d5c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8004d5e:	2200      	movs	r2, #0
 8004d60:	2103      	movs	r1, #3
 8004d62:	2032      	movs	r0, #50	; 0x32
 8004d64:	f001 f951 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004d68:	2032      	movs	r0, #50	; 0x32
 8004d6a:	f001 f96a 	bl	8006042 <HAL_NVIC_EnableIRQ>
}
 8004d6e:	e04a      	b.n	8004e06 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a2a      	ldr	r2, [pc, #168]	; (8004e20 <HAL_TIM_Base_MspInit+0x1a8>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d10e      	bne.n	8004d98 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	4b25      	ldr	r3, [pc, #148]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d82:	4a24      	ldr	r2, [pc, #144]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d84:	f043 0320 	orr.w	r3, r3, #32
 8004d88:	6413      	str	r3, [r2, #64]	; 0x40
 8004d8a:	4b22      	ldr	r3, [pc, #136]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	f003 0320 	and.w	r3, r3, #32
 8004d92:	617b      	str	r3, [r7, #20]
 8004d94:	697b      	ldr	r3, [r7, #20]
}
 8004d96:	e036      	b.n	8004e06 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a21      	ldr	r2, [pc, #132]	; (8004e24 <HAL_TIM_Base_MspInit+0x1ac>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d116      	bne.n	8004dd0 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004da2:	2300      	movs	r3, #0
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	4b1b      	ldr	r3, [pc, #108]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004daa:	4a1a      	ldr	r2, [pc, #104]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004dac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004db0:	6453      	str	r3, [r2, #68]	; 0x44
 8004db2:	4b18      	ldr	r3, [pc, #96]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004db6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	2100      	movs	r1, #0
 8004dc2:	2018      	movs	r0, #24
 8004dc4:	f001 f921 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004dc8:	2018      	movs	r0, #24
 8004dca:	f001 f93a 	bl	8006042 <HAL_NVIC_EnableIRQ>
}
 8004dce:	e01a      	b.n	8004e06 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a14      	ldr	r2, [pc, #80]	; (8004e28 <HAL_TIM_Base_MspInit+0x1b0>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d115      	bne.n	8004e06 <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	4b0d      	ldr	r3, [pc, #52]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004de2:	4a0c      	ldr	r2, [pc, #48]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004de4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004de8:	6453      	str	r3, [r2, #68]	; 0x44
 8004dea:	4b0a      	ldr	r3, [pc, #40]	; (8004e14 <HAL_TIM_Base_MspInit+0x19c>)
 8004dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004df6:	2200      	movs	r2, #0
 8004df8:	2101      	movs	r1, #1
 8004dfa:	201a      	movs	r0, #26
 8004dfc:	f001 f905 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004e00:	201a      	movs	r0, #26
 8004e02:	f001 f91e 	bl	8006042 <HAL_NVIC_EnableIRQ>
}
 8004e06:	bf00      	nop
 8004e08:	3728      	adds	r7, #40	; 0x28
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	40010000 	.word	0x40010000
 8004e14:	40023800 	.word	0x40023800
 8004e18:	40000400 	.word	0x40000400
 8004e1c:	40000c00 	.word	0x40000c00
 8004e20:	40001400 	.word	0x40001400
 8004e24:	40014000 	.word	0x40014000
 8004e28:	40014800 	.word	0x40014800

08004e2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b08a      	sub	sp, #40	; 0x28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e34:	f107 0314 	add.w	r3, r7, #20
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	605a      	str	r2, [r3, #4]
 8004e3e:	609a      	str	r2, [r3, #8]
 8004e40:	60da      	str	r2, [r3, #12]
 8004e42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a25      	ldr	r2, [pc, #148]	; (8004ee0 <HAL_TIM_MspPostInit+0xb4>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d11f      	bne.n	8004e8e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e4e:	2300      	movs	r3, #0
 8004e50:	613b      	str	r3, [r7, #16]
 8004e52:	4b24      	ldr	r3, [pc, #144]	; (8004ee4 <HAL_TIM_MspPostInit+0xb8>)
 8004e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e56:	4a23      	ldr	r2, [pc, #140]	; (8004ee4 <HAL_TIM_MspPostInit+0xb8>)
 8004e58:	f043 0301 	orr.w	r3, r3, #1
 8004e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8004e5e:	4b21      	ldr	r3, [pc, #132]	; (8004ee4 <HAL_TIM_MspPostInit+0xb8>)
 8004e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	613b      	str	r3, [r7, #16]
 8004e68:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 8004e6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e70:	2302      	movs	r3, #2
 8004e72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 8004e80:	f107 0314 	add.w	r3, r7, #20
 8004e84:	4619      	mov	r1, r3
 8004e86:	4818      	ldr	r0, [pc, #96]	; (8004ee8 <HAL_TIM_MspPostInit+0xbc>)
 8004e88:	f002 f930 	bl	80070ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004e8c:	e023      	b.n	8004ed6 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a16      	ldr	r2, [pc, #88]	; (8004eec <HAL_TIM_MspPostInit+0xc0>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d11e      	bne.n	8004ed6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e98:	2300      	movs	r3, #0
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	4b11      	ldr	r3, [pc, #68]	; (8004ee4 <HAL_TIM_MspPostInit+0xb8>)
 8004e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea0:	4a10      	ldr	r2, [pc, #64]	; (8004ee4 <HAL_TIM_MspPostInit+0xb8>)
 8004ea2:	f043 0304 	orr.w	r3, r3, #4
 8004ea6:	6313      	str	r3, [r2, #48]	; 0x30
 8004ea8:	4b0e      	ldr	r3, [pc, #56]	; (8004ee4 <HAL_TIM_MspPostInit+0xb8>)
 8004eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eac:	f003 0304 	and.w	r3, r3, #4
 8004eb0:	60fb      	str	r3, [r7, #12]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8004eb4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eba:	2302      	movs	r3, #2
 8004ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004eca:	f107 0314 	add.w	r3, r7, #20
 8004ece:	4619      	mov	r1, r3
 8004ed0:	4807      	ldr	r0, [pc, #28]	; (8004ef0 <HAL_TIM_MspPostInit+0xc4>)
 8004ed2:	f002 f90b 	bl	80070ec <HAL_GPIO_Init>
}
 8004ed6:	bf00      	nop
 8004ed8:	3728      	adds	r7, #40	; 0x28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40010000 	.word	0x40010000
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	40020000 	.word	0x40020000
 8004eec:	40000400 	.word	0x40000400
 8004ef0:	40020800 	.word	0x40020800

08004ef4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08a      	sub	sp, #40	; 0x28
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004efc:	f107 0314 	add.w	r3, r7, #20
 8004f00:	2200      	movs	r2, #0
 8004f02:	601a      	str	r2, [r3, #0]
 8004f04:	605a      	str	r2, [r3, #4]
 8004f06:	609a      	str	r2, [r3, #8]
 8004f08:	60da      	str	r2, [r3, #12]
 8004f0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a28      	ldr	r2, [pc, #160]	; (8004fb4 <HAL_UART_MspInit+0xc0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d14a      	bne.n	8004fac <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004f16:	2300      	movs	r3, #0
 8004f18:	613b      	str	r3, [r7, #16]
 8004f1a:	4b27      	ldr	r3, [pc, #156]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1e:	4a26      	ldr	r2, [pc, #152]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f24:	6413      	str	r3, [r2, #64]	; 0x40
 8004f26:	4b24      	ldr	r3, [pc, #144]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f2e:	613b      	str	r3, [r7, #16]
 8004f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	4b20      	ldr	r3, [pc, #128]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3a:	4a1f      	ldr	r2, [pc, #124]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f3c:	f043 0304 	orr.w	r3, r3, #4
 8004f40:	6313      	str	r3, [r2, #48]	; 0x30
 8004f42:	4b1d      	ldr	r3, [pc, #116]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f46:	f003 0304 	and.w	r3, r3, #4
 8004f4a:	60fb      	str	r3, [r7, #12]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f4e:	2300      	movs	r3, #0
 8004f50:	60bb      	str	r3, [r7, #8]
 8004f52:	4b19      	ldr	r3, [pc, #100]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f56:	4a18      	ldr	r2, [pc, #96]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f58:	f043 0308 	orr.w	r3, r3, #8
 8004f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f5e:	4b16      	ldr	r3, [pc, #88]	; (8004fb8 <HAL_UART_MspInit+0xc4>)
 8004f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	60bb      	str	r3, [r7, #8]
 8004f68:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004f6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f70:	2302      	movs	r3, #2
 8004f72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f74:	2301      	movs	r3, #1
 8004f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004f7c:	2308      	movs	r3, #8
 8004f7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f80:	f107 0314 	add.w	r3, r7, #20
 8004f84:	4619      	mov	r1, r3
 8004f86:	480d      	ldr	r0, [pc, #52]	; (8004fbc <HAL_UART_MspInit+0xc8>)
 8004f88:	f002 f8b0 	bl	80070ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f8c:	2304      	movs	r3, #4
 8004f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f90:	2302      	movs	r3, #2
 8004f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f94:	2301      	movs	r3, #1
 8004f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004f9c:	2308      	movs	r3, #8
 8004f9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004fa0:	f107 0314 	add.w	r3, r7, #20
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4806      	ldr	r0, [pc, #24]	; (8004fc0 <HAL_UART_MspInit+0xcc>)
 8004fa8:	f002 f8a0 	bl	80070ec <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8004fac:	bf00      	nop
 8004fae:	3728      	adds	r7, #40	; 0x28
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	40005000 	.word	0x40005000
 8004fb8:	40023800 	.word	0x40023800
 8004fbc:	40020800 	.word	0x40020800
 8004fc0:	40020c00 	.word	0x40020c00

08004fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8004fc8:	f006 f982 	bl	800b2d0 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004fcc:	e7fe      	b.n	8004fcc <NMI_Handler+0x8>

08004fce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fd2:	e7fe      	b.n	8004fd2 <HardFault_Handler+0x4>

08004fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004fd8:	e7fe      	b.n	8004fd8 <MemManage_Handler+0x4>

08004fda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004fde:	e7fe      	b.n	8004fde <BusFault_Handler+0x4>

08004fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004fe4:	e7fe      	b.n	8004fe4 <UsageFault_Handler+0x4>

08004fe6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004fea:	bf00      	nop
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ff8:	bf00      	nop
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005002:	b480      	push	{r7}
 8005004:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005006:	bf00      	nop
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005014:	f000 fa00 	bl	8005418 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005018:	bf00      	nop
 800501a:	bd80      	pop	{r7, pc}

0800501c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8005020:	2002      	movs	r0, #2
 8005022:	f002 fa2f 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005026:	bf00      	nop
 8005028:	bd80      	pop	{r7, pc}

0800502a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800502a:	b580      	push	{r7, lr}
 800502c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800502e:	2010      	movs	r0, #16
 8005030:	f002 fa28 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005034:	bf00      	nop
 8005036:	bd80      	pop	{r7, pc}

08005038 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800503c:	4802      	ldr	r0, [pc, #8]	; (8005048 <ADC_IRQHandler+0x10>)
 800503e:	f000 fb7e 	bl	800573e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8005042:	bf00      	nop
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	2000089c 	.word	0x2000089c

0800504c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8005050:	2040      	movs	r0, #64	; 0x40
 8005052:	f002 fa17 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8005056:	2080      	movs	r0, #128	; 0x80
 8005058:	f002 fa14 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800505c:	bf00      	nop
 800505e:	bd80      	pop	{r7, pc}

08005060 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005064:	4803      	ldr	r0, [pc, #12]	; (8005074 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8005066:	f008 f913 	bl	800d290 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800506a:	4803      	ldr	r0, [pc, #12]	; (8005078 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 800506c:	f008 f910 	bl	800d290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8005070:	bf00      	nop
 8005072:	bd80      	pop	{r7, pc}
 8005074:	20000994 	.word	0x20000994
 8005078:	200009d4 	.word	0x200009d4

0800507c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005080:	4802      	ldr	r0, [pc, #8]	; (800508c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005082:	f008 f905 	bl	800d290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005086:	bf00      	nop
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	20000994 	.word	0x20000994

08005090 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005094:	4803      	ldr	r0, [pc, #12]	; (80050a4 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8005096:	f008 f8fb 	bl	800d290 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800509a:	4803      	ldr	r0, [pc, #12]	; (80050a8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 800509c:	f008 f8f8 	bl	800d290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80050a0:	bf00      	nop
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	20000994 	.word	0x20000994
 80050a8:	200008e8 	.word	0x200008e8

080050ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80050b0:	4802      	ldr	r0, [pc, #8]	; (80050bc <TIM2_IRQHandler+0x10>)
 80050b2:	f008 f8ed 	bl	800d290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80050b6:	bf00      	nop
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	20000aa8 	.word	0x20000aa8

080050c0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80050c4:	4802      	ldr	r0, [pc, #8]	; (80050d0 <I2C1_EV_IRQHandler+0x10>)
 80050c6:	f002 fc27 	bl	8007918 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80050ca:	bf00      	nop
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	20000770 	.word	0x20000770

080050d4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80050d8:	4802      	ldr	r0, [pc, #8]	; (80050e4 <I2C1_ER_IRQHandler+0x10>)
 80050da:	f002 fd8a 	bl	8007bf2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80050de:	bf00      	nop
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	20000770 	.word	0x20000770

080050e8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80050ec:	4802      	ldr	r0, [pc, #8]	; (80050f8 <SPI1_IRQHandler+0x10>)
 80050ee:	f007 fa43 	bl	800c578 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80050f2:	bf00      	nop
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	20000a50 	.word	0x20000a50

080050fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8005100:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005104:	f002 f9be 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8005108:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800510c:	f002 f9ba 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8005110:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005114:	f002 f9b6 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8005118:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800511c:	f002 f9b2 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8005120:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005124:	f002 f9ae 	bl	8007484 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005128:	bf00      	nop
 800512a:	bd80      	pop	{r7, pc}

0800512c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005130:	4802      	ldr	r0, [pc, #8]	; (800513c <TIM5_IRQHandler+0x10>)
 8005132:	f008 f8ad 	bl	800d290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005136:	bf00      	nop
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	200007dc 	.word	0x200007dc

08005140 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8005144:	4802      	ldr	r0, [pc, #8]	; (8005150 <TIM6_DAC_IRQHandler+0x10>)
 8005146:	f001 fed0 	bl	8006eea <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800514a:	bf00      	nop
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	20000928 	.word	0x20000928

08005154 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005158:	4802      	ldr	r0, [pc, #8]	; (8005164 <OTG_FS_IRQHandler+0x10>)
 800515a:	f004 fbff 	bl	800995c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800515e:	bf00      	nop
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	2000206c 	.word	0x2000206c

08005168 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005168:	b480      	push	{r7}
 800516a:	af00      	add	r7, sp, #0
	return 1;
 800516c:	2301      	movs	r3, #1
}
 800516e:	4618      	mov	r0, r3
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <_kill>:

int _kill(int pid, int sig)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005182:	f00d f83f 	bl	8012204 <__errno>
 8005186:	4602      	mov	r2, r0
 8005188:	2316      	movs	r3, #22
 800518a:	6013      	str	r3, [r2, #0]
	return -1;
 800518c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005190:	4618      	mov	r0, r3
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <_exit>:

void _exit (int status)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80051a0:	f04f 31ff 	mov.w	r1, #4294967295
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f7ff ffe7 	bl	8005178 <_kill>
	while (1) {}		/* Make sure we hang here */
 80051aa:	e7fe      	b.n	80051aa <_exit+0x12>

080051ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051b8:	2300      	movs	r3, #0
 80051ba:	617b      	str	r3, [r7, #20]
 80051bc:	e00a      	b.n	80051d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80051be:	f3af 8000 	nop.w
 80051c2:	4601      	mov	r1, r0
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	1c5a      	adds	r2, r3, #1
 80051c8:	60ba      	str	r2, [r7, #8]
 80051ca:	b2ca      	uxtb	r2, r1
 80051cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	3301      	adds	r3, #1
 80051d2:	617b      	str	r3, [r7, #20]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	429a      	cmp	r2, r3
 80051da:	dbf0      	blt.n	80051be <_read+0x12>
	}

return len;
 80051dc:	687b      	ldr	r3, [r7, #4]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3718      	adds	r7, #24
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b086      	sub	sp, #24
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051f2:	2300      	movs	r3, #0
 80051f4:	617b      	str	r3, [r7, #20]
 80051f6:	e009      	b.n	800520c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	60ba      	str	r2, [r7, #8]
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	4618      	mov	r0, r3
 8005202:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	3301      	adds	r3, #1
 800520a:	617b      	str	r3, [r7, #20]
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	429a      	cmp	r2, r3
 8005212:	dbf1      	blt.n	80051f8 <_write+0x12>
	}
	return len;
 8005214:	687b      	ldr	r3, [r7, #4]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3718      	adds	r7, #24
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <_close>:

int _close(int file)
{
 800521e:	b480      	push	{r7}
 8005220:	b083      	sub	sp, #12
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
	return -1;
 8005226:	f04f 33ff 	mov.w	r3, #4294967295
}
 800522a:	4618      	mov	r0, r3
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
 800523e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005246:	605a      	str	r2, [r3, #4]
	return 0;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <_isatty>:

int _isatty(int file)
{
 8005256:	b480      	push	{r7}
 8005258:	b083      	sub	sp, #12
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
	return 1;
 800525e:	2301      	movs	r3, #1
}
 8005260:	4618      	mov	r0, r3
 8005262:	370c      	adds	r7, #12
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	607a      	str	r2, [r7, #4]
	return 0;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3714      	adds	r7, #20
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
	...

08005288 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005290:	4a14      	ldr	r2, [pc, #80]	; (80052e4 <_sbrk+0x5c>)
 8005292:	4b15      	ldr	r3, [pc, #84]	; (80052e8 <_sbrk+0x60>)
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800529c:	4b13      	ldr	r3, [pc, #76]	; (80052ec <_sbrk+0x64>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d102      	bne.n	80052aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052a4:	4b11      	ldr	r3, [pc, #68]	; (80052ec <_sbrk+0x64>)
 80052a6:	4a12      	ldr	r2, [pc, #72]	; (80052f0 <_sbrk+0x68>)
 80052a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052aa:	4b10      	ldr	r3, [pc, #64]	; (80052ec <_sbrk+0x64>)
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4413      	add	r3, r2
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d207      	bcs.n	80052c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052b8:	f00c ffa4 	bl	8012204 <__errno>
 80052bc:	4602      	mov	r2, r0
 80052be:	230c      	movs	r3, #12
 80052c0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80052c2:	f04f 33ff 	mov.w	r3, #4294967295
 80052c6:	e009      	b.n	80052dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052c8:	4b08      	ldr	r3, [pc, #32]	; (80052ec <_sbrk+0x64>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052ce:	4b07      	ldr	r3, [pc, #28]	; (80052ec <_sbrk+0x64>)
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4413      	add	r3, r2
 80052d6:	4a05      	ldr	r2, [pc, #20]	; (80052ec <_sbrk+0x64>)
 80052d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052da:	68fb      	ldr	r3, [r7, #12]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3718      	adds	r7, #24
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	20020000 	.word	0x20020000
 80052e8:	00000400 	.word	0x00000400
 80052ec:	200006f8 	.word	0x200006f8
 80052f0:	20002478 	.word	0x20002478

080052f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052f4:	b480      	push	{r7}
 80052f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80052f8:	4b08      	ldr	r3, [pc, #32]	; (800531c <SystemInit+0x28>)
 80052fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052fe:	4a07      	ldr	r2, [pc, #28]	; (800531c <SystemInit+0x28>)
 8005300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005308:	4b04      	ldr	r3, [pc, #16]	; (800531c <SystemInit+0x28>)
 800530a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800530e:	609a      	str	r2, [r3, #8]
#endif
}
 8005310:	bf00      	nop
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	e000ed00 	.word	0xe000ed00

08005320 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005320:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005358 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005324:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005326:	e003      	b.n	8005330 <LoopCopyDataInit>

08005328 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005328:	4b0c      	ldr	r3, [pc, #48]	; (800535c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800532a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800532c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800532e:	3104      	adds	r1, #4

08005330 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005330:	480b      	ldr	r0, [pc, #44]	; (8005360 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005332:	4b0c      	ldr	r3, [pc, #48]	; (8005364 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005334:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005336:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005338:	d3f6      	bcc.n	8005328 <CopyDataInit>
  ldr  r2, =_sbss
 800533a:	4a0b      	ldr	r2, [pc, #44]	; (8005368 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800533c:	e002      	b.n	8005344 <LoopFillZerobss>

0800533e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800533e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005340:	f842 3b04 	str.w	r3, [r2], #4

08005344 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005344:	4b09      	ldr	r3, [pc, #36]	; (800536c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005346:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005348:	d3f9      	bcc.n	800533e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800534a:	f7ff ffd3 	bl	80052f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800534e:	f00c ff71 	bl	8012234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005352:	f7fc faf5 	bl	8001940 <main>
  bx  lr    
 8005356:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005358:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800535c:	08013ee4 	.word	0x08013ee4
  ldr  r0, =_sdata
 8005360:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005364:	200002bc 	.word	0x200002bc
  ldr  r2, =_sbss
 8005368:	200002bc 	.word	0x200002bc
  ldr  r3, = _ebss
 800536c:	20002478 	.word	0x20002478

08005370 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005370:	e7fe      	b.n	8005370 <CAN1_RX0_IRQHandler>
	...

08005374 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005378:	4b0e      	ldr	r3, [pc, #56]	; (80053b4 <HAL_Init+0x40>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a0d      	ldr	r2, [pc, #52]	; (80053b4 <HAL_Init+0x40>)
 800537e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005382:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005384:	4b0b      	ldr	r3, [pc, #44]	; (80053b4 <HAL_Init+0x40>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a0a      	ldr	r2, [pc, #40]	; (80053b4 <HAL_Init+0x40>)
 800538a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800538e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005390:	4b08      	ldr	r3, [pc, #32]	; (80053b4 <HAL_Init+0x40>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a07      	ldr	r2, [pc, #28]	; (80053b4 <HAL_Init+0x40>)
 8005396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800539a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800539c:	2003      	movs	r0, #3
 800539e:	f000 fe29 	bl	8005ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80053a2:	2000      	movs	r0, #0
 80053a4:	f000 f808 	bl	80053b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80053a8:	f7ff fa4e 	bl	8004848 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	40023c00 	.word	0x40023c00

080053b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b082      	sub	sp, #8
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80053c0:	4b12      	ldr	r3, [pc, #72]	; (800540c <HAL_InitTick+0x54>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	4b12      	ldr	r3, [pc, #72]	; (8005410 <HAL_InitTick+0x58>)
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	4619      	mov	r1, r3
 80053ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80053d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d6:	4618      	mov	r0, r3
 80053d8:	f000 fe41 	bl	800605e <HAL_SYSTICK_Config>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e00e      	b.n	8005404 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b0f      	cmp	r3, #15
 80053ea:	d80a      	bhi.n	8005402 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80053ec:	2200      	movs	r2, #0
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	f04f 30ff 	mov.w	r0, #4294967295
 80053f4:	f000 fe09 	bl	800600a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80053f8:	4a06      	ldr	r2, [pc, #24]	; (8005414 <HAL_InitTick+0x5c>)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80053fe:	2300      	movs	r3, #0
 8005400:	e000      	b.n	8005404 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
}
 8005404:	4618      	mov	r0, r3
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}
 800540c:	200000d8 	.word	0x200000d8
 8005410:	200000e0 	.word	0x200000e0
 8005414:	200000dc 	.word	0x200000dc

08005418 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800541c:	4b06      	ldr	r3, [pc, #24]	; (8005438 <HAL_IncTick+0x20>)
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	461a      	mov	r2, r3
 8005422:	4b06      	ldr	r3, [pc, #24]	; (800543c <HAL_IncTick+0x24>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4413      	add	r3, r2
 8005428:	4a04      	ldr	r2, [pc, #16]	; (800543c <HAL_IncTick+0x24>)
 800542a:	6013      	str	r3, [r2, #0]
}
 800542c:	bf00      	nop
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	200000e0 	.word	0x200000e0
 800543c:	20000b90 	.word	0x20000b90

08005440 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005440:	b480      	push	{r7}
 8005442:	af00      	add	r7, sp, #0
  return uwTick;
 8005444:	4b03      	ldr	r3, [pc, #12]	; (8005454 <HAL_GetTick+0x14>)
 8005446:	681b      	ldr	r3, [r3, #0]
}
 8005448:	4618      	mov	r0, r3
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	20000b90 	.word	0x20000b90

08005458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005460:	f7ff ffee 	bl	8005440 <HAL_GetTick>
 8005464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005470:	d005      	beq.n	800547e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005472:	4b09      	ldr	r3, [pc, #36]	; (8005498 <HAL_Delay+0x40>)
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	461a      	mov	r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	4413      	add	r3, r2
 800547c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800547e:	bf00      	nop
 8005480:	f7ff ffde 	bl	8005440 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	429a      	cmp	r2, r3
 800548e:	d8f7      	bhi.n	8005480 <HAL_Delay+0x28>
  {
  }
}
 8005490:	bf00      	nop
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	200000e0 	.word	0x200000e0

0800549c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054a4:	2300      	movs	r3, #0
 80054a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d101      	bne.n	80054b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e033      	b.n	800551a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d109      	bne.n	80054ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7ff f9ec 	bl	8004898 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d2:	f003 0310 	and.w	r3, r3, #16
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d118      	bne.n	800550c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80054e2:	f023 0302 	bic.w	r3, r3, #2
 80054e6:	f043 0202 	orr.w	r2, r3, #2
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 fbaa 	bl	8005c48 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fe:	f023 0303 	bic.w	r3, r3, #3
 8005502:	f043 0201 	orr.w	r2, r3, #1
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	641a      	str	r2, [r3, #64]	; 0x40
 800550a:	e001      	b.n	8005510 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005518:	7bfb      	ldrb	r3, [r7, #15]
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005536:	2b01      	cmp	r3, #1
 8005538:	d101      	bne.n	800553e <HAL_ADC_Start_IT+0x1a>
 800553a:	2302      	movs	r3, #2
 800553c:	e0b0      	b.n	80056a0 <HAL_ADC_Start_IT+0x17c>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b01      	cmp	r3, #1
 8005552:	d018      	beq.n	8005586 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	689a      	ldr	r2, [r3, #8]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f042 0201 	orr.w	r2, r2, #1
 8005562:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005564:	4b51      	ldr	r3, [pc, #324]	; (80056ac <HAL_ADC_Start_IT+0x188>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a51      	ldr	r2, [pc, #324]	; (80056b0 <HAL_ADC_Start_IT+0x18c>)
 800556a:	fba2 2303 	umull	r2, r3, r2, r3
 800556e:	0c9a      	lsrs	r2, r3, #18
 8005570:	4613      	mov	r3, r2
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	4413      	add	r3, r2
 8005576:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005578:	e002      	b.n	8005580 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	3b01      	subs	r3, #1
 800557e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1f9      	bne.n	800557a <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	2b01      	cmp	r3, #1
 8005592:	f040 8084 	bne.w	800569e <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800559e:	f023 0301 	bic.w	r3, r3, #1
 80055a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d007      	beq.n	80055c8 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80055c0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055d4:	d106      	bne.n	80055e4 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055da:	f023 0206 	bic.w	r2, r3, #6
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	645a      	str	r2, [r3, #68]	; 0x44
 80055e2:	e002      	b.n	80055ea <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80055f2:	4b30      	ldr	r3, [pc, #192]	; (80056b4 <HAL_ADC_Start_IT+0x190>)
 80055f4:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80055fe:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	6812      	ldr	r2, [r2, #0]
 800560a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800560e:	f043 0320 	orr.w	r3, r3, #32
 8005612:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f003 031f 	and.w	r3, r3, #31
 800561c:	2b00      	cmp	r3, #0
 800561e:	d12a      	bne.n	8005676 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a24      	ldr	r2, [pc, #144]	; (80056b8 <HAL_ADC_Start_IT+0x194>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d015      	beq.n	8005656 <HAL_ADC_Start_IT+0x132>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a23      	ldr	r2, [pc, #140]	; (80056bc <HAL_ADC_Start_IT+0x198>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d105      	bne.n	8005640 <HAL_ADC_Start_IT+0x11c>
 8005634:	4b1f      	ldr	r3, [pc, #124]	; (80056b4 <HAL_ADC_Start_IT+0x190>)
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f003 031f 	and.w	r3, r3, #31
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00a      	beq.n	8005656 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a1e      	ldr	r2, [pc, #120]	; (80056c0 <HAL_ADC_Start_IT+0x19c>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d129      	bne.n	800569e <HAL_ADC_Start_IT+0x17a>
 800564a:	4b1a      	ldr	r3, [pc, #104]	; (80056b4 <HAL_ADC_Start_IT+0x190>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f003 031f 	and.w	r3, r3, #31
 8005652:	2b0f      	cmp	r3, #15
 8005654:	d823      	bhi.n	800569e <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d11c      	bne.n	800569e <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	689a      	ldr	r2, [r3, #8]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005672:	609a      	str	r2, [r3, #8]
 8005674:	e013      	b.n	800569e <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a0f      	ldr	r2, [pc, #60]	; (80056b8 <HAL_ADC_Start_IT+0x194>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d10e      	bne.n	800569e <HAL_ADC_Start_IT+0x17a>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d107      	bne.n	800569e <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	689a      	ldr	r2, [r3, #8]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800569c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3714      	adds	r7, #20
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	200000d8 	.word	0x200000d8
 80056b0:	431bde83 	.word	0x431bde83
 80056b4:	40012300 	.word	0x40012300
 80056b8:	40012000 	.word	0x40012000
 80056bc:	40012100 	.word	0x40012100
 80056c0:	40012200 	.word	0x40012200

080056c4 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d101      	bne.n	80056da <HAL_ADC_Stop_IT+0x16>
 80056d6:	2302      	movs	r3, #2
 80056d8:	e02b      	b.n	8005732 <HAL_ADC_Stop_IT+0x6e>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 0201 	bic.w	r2, r2, #1
 80056f0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f003 0301 	and.w	r3, r3, #1
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d113      	bne.n	8005728 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	6812      	ldr	r2, [r2, #0]
 800570a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800570e:	f023 0320 	bic.w	r3, r3, #32
 8005712:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005718:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800571c:	f023 0301 	bic.w	r3, r3, #1
 8005720:	f043 0201 	orr.w	r2, r3, #1
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr

0800573e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800573e:	b580      	push	{r7, lr}
 8005740:	b084      	sub	sp, #16
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005746:	2300      	movs	r3, #0
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	2300      	movs	r3, #0
 800574c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0302 	and.w	r3, r3, #2
 8005758:	2b02      	cmp	r3, #2
 800575a:	bf0c      	ite	eq
 800575c:	2301      	moveq	r3, #1
 800575e:	2300      	movne	r3, #0
 8005760:	b2db      	uxtb	r3, r3
 8005762:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b20      	cmp	r3, #32
 8005770:	bf0c      	ite	eq
 8005772:	2301      	moveq	r3, #1
 8005774:	2300      	movne	r3, #0
 8005776:	b2db      	uxtb	r3, r3
 8005778:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d049      	beq.n	8005814 <HAL_ADC_IRQHandler+0xd6>
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d046      	beq.n	8005814 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578a:	f003 0310 	and.w	r3, r3, #16
 800578e:	2b00      	cmp	r3, #0
 8005790:	d105      	bne.n	800579e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d12b      	bne.n	8005804 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d127      	bne.n	8005804 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d006      	beq.n	80057d0 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d119      	bne.n	8005804 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 0220 	bic.w	r2, r2, #32
 80057de:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d105      	bne.n	8005804 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fc:	f043 0201 	orr.w	r2, r3, #1
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7fd fed1 	bl	80035ac <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f06f 0212 	mvn.w	r2, #18
 8005812:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0304 	and.w	r3, r3, #4
 800581e:	2b04      	cmp	r3, #4
 8005820:	bf0c      	ite	eq
 8005822:	2301      	moveq	r3, #1
 8005824:	2300      	movne	r3, #0
 8005826:	b2db      	uxtb	r3, r3
 8005828:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005834:	2b80      	cmp	r3, #128	; 0x80
 8005836:	bf0c      	ite	eq
 8005838:	2301      	moveq	r3, #1
 800583a:	2300      	movne	r3, #0
 800583c:	b2db      	uxtb	r3, r3
 800583e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d057      	beq.n	80058f6 <HAL_ADC_IRQHandler+0x1b8>
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d054      	beq.n	80058f6 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005850:	f003 0310 	and.w	r3, r3, #16
 8005854:	2b00      	cmp	r3, #0
 8005856:	d105      	bne.n	8005864 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d139      	bne.n	80058e6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005878:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800587c:	2b00      	cmp	r3, #0
 800587e:	d006      	beq.n	800588e <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800588a:	2b00      	cmp	r3, #0
 800588c:	d12b      	bne.n	80058e6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8005898:	2b00      	cmp	r3, #0
 800589a:	d124      	bne.n	80058e6 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d11d      	bne.n	80058e6 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d119      	bne.n	80058e6 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685a      	ldr	r2, [r3, #4]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058c0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d105      	bne.n	80058e6 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058de:	f043 0201 	orr.w	r2, r3, #1
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 faaa 	bl	8005e40 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f06f 020c 	mvn.w	r2, #12
 80058f4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0301 	and.w	r3, r3, #1
 8005900:	2b01      	cmp	r3, #1
 8005902:	bf0c      	ite	eq
 8005904:	2301      	moveq	r3, #1
 8005906:	2300      	movne	r3, #0
 8005908:	b2db      	uxtb	r3, r3
 800590a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005916:	2b40      	cmp	r3, #64	; 0x40
 8005918:	bf0c      	ite	eq
 800591a:	2301      	moveq	r3, #1
 800591c:	2300      	movne	r3, #0
 800591e:	b2db      	uxtb	r3, r3
 8005920:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d017      	beq.n	8005958 <HAL_ADC_IRQHandler+0x21a>
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d014      	beq.n	8005958 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b01      	cmp	r3, #1
 800593a:	d10d      	bne.n	8005958 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005940:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 f846 	bl	80059da <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f06f 0201 	mvn.w	r2, #1
 8005956:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0320 	and.w	r3, r3, #32
 8005962:	2b20      	cmp	r3, #32
 8005964:	bf0c      	ite	eq
 8005966:	2301      	moveq	r3, #1
 8005968:	2300      	movne	r3, #0
 800596a:	b2db      	uxtb	r3, r3
 800596c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005978:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800597c:	bf0c      	ite	eq
 800597e:	2301      	moveq	r3, #1
 8005980:	2300      	movne	r3, #0
 8005982:	b2db      	uxtb	r3, r3
 8005984:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d015      	beq.n	80059b8 <HAL_ADC_IRQHandler+0x27a>
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d012      	beq.n	80059b8 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005996:	f043 0202 	orr.w	r2, r3, #2
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f06f 0220 	mvn.w	r2, #32
 80059a6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 f820 	bl	80059ee <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f06f 0220 	mvn.w	r2, #32
 80059b6:	601a      	str	r2, [r3, #0]
  }
}
 80059b8:	bf00      	nop
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr

080059da <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80059da:	b480      	push	{r7}
 80059dc:	b083      	sub	sp, #12
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80059e2:	bf00      	nop
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr

080059ee <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80059ee:	b480      	push	{r7}
 80059f0:	b083      	sub	sp, #12
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
	...

08005a04 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b085      	sub	sp, #20
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d101      	bne.n	8005a20 <HAL_ADC_ConfigChannel+0x1c>
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	e105      	b.n	8005c2c <HAL_ADC_ConfigChannel+0x228>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b09      	cmp	r3, #9
 8005a2e:	d925      	bls.n	8005a7c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68d9      	ldr	r1, [r3, #12]
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	4613      	mov	r3, r2
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	4413      	add	r3, r2
 8005a44:	3b1e      	subs	r3, #30
 8005a46:	2207      	movs	r2, #7
 8005a48:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4c:	43da      	mvns	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	400a      	ands	r2, r1
 8005a54:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68d9      	ldr	r1, [r3, #12]
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	689a      	ldr	r2, [r3, #8]
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	4618      	mov	r0, r3
 8005a68:	4603      	mov	r3, r0
 8005a6a:	005b      	lsls	r3, r3, #1
 8005a6c:	4403      	add	r3, r0
 8005a6e:	3b1e      	subs	r3, #30
 8005a70:	409a      	lsls	r2, r3
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	60da      	str	r2, [r3, #12]
 8005a7a:	e022      	b.n	8005ac2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	6919      	ldr	r1, [r3, #16]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	461a      	mov	r2, r3
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	005b      	lsls	r3, r3, #1
 8005a8e:	4413      	add	r3, r2
 8005a90:	2207      	movs	r2, #7
 8005a92:	fa02 f303 	lsl.w	r3, r2, r3
 8005a96:	43da      	mvns	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	400a      	ands	r2, r1
 8005a9e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	6919      	ldr	r1, [r3, #16]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	689a      	ldr	r2, [r3, #8]
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	005b      	lsls	r3, r3, #1
 8005ab6:	4403      	add	r3, r0
 8005ab8:	409a      	lsls	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	2b06      	cmp	r3, #6
 8005ac8:	d824      	bhi.n	8005b14 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	4413      	add	r3, r2
 8005ada:	3b05      	subs	r3, #5
 8005adc:	221f      	movs	r2, #31
 8005ade:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae2:	43da      	mvns	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	400a      	ands	r2, r1
 8005aea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	4618      	mov	r0, r3
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	685a      	ldr	r2, [r3, #4]
 8005afe:	4613      	mov	r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	4413      	add	r3, r2
 8005b04:	3b05      	subs	r3, #5
 8005b06:	fa00 f203 	lsl.w	r2, r0, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	635a      	str	r2, [r3, #52]	; 0x34
 8005b12:	e04c      	b.n	8005bae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	2b0c      	cmp	r3, #12
 8005b1a:	d824      	bhi.n	8005b66 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	4613      	mov	r3, r2
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	4413      	add	r3, r2
 8005b2c:	3b23      	subs	r3, #35	; 0x23
 8005b2e:	221f      	movs	r2, #31
 8005b30:	fa02 f303 	lsl.w	r3, r2, r3
 8005b34:	43da      	mvns	r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	4613      	mov	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4413      	add	r3, r2
 8005b56:	3b23      	subs	r3, #35	; 0x23
 8005b58:	fa00 f203 	lsl.w	r2, r0, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	631a      	str	r2, [r3, #48]	; 0x30
 8005b64:	e023      	b.n	8005bae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	4613      	mov	r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	3b41      	subs	r3, #65	; 0x41
 8005b78:	221f      	movs	r2, #31
 8005b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7e:	43da      	mvns	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	400a      	ands	r2, r1
 8005b86:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	4618      	mov	r0, r3
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685a      	ldr	r2, [r3, #4]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	4413      	add	r3, r2
 8005ba0:	3b41      	subs	r3, #65	; 0x41
 8005ba2:	fa00 f203 	lsl.w	r2, r0, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bae:	4b22      	ldr	r3, [pc, #136]	; (8005c38 <HAL_ADC_ConfigChannel+0x234>)
 8005bb0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a21      	ldr	r2, [pc, #132]	; (8005c3c <HAL_ADC_ConfigChannel+0x238>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d109      	bne.n	8005bd0 <HAL_ADC_ConfigChannel+0x1cc>
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2b12      	cmp	r3, #18
 8005bc2:	d105      	bne.n	8005bd0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a19      	ldr	r2, [pc, #100]	; (8005c3c <HAL_ADC_ConfigChannel+0x238>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d123      	bne.n	8005c22 <HAL_ADC_ConfigChannel+0x21e>
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2b10      	cmp	r3, #16
 8005be0:	d003      	beq.n	8005bea <HAL_ADC_ConfigChannel+0x1e6>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b11      	cmp	r3, #17
 8005be8:	d11b      	bne.n	8005c22 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2b10      	cmp	r3, #16
 8005bfc:	d111      	bne.n	8005c22 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005bfe:	4b10      	ldr	r3, [pc, #64]	; (8005c40 <HAL_ADC_ConfigChannel+0x23c>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a10      	ldr	r2, [pc, #64]	; (8005c44 <HAL_ADC_ConfigChannel+0x240>)
 8005c04:	fba2 2303 	umull	r2, r3, r2, r3
 8005c08:	0c9a      	lsrs	r2, r3, #18
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4413      	add	r3, r2
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005c14:	e002      	b.n	8005c1c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1f9      	bne.n	8005c16 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr
 8005c38:	40012300 	.word	0x40012300
 8005c3c:	40012000 	.word	0x40012000
 8005c40:	200000d8 	.word	0x200000d8
 8005c44:	431bde83 	.word	0x431bde83

08005c48 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005c50:	4b79      	ldr	r3, [pc, #484]	; (8005e38 <ADC_Init+0x1f0>)
 8005c52:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	685a      	ldr	r2, [r3, #4]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	6859      	ldr	r1, [r3, #4]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	021a      	lsls	r2, r3, #8
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005ca0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	6859      	ldr	r1, [r3, #4]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689a      	ldr	r2, [r3, #8]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	430a      	orrs	r2, r1
 8005cb2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689a      	ldr	r2, [r3, #8]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6899      	ldr	r1, [r3, #8]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68da      	ldr	r2, [r3, #12]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cda:	4a58      	ldr	r2, [pc, #352]	; (8005e3c <ADC_Init+0x1f4>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d022      	beq.n	8005d26 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	689a      	ldr	r2, [r3, #8]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005cee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6899      	ldr	r1, [r3, #8]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005d10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	6899      	ldr	r1, [r3, #8]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	430a      	orrs	r2, r1
 8005d22:	609a      	str	r2, [r3, #8]
 8005d24:	e00f      	b.n	8005d46 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	689a      	ldr	r2, [r3, #8]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005d34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689a      	ldr	r2, [r3, #8]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005d44:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689a      	ldr	r2, [r3, #8]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 0202 	bic.w	r2, r2, #2
 8005d54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6899      	ldr	r1, [r3, #8]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	7e1b      	ldrb	r3, [r3, #24]
 8005d60:	005a      	lsls	r2, r3, #1
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	430a      	orrs	r2, r1
 8005d68:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d01b      	beq.n	8005dac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	685a      	ldr	r2, [r3, #4]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d82:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005d92:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6859      	ldr	r1, [r3, #4]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	035a      	lsls	r2, r3, #13
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	605a      	str	r2, [r3, #4]
 8005daa:	e007      	b.n	8005dbc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005dca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	051a      	lsls	r2, r3, #20
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	430a      	orrs	r2, r1
 8005de0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	689a      	ldr	r2, [r3, #8]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005df0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6899      	ldr	r1, [r3, #8]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005dfe:	025a      	lsls	r2, r3, #9
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689a      	ldr	r2, [r3, #8]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6899      	ldr	r1, [r3, #8]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	029a      	lsls	r2, r3, #10
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	609a      	str	r2, [r3, #8]
}
 8005e2c:	bf00      	nop
 8005e2e:	3714      	adds	r7, #20
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr
 8005e38:	40012300 	.word	0x40012300
 8005e3c:	0f000001 	.word	0x0f000001

08005e40 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b085      	sub	sp, #20
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f003 0307 	and.w	r3, r3, #7
 8005e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e64:	4b0c      	ldr	r3, [pc, #48]	; (8005e98 <__NVIC_SetPriorityGrouping+0x44>)
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e70:	4013      	ands	r3, r2
 8005e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e86:	4a04      	ldr	r2, [pc, #16]	; (8005e98 <__NVIC_SetPriorityGrouping+0x44>)
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	60d3      	str	r3, [r2, #12]
}
 8005e8c:	bf00      	nop
 8005e8e:	3714      	adds	r7, #20
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr
 8005e98:	e000ed00 	.word	0xe000ed00

08005e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ea0:	4b04      	ldr	r3, [pc, #16]	; (8005eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	0a1b      	lsrs	r3, r3, #8
 8005ea6:	f003 0307 	and.w	r3, r3, #7
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr
 8005eb4:	e000ed00 	.word	0xe000ed00

08005eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	db0b      	blt.n	8005ee2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005eca:	79fb      	ldrb	r3, [r7, #7]
 8005ecc:	f003 021f 	and.w	r2, r3, #31
 8005ed0:	4907      	ldr	r1, [pc, #28]	; (8005ef0 <__NVIC_EnableIRQ+0x38>)
 8005ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ed6:	095b      	lsrs	r3, r3, #5
 8005ed8:	2001      	movs	r0, #1
 8005eda:	fa00 f202 	lsl.w	r2, r0, r2
 8005ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005ee2:	bf00      	nop
 8005ee4:	370c      	adds	r7, #12
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	e000e100 	.word	0xe000e100

08005ef4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	4603      	mov	r3, r0
 8005efc:	6039      	str	r1, [r7, #0]
 8005efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	db0a      	blt.n	8005f1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	490c      	ldr	r1, [pc, #48]	; (8005f40 <__NVIC_SetPriority+0x4c>)
 8005f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f12:	0112      	lsls	r2, r2, #4
 8005f14:	b2d2      	uxtb	r2, r2
 8005f16:	440b      	add	r3, r1
 8005f18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f1c:	e00a      	b.n	8005f34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	4908      	ldr	r1, [pc, #32]	; (8005f44 <__NVIC_SetPriority+0x50>)
 8005f24:	79fb      	ldrb	r3, [r7, #7]
 8005f26:	f003 030f 	and.w	r3, r3, #15
 8005f2a:	3b04      	subs	r3, #4
 8005f2c:	0112      	lsls	r2, r2, #4
 8005f2e:	b2d2      	uxtb	r2, r2
 8005f30:	440b      	add	r3, r1
 8005f32:	761a      	strb	r2, [r3, #24]
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr
 8005f40:	e000e100 	.word	0xe000e100
 8005f44:	e000ed00 	.word	0xe000ed00

08005f48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b089      	sub	sp, #36	; 0x24
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	f1c3 0307 	rsb	r3, r3, #7
 8005f62:	2b04      	cmp	r3, #4
 8005f64:	bf28      	it	cs
 8005f66:	2304      	movcs	r3, #4
 8005f68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	3304      	adds	r3, #4
 8005f6e:	2b06      	cmp	r3, #6
 8005f70:	d902      	bls.n	8005f78 <NVIC_EncodePriority+0x30>
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	3b03      	subs	r3, #3
 8005f76:	e000      	b.n	8005f7a <NVIC_EncodePriority+0x32>
 8005f78:	2300      	movs	r3, #0
 8005f7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	fa02 f303 	lsl.w	r3, r2, r3
 8005f86:	43da      	mvns	r2, r3
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	401a      	ands	r2, r3
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f90:	f04f 31ff 	mov.w	r1, #4294967295
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	fa01 f303 	lsl.w	r3, r1, r3
 8005f9a:	43d9      	mvns	r1, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fa0:	4313      	orrs	r3, r2
         );
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3724      	adds	r7, #36	; 0x24
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
	...

08005fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005fc0:	d301      	bcc.n	8005fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e00f      	b.n	8005fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005fc6:	4a0a      	ldr	r2, [pc, #40]	; (8005ff0 <SysTick_Config+0x40>)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005fce:	210f      	movs	r1, #15
 8005fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd4:	f7ff ff8e 	bl	8005ef4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005fd8:	4b05      	ldr	r3, [pc, #20]	; (8005ff0 <SysTick_Config+0x40>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005fde:	4b04      	ldr	r3, [pc, #16]	; (8005ff0 <SysTick_Config+0x40>)
 8005fe0:	2207      	movs	r2, #7
 8005fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3708      	adds	r7, #8
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	e000e010 	.word	0xe000e010

08005ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7ff ff29 	bl	8005e54 <__NVIC_SetPriorityGrouping>
}
 8006002:	bf00      	nop
 8006004:	3708      	adds	r7, #8
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800600a:	b580      	push	{r7, lr}
 800600c:	b086      	sub	sp, #24
 800600e:	af00      	add	r7, sp, #0
 8006010:	4603      	mov	r3, r0
 8006012:	60b9      	str	r1, [r7, #8]
 8006014:	607a      	str	r2, [r7, #4]
 8006016:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006018:	2300      	movs	r3, #0
 800601a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800601c:	f7ff ff3e 	bl	8005e9c <__NVIC_GetPriorityGrouping>
 8006020:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	68b9      	ldr	r1, [r7, #8]
 8006026:	6978      	ldr	r0, [r7, #20]
 8006028:	f7ff ff8e 	bl	8005f48 <NVIC_EncodePriority>
 800602c:	4602      	mov	r2, r0
 800602e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006032:	4611      	mov	r1, r2
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff ff5d 	bl	8005ef4 <__NVIC_SetPriority>
}
 800603a:	bf00      	nop
 800603c:	3718      	adds	r7, #24
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006042:	b580      	push	{r7, lr}
 8006044:	b082      	sub	sp, #8
 8006046:	af00      	add	r7, sp, #0
 8006048:	4603      	mov	r3, r0
 800604a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800604c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006050:	4618      	mov	r0, r3
 8006052:	f7ff ff31 	bl	8005eb8 <__NVIC_EnableIRQ>
}
 8006056:	bf00      	nop
 8006058:	3708      	adds	r7, #8
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}

0800605e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b082      	sub	sp, #8
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f7ff ffa2 	bl	8005fb0 <SysTick_Config>
 800606c:	4603      	mov	r3, r0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3708      	adds	r7, #8
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b082      	sub	sp, #8
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d101      	bne.n	8006088 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e00e      	b.n	80060a6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	795b      	ldrb	r3, [r3, #5]
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d105      	bne.n	800609e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f7fe fc49 	bl	8004930 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2201      	movs	r2, #1
 80060a2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b087      	sub	sp, #28
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80060ba:	2300      	movs	r3, #0
 80060bc:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2202      	movs	r2, #2
 80060c2:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689a      	ldr	r2, [r3, #8]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0201 	orr.w	r2, r2, #1
 80060d2:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80060d4:	2300      	movs	r3, #0
 80060d6:	617b      	str	r3, [r7, #20]
 80060d8:	e00a      	b.n	80060f0 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	441a      	add	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	6812      	ldr	r2, [r2, #0]
 80060e8:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	3301      	adds	r3, #1
 80060ee:	617b      	str	r3, [r7, #20]
 80060f0:	697a      	ldr	r2, [r7, #20]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d3f0      	bcc.n	80060da <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2201      	movs	r2, #1
 8006104:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8006106:	693b      	ldr	r3, [r7, #16]
}
 8006108:	4618      	mov	r0, r3
 800610a:	371c      	adds	r7, #28
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e02a      	b.n	800617c <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d106      	bne.n	8006140 <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7fe fc1a 	bl	8004974 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800614a:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	6851      	ldr	r1, [r2, #4]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	6892      	ldr	r2, [r2, #8]
 8006156:	4311      	orrs	r1, r2
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	6952      	ldr	r2, [r2, #20]
 800615c:	4311      	orrs	r1, r2
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	6812      	ldr	r2, [r2, #0]
 8006162:	430b      	orrs	r3, r1
 8006164:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	603b      	str	r3, [r7, #0]
 8006190:	4613      	mov	r3, r2
 8006192:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	f040 8114 	bne.w	80063ca <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2202      	movs	r2, #2
 80061a6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d101      	bne.n	80061b8 <HAL_CRYP_Encrypt+0x34>
 80061b4:	2302      	movs	r3, #2
 80061b6:	e111      	b.n	80063dc <HAL_CRYP_Encrypt+0x258>
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	683a      	ldr	r2, [r7, #0]
 80061d6:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d105      	bne.n	80061ec <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 80061e0:	88fb      	ldrh	r3, [r7, #6]
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80061ea:	e002      	b.n	80061f2 <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	88fa      	ldrh	r2, [r7, #6]
 80061f0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 0204 	bic.w	r2, r2, #4
 8006200:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	4b76      	ldr	r3, [pc, #472]	; (80063e4 <HAL_CRYP_Encrypt+0x260>)
 800620a:	4013      	ands	r3, r2
 800620c:	613b      	str	r3, [r7, #16]

    switch (algo)
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	2b30      	cmp	r3, #48	; 0x30
 8006212:	f200 80be 	bhi.w	8006392 <HAL_CRYP_Encrypt+0x20e>
 8006216:	a201      	add	r2, pc, #4	; (adr r2, 800621c <HAL_CRYP_Encrypt+0x98>)
 8006218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800621c:	080062e1 	.word	0x080062e1
 8006220:	08006393 	.word	0x08006393
 8006224:	08006393 	.word	0x08006393
 8006228:	08006393 	.word	0x08006393
 800622c:	08006393 	.word	0x08006393
 8006230:	08006393 	.word	0x08006393
 8006234:	08006393 	.word	0x08006393
 8006238:	08006393 	.word	0x08006393
 800623c:	080062e1 	.word	0x080062e1
 8006240:	08006393 	.word	0x08006393
 8006244:	08006393 	.word	0x08006393
 8006248:	08006393 	.word	0x08006393
 800624c:	08006393 	.word	0x08006393
 8006250:	08006393 	.word	0x08006393
 8006254:	08006393 	.word	0x08006393
 8006258:	08006393 	.word	0x08006393
 800625c:	080062e1 	.word	0x080062e1
 8006260:	08006393 	.word	0x08006393
 8006264:	08006393 	.word	0x08006393
 8006268:	08006393 	.word	0x08006393
 800626c:	08006393 	.word	0x08006393
 8006270:	08006393 	.word	0x08006393
 8006274:	08006393 	.word	0x08006393
 8006278:	08006393 	.word	0x08006393
 800627c:	080062e1 	.word	0x080062e1
 8006280:	08006393 	.word	0x08006393
 8006284:	08006393 	.word	0x08006393
 8006288:	08006393 	.word	0x08006393
 800628c:	08006393 	.word	0x08006393
 8006290:	08006393 	.word	0x08006393
 8006294:	08006393 	.word	0x08006393
 8006298:	08006393 	.word	0x08006393
 800629c:	08006385 	.word	0x08006385
 80062a0:	08006393 	.word	0x08006393
 80062a4:	08006393 	.word	0x08006393
 80062a8:	08006393 	.word	0x08006393
 80062ac:	08006393 	.word	0x08006393
 80062b0:	08006393 	.word	0x08006393
 80062b4:	08006393 	.word	0x08006393
 80062b8:	08006393 	.word	0x08006393
 80062bc:	08006385 	.word	0x08006385
 80062c0:	08006393 	.word	0x08006393
 80062c4:	08006393 	.word	0x08006393
 80062c8:	08006393 	.word	0x08006393
 80062cc:	08006393 	.word	0x08006393
 80062d0:	08006393 	.word	0x08006393
 80062d4:	08006393 	.word	0x08006393
 80062d8:	08006393 	.word	0x08006393
 80062dc:	08006385 	.word	0x08006385
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	68da      	ldr	r2, [r3, #12]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6812      	ldr	r2, [r2, #0]
 80062ea:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	68da      	ldr	r2, [r3, #12]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	6852      	ldr	r2, [r2, #4]
 80062f6:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	695b      	ldr	r3, [r3, #20]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d003      	beq.n	8006308 <HAL_CRYP_Encrypt+0x184>
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	2b08      	cmp	r3, #8
 8006306:	d117      	bne.n	8006338 <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	68da      	ldr	r2, [r3, #12]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	6892      	ldr	r2, [r2, #8]
 8006312:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	68da      	ldr	r2, [r3, #12]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68d2      	ldr	r2, [r2, #12]
 800631e:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	68da      	ldr	r2, [r3, #12]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6912      	ldr	r2, [r2, #16]
 800632a:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	68da      	ldr	r2, [r3, #12]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6952      	ldr	r2, [r2, #20]
 8006336:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	695b      	ldr	r3, [r3, #20]
 800633c:	2b18      	cmp	r3, #24
 800633e:	d003      	beq.n	8006348 <HAL_CRYP_Encrypt+0x1c4>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	695b      	ldr	r3, [r3, #20]
 8006344:	2b08      	cmp	r3, #8
 8006346:	d10b      	bne.n	8006360 <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	691a      	ldr	r2, [r3, #16]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6812      	ldr	r2, [r2, #0]
 8006352:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	691a      	ldr	r2, [r3, #16]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	6852      	ldr	r2, [r2, #4]
 800635e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800636e:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2202      	movs	r2, #2
 8006374:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8006376:	6a39      	ldr	r1, [r7, #32]
 8006378:	68f8      	ldr	r0, [r7, #12]
 800637a:	f000 f971 	bl	8006660 <CRYP_TDES_Process>
 800637e:	4603      	mov	r3, r0
 8006380:	75fb      	strb	r3, [r7, #23]
        break;
 8006382:	e016      	b.n	80063b2 <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8006384:	6a39      	ldr	r1, [r7, #32]
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f000 fa41 	bl	800680e <CRYP_AES_Encrypt>
 800638c:	4603      	mov	r3, r0
 800638e:	75fb      	strb	r3, [r7, #23]
        break;
 8006390:	e00f      	b.n	80063b2 <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006396:	f043 0220 	orr.w	r2, r3, #32
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e014      	b.n	80063dc <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 80063b2:	7dfb      	ldrb	r3, [r7, #23]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d110      	bne.n	80063da <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80063c8:	e007      	b.n	80063da <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ce:	f043 0208 	orr.w	r2, r3, #8
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e000      	b.n	80063dc <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	00080038 	.word	0x00080038

080063e8 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b086      	sub	sp, #24
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	603b      	str	r3, [r7, #0]
 80063f4:	4613      	mov	r3, r2
 80063f6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b01      	cmp	r3, #1
 8006402:	f040 8114 	bne.w	800662e <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2202      	movs	r2, #2
 800640a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_CRYP_Decrypt+0x34>
 8006418:	2302      	movs	r3, #2
 800641a:	e111      	b.n	8006640 <HAL_CRYP_Decrypt+0x258>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	683a      	ldr	r2, [r7, #0]
 800643a:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006440:	2b00      	cmp	r3, #0
 8006442:	d105      	bne.n	8006450 <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8006444:	88fb      	ldrh	r3, [r7, #6]
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	b29a      	uxth	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800644e:	e002      	b.n	8006456 <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	88fa      	ldrh	r2, [r7, #6]
 8006454:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0204 	orr.w	r2, r2, #4
 8006464:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	4b76      	ldr	r3, [pc, #472]	; (8006648 <HAL_CRYP_Decrypt+0x260>)
 800646e:	4013      	ands	r3, r2
 8006470:	613b      	str	r3, [r7, #16]

    switch (algo)
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	2b30      	cmp	r3, #48	; 0x30
 8006476:	f200 80be 	bhi.w	80065f6 <HAL_CRYP_Decrypt+0x20e>
 800647a:	a201      	add	r2, pc, #4	; (adr r2, 8006480 <HAL_CRYP_Decrypt+0x98>)
 800647c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006480:	08006545 	.word	0x08006545
 8006484:	080065f7 	.word	0x080065f7
 8006488:	080065f7 	.word	0x080065f7
 800648c:	080065f7 	.word	0x080065f7
 8006490:	080065f7 	.word	0x080065f7
 8006494:	080065f7 	.word	0x080065f7
 8006498:	080065f7 	.word	0x080065f7
 800649c:	080065f7 	.word	0x080065f7
 80064a0:	08006545 	.word	0x08006545
 80064a4:	080065f7 	.word	0x080065f7
 80064a8:	080065f7 	.word	0x080065f7
 80064ac:	080065f7 	.word	0x080065f7
 80064b0:	080065f7 	.word	0x080065f7
 80064b4:	080065f7 	.word	0x080065f7
 80064b8:	080065f7 	.word	0x080065f7
 80064bc:	080065f7 	.word	0x080065f7
 80064c0:	08006545 	.word	0x08006545
 80064c4:	080065f7 	.word	0x080065f7
 80064c8:	080065f7 	.word	0x080065f7
 80064cc:	080065f7 	.word	0x080065f7
 80064d0:	080065f7 	.word	0x080065f7
 80064d4:	080065f7 	.word	0x080065f7
 80064d8:	080065f7 	.word	0x080065f7
 80064dc:	080065f7 	.word	0x080065f7
 80064e0:	08006545 	.word	0x08006545
 80064e4:	080065f7 	.word	0x080065f7
 80064e8:	080065f7 	.word	0x080065f7
 80064ec:	080065f7 	.word	0x080065f7
 80064f0:	080065f7 	.word	0x080065f7
 80064f4:	080065f7 	.word	0x080065f7
 80064f8:	080065f7 	.word	0x080065f7
 80064fc:	080065f7 	.word	0x080065f7
 8006500:	080065e9 	.word	0x080065e9
 8006504:	080065f7 	.word	0x080065f7
 8006508:	080065f7 	.word	0x080065f7
 800650c:	080065f7 	.word	0x080065f7
 8006510:	080065f7 	.word	0x080065f7
 8006514:	080065f7 	.word	0x080065f7
 8006518:	080065f7 	.word	0x080065f7
 800651c:	080065f7 	.word	0x080065f7
 8006520:	080065e9 	.word	0x080065e9
 8006524:	080065f7 	.word	0x080065f7
 8006528:	080065f7 	.word	0x080065f7
 800652c:	080065f7 	.word	0x080065f7
 8006530:	080065f7 	.word	0x080065f7
 8006534:	080065f7 	.word	0x080065f7
 8006538:	080065f7 	.word	0x080065f7
 800653c:	080065f7 	.word	0x080065f7
 8006540:	080065e9 	.word	0x080065e9
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	68da      	ldr	r2, [r3, #12]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	6812      	ldr	r2, [r2, #0]
 800654e:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	68da      	ldr	r2, [r3, #12]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6852      	ldr	r2, [r2, #4]
 800655a:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d003      	beq.n	800656c <HAL_CRYP_Decrypt+0x184>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	695b      	ldr	r3, [r3, #20]
 8006568:	2b08      	cmp	r3, #8
 800656a:	d117      	bne.n	800659c <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	68da      	ldr	r2, [r3, #12]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	6892      	ldr	r2, [r2, #8]
 8006576:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	68da      	ldr	r2, [r3, #12]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68d2      	ldr	r2, [r2, #12]
 8006582:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	68da      	ldr	r2, [r3, #12]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	6912      	ldr	r2, [r2, #16]
 800658e:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	68da      	ldr	r2, [r3, #12]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	6952      	ldr	r2, [r2, #20]
 800659a:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	2b18      	cmp	r3, #24
 80065a2:	d003      	beq.n	80065ac <HAL_CRYP_Decrypt+0x1c4>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	2b08      	cmp	r3, #8
 80065aa:	d10b      	bne.n	80065c4 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	691a      	ldr	r2, [r3, #16]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6812      	ldr	r2, [r2, #0]
 80065b6:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	691a      	ldr	r2, [r3, #16]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6852      	ldr	r2, [r2, #4]
 80065c2:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065d2:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2202      	movs	r2, #2
 80065d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 80065da:	6a39      	ldr	r1, [r7, #32]
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 f83f 	bl	8006660 <CRYP_TDES_Process>
 80065e2:	4603      	mov	r3, r0
 80065e4:	75fb      	strb	r3, [r7, #23]

        break;
 80065e6:	e016      	b.n	8006616 <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 80065e8:	6a39      	ldr	r1, [r7, #32]
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f000 f980 	bl	80068f0 <CRYP_AES_Decrypt>
 80065f0:	4603      	mov	r3, r0
 80065f2:	75fb      	strb	r3, [r7, #23]
        break;
 80065f4:	e00f      	b.n	8006616 <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065fa:	f043 0220 	orr.w	r2, r3, #32
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e014      	b.n	8006640 <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 8006616:	7dfb      	ldrb	r3, [r7, #23]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d110      	bne.n	800663e <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2200      	movs	r2, #0
 8006628:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800662c:	e007      	b.n	800663e <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006632:	f043 0208 	orr.w	r2, r3, #8
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e000      	b.n	8006640 <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	3718      	adds	r7, #24
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}
 8006648:	00080038 	.word	0x00080038

0800664c <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b088      	sub	sp, #32
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006678:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800667e:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8006680:	e0a3      	b.n	80067ca <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006686:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d02a      	beq.n	80066ec <CRYP_TDES_Process+0x8c>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800669a:	089b      	lsrs	r3, r3, #2
 800669c:	b29b      	uxth	r3, r3
 800669e:	8afa      	ldrh	r2, [r7, #22]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d223      	bcs.n	80066ec <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	441a      	add	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	6812      	ldr	r2, [r2, #0]
 80066b8:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80066be:	b29b      	uxth	r3, r3
 80066c0:	3301      	adds	r3, #1
 80066c2:	b29a      	uxth	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	441a      	add	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	6812      	ldr	r2, [r2, #0]
 80066dc:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	3301      	adds	r3, #1
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 80066ec:	6839      	ldr	r1, [r7, #0]
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 fb32 	bl	8006d58 <CRYP_WaitOnOFNEFlag>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d018      	beq.n	800672c <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006708:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800670e:	f043 0210 	orr.w	r2, r3, #16
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2200      	movs	r2, #0
 8006722:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f7ff ff90 	bl	800664c <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006730:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	f003 0304 	and.w	r3, r3, #4
 800673c:	2b00      	cmp	r3, #0
 800673e:	d041      	beq.n	80067c4 <CRYP_TDES_Process+0x164>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006744:	089b      	lsrs	r3, r3, #2
 8006746:	b29b      	uxth	r3, r3
 8006748:	8bfa      	ldrh	r2, [r7, #30]
 800674a:	429a      	cmp	r2, r3
 800674c:	d23a      	bcs.n	80067c4 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 800674e:	2300      	movs	r3, #0
 8006750:	61bb      	str	r3, [r7, #24]
 8006752:	e00c      	b.n	800676e <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	69bb      	ldr	r3, [r7, #24]
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	f107 0120 	add.w	r1, r7, #32
 8006762:	440b      	add	r3, r1
 8006764:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	3301      	adds	r3, #1
 800676c:	61bb      	str	r3, [r7, #24]
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d9ef      	bls.n	8006754 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8006778:	e018      	b.n	80067ac <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006782:	b29b      	uxth	r3, r3
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	441a      	add	r2, r3
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	f107 0120 	add.w	r1, r7, #32
 8006790:	440b      	add	r3, r1
 8006792:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8006796:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800679c:	b29b      	uxth	r3, r3
 800679e:	3301      	adds	r3, #1
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	3301      	adds	r3, #1
 80067aa:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067b6:	089b      	lsrs	r3, r3, #2
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d202      	bcs.n	80067c4 <CRYP_TDES_Process+0x164>
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d9da      	bls.n	800677a <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80067c8:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067d4:	089b      	lsrs	r3, r3, #2
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	429a      	cmp	r2, r3
 80067da:	d207      	bcs.n	80067ec <CRYP_TDES_Process+0x18c>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067e0:	089b      	lsrs	r3, r3, #2
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	8bfa      	ldrh	r2, [r7, #30]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	f4ff af4b 	bcc.w	8006682 <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80067fa:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3720      	adds	r7, #32
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b084      	sub	sp, #16
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
 8006816:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8006818:	2301      	movs	r3, #1
 800681a:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006820:	2b01      	cmp	r3, #1
 8006822:	d109      	bne.n	8006838 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006828:	2b01      	cmp	r3, #1
 800682a:	d102      	bne.n	8006832 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 800682c:	2300      	movs	r3, #0
 800682e:	60bb      	str	r3, [r7, #8]
 8006830:	e002      	b.n	8006838 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2201      	movs	r2, #1
 8006836:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	2b01      	cmp	r3, #1
 800683c:	d121      	bne.n	8006882 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	4619      	mov	r1, r3
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 f9dd 	bl	8006c04 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	695b      	ldr	r3, [r3, #20]
 800684e:	2b20      	cmp	r3, #32
 8006850:	d017      	beq.n	8006882 <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	691a      	ldr	r2, [r3, #16]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	6812      	ldr	r2, [r2, #0]
 800685c:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	691a      	ldr	r2, [r3, #16]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6852      	ldr	r2, [r2, #4]
 8006868:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	691a      	ldr	r2, [r3, #16]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	6892      	ldr	r2, [r2, #8]
 8006874:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	691a      	ldr	r2, [r3, #16]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	68d2      	ldr	r2, [r2, #12]
 8006880:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2202      	movs	r2, #2
 8006886:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006896:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800689c:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800689e:	e006      	b.n	80068ae <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 80068a0:	6839      	ldr	r1, [r7, #0]
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 f8e0 	bl	8006a68 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80068ac:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068b8:	089b      	lsrs	r3, r3, #2
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	429a      	cmp	r2, r3
 80068be:	d206      	bcs.n	80068ce <CRYP_AES_Encrypt+0xc0>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068c4:	089b      	lsrs	r3, r3, #2
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	89fa      	ldrh	r2, [r7, #14]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d3e8      	bcc.n	80068a0 <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80068dc:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 80068fa:	2301      	movs	r3, #1
 80068fc:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006902:	2b01      	cmp	r3, #1
 8006904:	d109      	bne.n	800691a <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800690a:	2b01      	cmp	r3, #1
 800690c:	d102      	bne.n	8006914 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 800690e:	2300      	movs	r3, #0
 8006910:	60bb      	str	r3, [r7, #8]
 8006912:	e002      	b.n	800691a <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	2b01      	cmp	r3, #1
 800691e:	d16c      	bne.n	80069fa <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	2b30      	cmp	r3, #48	; 0x30
 8006926:	d046      	beq.n	80069b6 <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006932:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	6812      	ldr	r2, [r2, #0]
 800693a:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800693e:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	4619      	mov	r1, r3
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f95c 	bl	8006c04 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800695a:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 800695c:	6839      	ldr	r1, [r7, #0]
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 f9d4 	bl	8006d0c <CRYP_WaitOnBUSYFlag>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d017      	beq.n	800699a <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006978:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800697e:	f043 0210 	orr.w	r2, r3, #16
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e062      	b.n	8006a60 <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80069a4:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	6951      	ldr	r1, [r2, #20]
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	6812      	ldr	r2, [r2, #0]
 80069b0:	430b      	orrs	r3, r1
 80069b2:	6013      	str	r3, [r2, #0]
 80069b4:	e005      	b.n	80069c2 <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	4619      	mov	r1, r3
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f921 	bl	8006c04 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	695b      	ldr	r3, [r3, #20]
 80069c6:	2b20      	cmp	r3, #32
 80069c8:	d017      	beq.n	80069fa <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691a      	ldr	r2, [r3, #16]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	6812      	ldr	r2, [r2, #0]
 80069d4:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	691a      	ldr	r2, [r3, #16]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6852      	ldr	r2, [r2, #4]
 80069e0:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	691a      	ldr	r2, [r3, #16]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	6892      	ldr	r2, [r2, #8]
 80069ec:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	691a      	ldr	r2, [r3, #16]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	68d2      	ldr	r2, [r2, #12]
 80069f8:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2202      	movs	r2, #2
 80069fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a0e:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a14:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8006a16:	e006      	b.n	8006a26 <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8006a18:	6839      	ldr	r1, [r7, #0]
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f000 f824 	bl	8006a68 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a24:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006a2a:	b29a      	uxth	r2, r3
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a30:	089b      	lsrs	r3, r3, #2
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d206      	bcs.n	8006a46 <CRYP_AES_Decrypt+0x156>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a3c:	089b      	lsrs	r3, r3, #2
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	89fa      	ldrh	r2, [r7, #14]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d3e8      	bcc.n	8006a18 <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a54:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3710      	adds	r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b088      	sub	sp, #32
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006a76:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f003 0302 	and.w	r3, r3, #2
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d04e      	beq.n	8006b24 <CRYP_AES_ProcessData+0xbc>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a8a:	089b      	lsrs	r3, r3, #2
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	8b7a      	ldrh	r2, [r7, #26]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d247      	bcs.n	8006b24 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	441a      	add	r2, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6812      	ldr	r2, [r2, #0]
 8006aa8:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	b29a      	uxth	r2, r3
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	441a      	add	r2, r3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6812      	ldr	r2, [r2, #0]
 8006acc:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	441a      	add	r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	6812      	ldr	r2, [r2, #0]
 8006af0:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	3301      	adds	r3, #1
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	441a      	add	r2, r3
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	b29a      	uxth	r2, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8006b24:	6839      	ldr	r1, [r7, #0]
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f916 	bl	8006d58 <CRYP_WaitOnOFNEFlag>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d018      	beq.n	8006b64 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b40:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b46:	f043 0210 	orr.w	r2, r3, #16
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7ff fd74 	bl	800664c <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006b68:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f003 0304 	and.w	r3, r3, #4
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d041      	beq.n	8006bfc <CRYP_AES_ProcessData+0x194>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b7c:	089b      	lsrs	r3, r3, #2
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	8b3a      	ldrh	r2, [r7, #24]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d23a      	bcs.n	8006bfc <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 8006b86:	2300      	movs	r3, #0
 8006b88:	61fb      	str	r3, [r7, #28]
 8006b8a:	e00c      	b.n	8006ba6 <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68da      	ldr	r2, [r3, #12]
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	f107 0120 	add.w	r1, r7, #32
 8006b9a:	440b      	add	r3, r1
 8006b9c:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	61fb      	str	r3, [r7, #28]
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	2b03      	cmp	r3, #3
 8006baa:	d9ef      	bls.n	8006b8c <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006bb0:	e018      	b.n	8006be4 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	441a      	add	r2, r3
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	f107 0120 	add.w	r1, r7, #32
 8006bc8:	440b      	add	r3, r1
 8006bca:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8006bce:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	3301      	adds	r3, #1
 8006be2:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bee:	089b      	lsrs	r3, r3, #2
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d202      	bcs.n	8006bfc <CRYP_AES_ProcessData+0x194>
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	2b03      	cmp	r3, #3
 8006bfa:	d9da      	bls.n	8006bb2 <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 8006bfc:	bf00      	nop
 8006bfe:	3720      	adds	r7, #32
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c14:	d036      	beq.n	8006c84 <CRYP_SetKey+0x80>
 8006c16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c1a:	d002      	beq.n	8006c22 <CRYP_SetKey+0x1e>
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d056      	beq.n	8006cce <CRYP_SetKey+0xca>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 8006c20:	e06e      	b.n	8006d00 <CRYP_SetKey+0xfc>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68da      	ldr	r2, [r3, #12]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	6812      	ldr	r2, [r2, #0]
 8006c2c:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	68da      	ldr	r2, [r3, #12]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6852      	ldr	r2, [r2, #4]
 8006c38:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68da      	ldr	r2, [r3, #12]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	6892      	ldr	r2, [r2, #8]
 8006c44:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	68da      	ldr	r2, [r3, #12]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68d2      	ldr	r2, [r2, #12]
 8006c50:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	6912      	ldr	r2, [r2, #16]
 8006c5c:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68da      	ldr	r2, [r3, #12]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	6952      	ldr	r2, [r2, #20]
 8006c68:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	68da      	ldr	r2, [r3, #12]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6992      	ldr	r2, [r2, #24]
 8006c74:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	68da      	ldr	r2, [r3, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	69d2      	ldr	r2, [r2, #28]
 8006c80:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006c82:	e03d      	b.n	8006d00 <CRYP_SetKey+0xfc>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68da      	ldr	r2, [r3, #12]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6812      	ldr	r2, [r2, #0]
 8006c8e:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	68da      	ldr	r2, [r3, #12]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	6852      	ldr	r2, [r2, #4]
 8006c9a:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	68da      	ldr	r2, [r3, #12]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	6892      	ldr	r2, [r2, #8]
 8006ca6:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	68da      	ldr	r2, [r3, #12]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68d2      	ldr	r2, [r2, #12]
 8006cb2:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	68da      	ldr	r2, [r3, #12]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	6912      	ldr	r2, [r2, #16]
 8006cbe:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68da      	ldr	r2, [r3, #12]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	6952      	ldr	r2, [r2, #20]
 8006cca:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006ccc:	e018      	b.n	8006d00 <CRYP_SetKey+0xfc>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	6812      	ldr	r2, [r2, #0]
 8006cd8:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68da      	ldr	r2, [r3, #12]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	6852      	ldr	r2, [r2, #4]
 8006ce4:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	68da      	ldr	r2, [r3, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	6892      	ldr	r2, [r2, #8]
 8006cf0:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68da      	ldr	r2, [r3, #12]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68d2      	ldr	r2, [r2, #12]
 8006cfc:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006cfe:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006d16:	f7fe fb93 	bl	8005440 <HAL_GetTick>
 8006d1a:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8006d1c:	e010      	b.n	8006d40 <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d24:	d00c      	beq.n	8006d40 <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006d26:	f7fe fb8b 	bl	8005440 <HAL_GetTick>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	1ad3      	subs	r3, r2, r3
 8006d30:	683a      	ldr	r2, [r7, #0]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d302      	bcc.n	8006d3c <CRYP_WaitOnBUSYFlag+0x30>
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d101      	bne.n	8006d40 <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e007      	b.n	8006d50 <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	f003 0310 	and.w	r3, r3, #16
 8006d4a:	2b10      	cmp	r3, #16
 8006d4c:	d0e7      	beq.n	8006d1e <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3710      	adds	r7, #16
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006d62:	f7fe fb6d 	bl	8005440 <HAL_GetTick>
 8006d66:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8006d68:	e010      	b.n	8006d8c <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d70:	d00c      	beq.n	8006d8c <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006d72:	f7fe fb65 	bl	8005440 <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d302      	bcc.n	8006d88 <CRYP_WaitOnOFNEFlag+0x30>
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e007      	b.n	8006d9c <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	f003 0304 	and.w	r3, r3, #4
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d0e7      	beq.n	8006d6a <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8006d9a:	2300      	movs	r3, #0
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d101      	bne.n	8006db6 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e014      	b.n	8006de0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	791b      	ldrb	r3, [r3, #4]
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d105      	bne.n	8006dcc <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7fd fdf6 	bl	80049b8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2202      	movs	r2, #2
 8006dd0:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006dde:	2300      	movs	r3, #0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3708      	adds	r7, #8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b085      	sub	sp, #20
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8006df2:	2300      	movs	r3, #0
 8006df4:	60fb      	str	r3, [r7, #12]
 8006df6:	2300      	movs	r3, #0
 8006df8:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	795b      	ldrb	r3, [r3, #5]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d101      	bne.n	8006e06 <HAL_DAC_Start+0x1e>
 8006e02:	2302      	movs	r3, #2
 8006e04:	e050      	b.n	8006ea8 <HAL_DAC_Start+0xc0>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2202      	movs	r2, #2
 8006e10:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	6819      	ldr	r1, [r3, #0]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	409a      	lsls	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d11a      	bne.n	8006e62 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0304 	and.w	r3, r3, #4
 8006e36:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e42:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2b04      	cmp	r3, #4
 8006e48:	d127      	bne.n	8006e9a <HAL_DAC_Start+0xb2>
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	2b38      	cmp	r3, #56	; 0x38
 8006e4e:	d124      	bne.n	8006e9a <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f042 0201 	orr.w	r2, r2, #1
 8006e5e:	605a      	str	r2, [r3, #4]
 8006e60:	e01b      	b.n	8006e9a <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e6c:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8006e78:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006e80:	d10b      	bne.n	8006e9a <HAL_DAC_Start+0xb2>
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8006e88:	d107      	bne.n	8006e9a <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f042 0202 	orr.w	r2, r2, #2
 8006e98:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3714      	adds	r7, #20
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	6819      	ldr	r1, [r3, #0]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ecc:	43da      	mvns	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	400a      	ands	r2, r1
 8006ed4:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	370c      	adds	r7, #12
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8006eea:	b580      	push	{r7, lr}
 8006eec:	b082      	sub	sp, #8
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ef8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006efc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f00:	d118      	bne.n	8006f34 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2204      	movs	r2, #4
 8006f06:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	f043 0201 	orr.w	r2, r3, #1
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006f1c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006f2c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f825 	bl	8006f7e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f42:	d118      	bne.n	8006f76 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2204      	movs	r2, #4
 8006f48:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	f043 0202 	orr.w	r2, r3, #2
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006f5e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006f6e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 f880 	bl	8007076 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8006f76:	bf00      	nop
 8006f78:	3708      	adds	r7, #8
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}

08006f7e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006f7e:	b480      	push	{r7}
 8006f80:	b083      	sub	sp, #12
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006f86:	bf00      	nop
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006f92:	b480      	push	{r7}
 8006f94:	b087      	sub	sp, #28
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	617b      	str	r3, [r7, #20]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	795b      	ldrb	r3, [r3, #5]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d101      	bne.n	8006fb2 <HAL_DAC_ConfigChannel+0x20>
 8006fae:	2302      	movs	r3, #2
 8006fb0:	e036      	b.n	8007020 <HAL_DAC_ConfigChannel+0x8e>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2202      	movs	r2, #2
 8006fbc:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006fc6:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd0:	43db      	mvns	r3, r3
 8006fd2:	697a      	ldr	r2, [r7, #20]
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8006fe4:	693a      	ldr	r2, [r7, #16]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	697a      	ldr	r2, [r7, #20]
 8006ff8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	6819      	ldr	r1, [r3, #0]
 8007000:	22c0      	movs	r2, #192	; 0xc0
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	fa02 f303 	lsl.w	r3, r2, r3
 8007008:	43da      	mvns	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	400a      	ands	r2, r1
 8007010:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2201      	movs	r2, #1
 8007016:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2200      	movs	r2, #0
 800701c:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	371c      	adds	r7, #28
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr

0800702c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 800702c:	b480      	push	{r7}
 800702e:	b087      	sub	sp, #28
 8007030:	af00      	add	r7, sp, #0
 8007032:	60f8      	str	r0, [r7, #12]
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	607a      	str	r2, [r7, #4]
 8007038:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 800703a:	2300      	movs	r3, #0
 800703c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d105      	bne.n	8007056 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4413      	add	r3, r2
 8007050:	3308      	adds	r3, #8
 8007052:	617b      	str	r3, [r7, #20]
 8007054:	e004      	b.n	8007060 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4413      	add	r3, r2
 800705c:	3314      	adds	r3, #20
 800705e:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	461a      	mov	r2, r3
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	371c      	adds	r7, #28
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr

08007076 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007076:	b480      	push	{r7}
 8007078:	b083      	sub	sp, #12
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800707e:	bf00      	nop
 8007080:	370c      	adds	r7, #12
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr

0800708a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800708a:	b480      	push	{r7}
 800708c:	b083      	sub	sp, #12
 800708e:	af00      	add	r7, sp, #0
 8007090:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007098:	b2db      	uxtb	r3, r3
 800709a:	2b02      	cmp	r3, #2
 800709c:	d004      	beq.n	80070a8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2280      	movs	r2, #128	; 0x80
 80070a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e00c      	b.n	80070c2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2205      	movs	r2, #5
 80070ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 0201 	bic.w	r2, r2, #1
 80070be:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	370c      	adds	r7, #12
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr

080070ce <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80070ce:	b480      	push	{r7}
 80070d0:	b083      	sub	sp, #12
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80070dc:	b2db      	uxtb	r3, r3
}
 80070de:	4618      	mov	r0, r3
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
	...

080070ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b089      	sub	sp, #36	; 0x24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80070f6:	2300      	movs	r3, #0
 80070f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80070fa:	2300      	movs	r3, #0
 80070fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80070fe:	2300      	movs	r3, #0
 8007100:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007102:	2300      	movs	r3, #0
 8007104:	61fb      	str	r3, [r7, #28]
 8007106:	e16b      	b.n	80073e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007108:	2201      	movs	r2, #1
 800710a:	69fb      	ldr	r3, [r7, #28]
 800710c:	fa02 f303 	lsl.w	r3, r2, r3
 8007110:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	697a      	ldr	r2, [r7, #20]
 8007118:	4013      	ands	r3, r2
 800711a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800711c:	693a      	ldr	r2, [r7, #16]
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	429a      	cmp	r2, r3
 8007122:	f040 815a 	bne.w	80073da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d00b      	beq.n	8007146 <HAL_GPIO_Init+0x5a>
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	2b02      	cmp	r3, #2
 8007134:	d007      	beq.n	8007146 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800713a:	2b11      	cmp	r3, #17
 800713c:	d003      	beq.n	8007146 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	2b12      	cmp	r3, #18
 8007144:	d130      	bne.n	80071a8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800714c:	69fb      	ldr	r3, [r7, #28]
 800714e:	005b      	lsls	r3, r3, #1
 8007150:	2203      	movs	r2, #3
 8007152:	fa02 f303 	lsl.w	r3, r2, r3
 8007156:	43db      	mvns	r3, r3
 8007158:	69ba      	ldr	r2, [r7, #24]
 800715a:	4013      	ands	r3, r2
 800715c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	68da      	ldr	r2, [r3, #12]
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	005b      	lsls	r3, r3, #1
 8007166:	fa02 f303 	lsl.w	r3, r2, r3
 800716a:	69ba      	ldr	r2, [r7, #24]
 800716c:	4313      	orrs	r3, r2
 800716e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	69ba      	ldr	r2, [r7, #24]
 8007174:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800717c:	2201      	movs	r2, #1
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	fa02 f303 	lsl.w	r3, r2, r3
 8007184:	43db      	mvns	r3, r3
 8007186:	69ba      	ldr	r2, [r7, #24]
 8007188:	4013      	ands	r3, r2
 800718a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	091b      	lsrs	r3, r3, #4
 8007192:	f003 0201 	and.w	r2, r3, #1
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	fa02 f303 	lsl.w	r3, r2, r3
 800719c:	69ba      	ldr	r2, [r7, #24]
 800719e:	4313      	orrs	r3, r2
 80071a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	69ba      	ldr	r2, [r7, #24]
 80071a6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	005b      	lsls	r3, r3, #1
 80071b2:	2203      	movs	r2, #3
 80071b4:	fa02 f303 	lsl.w	r3, r2, r3
 80071b8:	43db      	mvns	r3, r3
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	4013      	ands	r3, r2
 80071be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	005b      	lsls	r3, r3, #1
 80071c8:	fa02 f303 	lsl.w	r3, r2, r3
 80071cc:	69ba      	ldr	r2, [r7, #24]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	69ba      	ldr	r2, [r7, #24]
 80071d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d003      	beq.n	80071e8 <HAL_GPIO_Init+0xfc>
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	2b12      	cmp	r3, #18
 80071e6:	d123      	bne.n	8007230 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	08da      	lsrs	r2, r3, #3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3208      	adds	r2, #8
 80071f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	f003 0307 	and.w	r3, r3, #7
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	220f      	movs	r2, #15
 8007200:	fa02 f303 	lsl.w	r3, r2, r3
 8007204:	43db      	mvns	r3, r3
 8007206:	69ba      	ldr	r2, [r7, #24]
 8007208:	4013      	ands	r3, r2
 800720a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	691a      	ldr	r2, [r3, #16]
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	f003 0307 	and.w	r3, r3, #7
 8007216:	009b      	lsls	r3, r3, #2
 8007218:	fa02 f303 	lsl.w	r3, r2, r3
 800721c:	69ba      	ldr	r2, [r7, #24]
 800721e:	4313      	orrs	r3, r2
 8007220:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	08da      	lsrs	r2, r3, #3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	3208      	adds	r2, #8
 800722a:	69b9      	ldr	r1, [r7, #24]
 800722c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	005b      	lsls	r3, r3, #1
 800723a:	2203      	movs	r2, #3
 800723c:	fa02 f303 	lsl.w	r3, r2, r3
 8007240:	43db      	mvns	r3, r3
 8007242:	69ba      	ldr	r2, [r7, #24]
 8007244:	4013      	ands	r3, r2
 8007246:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	f003 0203 	and.w	r2, r3, #3
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	005b      	lsls	r3, r3, #1
 8007254:	fa02 f303 	lsl.w	r3, r2, r3
 8007258:	69ba      	ldr	r2, [r7, #24]
 800725a:	4313      	orrs	r3, r2
 800725c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	69ba      	ldr	r2, [r7, #24]
 8007262:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 80b4 	beq.w	80073da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007272:	2300      	movs	r3, #0
 8007274:	60fb      	str	r3, [r7, #12]
 8007276:	4b5f      	ldr	r3, [pc, #380]	; (80073f4 <HAL_GPIO_Init+0x308>)
 8007278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800727a:	4a5e      	ldr	r2, [pc, #376]	; (80073f4 <HAL_GPIO_Init+0x308>)
 800727c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007280:	6453      	str	r3, [r2, #68]	; 0x44
 8007282:	4b5c      	ldr	r3, [pc, #368]	; (80073f4 <HAL_GPIO_Init+0x308>)
 8007284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800728a:	60fb      	str	r3, [r7, #12]
 800728c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800728e:	4a5a      	ldr	r2, [pc, #360]	; (80073f8 <HAL_GPIO_Init+0x30c>)
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	089b      	lsrs	r3, r3, #2
 8007294:	3302      	adds	r3, #2
 8007296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800729a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800729c:	69fb      	ldr	r3, [r7, #28]
 800729e:	f003 0303 	and.w	r3, r3, #3
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	220f      	movs	r2, #15
 80072a6:	fa02 f303 	lsl.w	r3, r2, r3
 80072aa:	43db      	mvns	r3, r3
 80072ac:	69ba      	ldr	r2, [r7, #24]
 80072ae:	4013      	ands	r3, r2
 80072b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a51      	ldr	r2, [pc, #324]	; (80073fc <HAL_GPIO_Init+0x310>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d02b      	beq.n	8007312 <HAL_GPIO_Init+0x226>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4a50      	ldr	r2, [pc, #320]	; (8007400 <HAL_GPIO_Init+0x314>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d025      	beq.n	800730e <HAL_GPIO_Init+0x222>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	4a4f      	ldr	r2, [pc, #316]	; (8007404 <HAL_GPIO_Init+0x318>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d01f      	beq.n	800730a <HAL_GPIO_Init+0x21e>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	4a4e      	ldr	r2, [pc, #312]	; (8007408 <HAL_GPIO_Init+0x31c>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d019      	beq.n	8007306 <HAL_GPIO_Init+0x21a>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	4a4d      	ldr	r2, [pc, #308]	; (800740c <HAL_GPIO_Init+0x320>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d013      	beq.n	8007302 <HAL_GPIO_Init+0x216>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4a4c      	ldr	r2, [pc, #304]	; (8007410 <HAL_GPIO_Init+0x324>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d00d      	beq.n	80072fe <HAL_GPIO_Init+0x212>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	4a4b      	ldr	r2, [pc, #300]	; (8007414 <HAL_GPIO_Init+0x328>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d007      	beq.n	80072fa <HAL_GPIO_Init+0x20e>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4a4a      	ldr	r2, [pc, #296]	; (8007418 <HAL_GPIO_Init+0x32c>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d101      	bne.n	80072f6 <HAL_GPIO_Init+0x20a>
 80072f2:	2307      	movs	r3, #7
 80072f4:	e00e      	b.n	8007314 <HAL_GPIO_Init+0x228>
 80072f6:	2308      	movs	r3, #8
 80072f8:	e00c      	b.n	8007314 <HAL_GPIO_Init+0x228>
 80072fa:	2306      	movs	r3, #6
 80072fc:	e00a      	b.n	8007314 <HAL_GPIO_Init+0x228>
 80072fe:	2305      	movs	r3, #5
 8007300:	e008      	b.n	8007314 <HAL_GPIO_Init+0x228>
 8007302:	2304      	movs	r3, #4
 8007304:	e006      	b.n	8007314 <HAL_GPIO_Init+0x228>
 8007306:	2303      	movs	r3, #3
 8007308:	e004      	b.n	8007314 <HAL_GPIO_Init+0x228>
 800730a:	2302      	movs	r3, #2
 800730c:	e002      	b.n	8007314 <HAL_GPIO_Init+0x228>
 800730e:	2301      	movs	r3, #1
 8007310:	e000      	b.n	8007314 <HAL_GPIO_Init+0x228>
 8007312:	2300      	movs	r3, #0
 8007314:	69fa      	ldr	r2, [r7, #28]
 8007316:	f002 0203 	and.w	r2, r2, #3
 800731a:	0092      	lsls	r2, r2, #2
 800731c:	4093      	lsls	r3, r2
 800731e:	69ba      	ldr	r2, [r7, #24]
 8007320:	4313      	orrs	r3, r2
 8007322:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007324:	4934      	ldr	r1, [pc, #208]	; (80073f8 <HAL_GPIO_Init+0x30c>)
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	089b      	lsrs	r3, r3, #2
 800732a:	3302      	adds	r3, #2
 800732c:	69ba      	ldr	r2, [r7, #24]
 800732e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007332:	4b3a      	ldr	r3, [pc, #232]	; (800741c <HAL_GPIO_Init+0x330>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	43db      	mvns	r3, r3
 800733c:	69ba      	ldr	r2, [r7, #24]
 800733e:	4013      	ands	r3, r2
 8007340:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d003      	beq.n	8007356 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800734e:	69ba      	ldr	r2, [r7, #24]
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	4313      	orrs	r3, r2
 8007354:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007356:	4a31      	ldr	r2, [pc, #196]	; (800741c <HAL_GPIO_Init+0x330>)
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800735c:	4b2f      	ldr	r3, [pc, #188]	; (800741c <HAL_GPIO_Init+0x330>)
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	43db      	mvns	r3, r3
 8007366:	69ba      	ldr	r2, [r7, #24]
 8007368:	4013      	ands	r3, r2
 800736a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007374:	2b00      	cmp	r3, #0
 8007376:	d003      	beq.n	8007380 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007378:	69ba      	ldr	r2, [r7, #24]
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	4313      	orrs	r3, r2
 800737e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007380:	4a26      	ldr	r2, [pc, #152]	; (800741c <HAL_GPIO_Init+0x330>)
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007386:	4b25      	ldr	r3, [pc, #148]	; (800741c <HAL_GPIO_Init+0x330>)
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	43db      	mvns	r3, r3
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	4013      	ands	r3, r2
 8007394:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d003      	beq.n	80073aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80073a2:	69ba      	ldr	r2, [r7, #24]
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80073aa:	4a1c      	ldr	r2, [pc, #112]	; (800741c <HAL_GPIO_Init+0x330>)
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80073b0:	4b1a      	ldr	r3, [pc, #104]	; (800741c <HAL_GPIO_Init+0x330>)
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	43db      	mvns	r3, r3
 80073ba:	69ba      	ldr	r2, [r7, #24]
 80073bc:	4013      	ands	r3, r2
 80073be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d003      	beq.n	80073d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80073d4:	4a11      	ldr	r2, [pc, #68]	; (800741c <HAL_GPIO_Init+0x330>)
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	3301      	adds	r3, #1
 80073de:	61fb      	str	r3, [r7, #28]
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	2b0f      	cmp	r3, #15
 80073e4:	f67f ae90 	bls.w	8007108 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80073e8:	bf00      	nop
 80073ea:	3724      	adds	r7, #36	; 0x24
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr
 80073f4:	40023800 	.word	0x40023800
 80073f8:	40013800 	.word	0x40013800
 80073fc:	40020000 	.word	0x40020000
 8007400:	40020400 	.word	0x40020400
 8007404:	40020800 	.word	0x40020800
 8007408:	40020c00 	.word	0x40020c00
 800740c:	40021000 	.word	0x40021000
 8007410:	40021400 	.word	0x40021400
 8007414:	40021800 	.word	0x40021800
 8007418:	40021c00 	.word	0x40021c00
 800741c:	40013c00 	.word	0x40013c00

08007420 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007420:	b480      	push	{r7}
 8007422:	b085      	sub	sp, #20
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	460b      	mov	r3, r1
 800742a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	691a      	ldr	r2, [r3, #16]
 8007430:	887b      	ldrh	r3, [r7, #2]
 8007432:	4013      	ands	r3, r2
 8007434:	2b00      	cmp	r3, #0
 8007436:	d002      	beq.n	800743e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007438:	2301      	movs	r3, #1
 800743a:	73fb      	strb	r3, [r7, #15]
 800743c:	e001      	b.n	8007442 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800743e:	2300      	movs	r3, #0
 8007440:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007442:	7bfb      	ldrb	r3, [r7, #15]
}
 8007444:	4618      	mov	r0, r3
 8007446:	3714      	adds	r7, #20
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	460b      	mov	r3, r1
 800745a:	807b      	strh	r3, [r7, #2]
 800745c:	4613      	mov	r3, r2
 800745e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007460:	787b      	ldrb	r3, [r7, #1]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d003      	beq.n	800746e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007466:	887a      	ldrh	r2, [r7, #2]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800746c:	e003      	b.n	8007476 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800746e:	887b      	ldrh	r3, [r7, #2]
 8007470:	041a      	lsls	r2, r3, #16
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	619a      	str	r2, [r3, #24]
}
 8007476:	bf00      	nop
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
	...

08007484 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	4603      	mov	r3, r0
 800748c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800748e:	4b08      	ldr	r3, [pc, #32]	; (80074b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007490:	695a      	ldr	r2, [r3, #20]
 8007492:	88fb      	ldrh	r3, [r7, #6]
 8007494:	4013      	ands	r3, r2
 8007496:	2b00      	cmp	r3, #0
 8007498:	d006      	beq.n	80074a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800749a:	4a05      	ldr	r2, [pc, #20]	; (80074b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800749c:	88fb      	ldrh	r3, [r7, #6]
 800749e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80074a0:	88fb      	ldrh	r3, [r7, #6]
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7fb fddc 	bl	8003060 <HAL_GPIO_EXTI_Callback>
  }
}
 80074a8:	bf00      	nop
 80074aa:	3708      	adds	r7, #8
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	40013c00 	.word	0x40013c00

080074b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e11f      	b.n	8007706 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d106      	bne.n	80074e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7fd fab8 	bl	8004a50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2224      	movs	r2, #36	; 0x24
 80074e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f022 0201 	bic.w	r2, r2, #1
 80074f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007506:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007516:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007518:	f003 feb2 	bl	800b280 <HAL_RCC_GetPCLK1Freq>
 800751c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	4a7b      	ldr	r2, [pc, #492]	; (8007710 <HAL_I2C_Init+0x25c>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d807      	bhi.n	8007538 <HAL_I2C_Init+0x84>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	4a7a      	ldr	r2, [pc, #488]	; (8007714 <HAL_I2C_Init+0x260>)
 800752c:	4293      	cmp	r3, r2
 800752e:	bf94      	ite	ls
 8007530:	2301      	movls	r3, #1
 8007532:	2300      	movhi	r3, #0
 8007534:	b2db      	uxtb	r3, r3
 8007536:	e006      	b.n	8007546 <HAL_I2C_Init+0x92>
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	4a77      	ldr	r2, [pc, #476]	; (8007718 <HAL_I2C_Init+0x264>)
 800753c:	4293      	cmp	r3, r2
 800753e:	bf94      	ite	ls
 8007540:	2301      	movls	r3, #1
 8007542:	2300      	movhi	r3, #0
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b00      	cmp	r3, #0
 8007548:	d001      	beq.n	800754e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800754a:	2301      	movs	r3, #1
 800754c:	e0db      	b.n	8007706 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	4a72      	ldr	r2, [pc, #456]	; (800771c <HAL_I2C_Init+0x268>)
 8007552:	fba2 2303 	umull	r2, r3, r2, r3
 8007556:	0c9b      	lsrs	r3, r3, #18
 8007558:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	430a      	orrs	r2, r1
 800756c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	6a1b      	ldr	r3, [r3, #32]
 8007574:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	4a64      	ldr	r2, [pc, #400]	; (8007710 <HAL_I2C_Init+0x25c>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d802      	bhi.n	8007588 <HAL_I2C_Init+0xd4>
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	3301      	adds	r3, #1
 8007586:	e009      	b.n	800759c <HAL_I2C_Init+0xe8>
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800758e:	fb02 f303 	mul.w	r3, r2, r3
 8007592:	4a63      	ldr	r2, [pc, #396]	; (8007720 <HAL_I2C_Init+0x26c>)
 8007594:	fba2 2303 	umull	r2, r3, r2, r3
 8007598:	099b      	lsrs	r3, r3, #6
 800759a:	3301      	adds	r3, #1
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	6812      	ldr	r2, [r2, #0]
 80075a0:	430b      	orrs	r3, r1
 80075a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80075ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	4956      	ldr	r1, [pc, #344]	; (8007710 <HAL_I2C_Init+0x25c>)
 80075b8:	428b      	cmp	r3, r1
 80075ba:	d80d      	bhi.n	80075d8 <HAL_I2C_Init+0x124>
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	1e59      	subs	r1, r3, #1
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	005b      	lsls	r3, r3, #1
 80075c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80075ca:	3301      	adds	r3, #1
 80075cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075d0:	2b04      	cmp	r3, #4
 80075d2:	bf38      	it	cc
 80075d4:	2304      	movcc	r3, #4
 80075d6:	e04f      	b.n	8007678 <HAL_I2C_Init+0x1c4>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d111      	bne.n	8007604 <HAL_I2C_Init+0x150>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	1e58      	subs	r0, r3, #1
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6859      	ldr	r1, [r3, #4]
 80075e8:	460b      	mov	r3, r1
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	440b      	add	r3, r1
 80075ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80075f2:	3301      	adds	r3, #1
 80075f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	bf0c      	ite	eq
 80075fc:	2301      	moveq	r3, #1
 80075fe:	2300      	movne	r3, #0
 8007600:	b2db      	uxtb	r3, r3
 8007602:	e012      	b.n	800762a <HAL_I2C_Init+0x176>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	1e58      	subs	r0, r3, #1
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6859      	ldr	r1, [r3, #4]
 800760c:	460b      	mov	r3, r1
 800760e:	009b      	lsls	r3, r3, #2
 8007610:	440b      	add	r3, r1
 8007612:	0099      	lsls	r1, r3, #2
 8007614:	440b      	add	r3, r1
 8007616:	fbb0 f3f3 	udiv	r3, r0, r3
 800761a:	3301      	adds	r3, #1
 800761c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007620:	2b00      	cmp	r3, #0
 8007622:	bf0c      	ite	eq
 8007624:	2301      	moveq	r3, #1
 8007626:	2300      	movne	r3, #0
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2b00      	cmp	r3, #0
 800762c:	d001      	beq.n	8007632 <HAL_I2C_Init+0x17e>
 800762e:	2301      	movs	r3, #1
 8007630:	e022      	b.n	8007678 <HAL_I2C_Init+0x1c4>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10e      	bne.n	8007658 <HAL_I2C_Init+0x1a4>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	1e58      	subs	r0, r3, #1
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6859      	ldr	r1, [r3, #4]
 8007642:	460b      	mov	r3, r1
 8007644:	005b      	lsls	r3, r3, #1
 8007646:	440b      	add	r3, r1
 8007648:	fbb0 f3f3 	udiv	r3, r0, r3
 800764c:	3301      	adds	r3, #1
 800764e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007652:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007656:	e00f      	b.n	8007678 <HAL_I2C_Init+0x1c4>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	1e58      	subs	r0, r3, #1
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6859      	ldr	r1, [r3, #4]
 8007660:	460b      	mov	r3, r1
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	440b      	add	r3, r1
 8007666:	0099      	lsls	r1, r3, #2
 8007668:	440b      	add	r3, r1
 800766a:	fbb0 f3f3 	udiv	r3, r0, r3
 800766e:	3301      	adds	r3, #1
 8007670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007674:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007678:	6879      	ldr	r1, [r7, #4]
 800767a:	6809      	ldr	r1, [r1, #0]
 800767c:	4313      	orrs	r3, r2
 800767e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	69da      	ldr	r2, [r3, #28]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	431a      	orrs	r2, r3
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	430a      	orrs	r2, r1
 800769a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80076a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	6911      	ldr	r1, [r2, #16]
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	68d2      	ldr	r2, [r2, #12]
 80076b2:	4311      	orrs	r1, r2
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	6812      	ldr	r2, [r2, #0]
 80076b8:	430b      	orrs	r3, r1
 80076ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	695a      	ldr	r2, [r3, #20]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	699b      	ldr	r3, [r3, #24]
 80076ce:	431a      	orrs	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	430a      	orrs	r2, r1
 80076d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f042 0201 	orr.w	r2, r2, #1
 80076e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2220      	movs	r2, #32
 80076f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	000186a0 	.word	0x000186a0
 8007714:	001e847f 	.word	0x001e847f
 8007718:	003d08ff 	.word	0x003d08ff
 800771c:	431bde83 	.word	0x431bde83
 8007720:	10624dd3 	.word	0x10624dd3

08007724 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b088      	sub	sp, #32
 8007728:	af02      	add	r7, sp, #8
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	4608      	mov	r0, r1
 800772e:	4611      	mov	r1, r2
 8007730:	461a      	mov	r2, r3
 8007732:	4603      	mov	r3, r0
 8007734:	817b      	strh	r3, [r7, #10]
 8007736:	460b      	mov	r3, r1
 8007738:	813b      	strh	r3, [r7, #8]
 800773a:	4613      	mov	r3, r2
 800773c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800773e:	f7fd fe7f 	bl	8005440 <HAL_GetTick>
 8007742:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800774a:	b2db      	uxtb	r3, r3
 800774c:	2b20      	cmp	r3, #32
 800774e:	f040 80d9 	bne.w	8007904 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	9300      	str	r3, [sp, #0]
 8007756:	2319      	movs	r3, #25
 8007758:	2201      	movs	r2, #1
 800775a:	496d      	ldr	r1, [pc, #436]	; (8007910 <HAL_I2C_Mem_Write+0x1ec>)
 800775c:	68f8      	ldr	r0, [r7, #12]
 800775e:	f001 fdd9 	bl	8009314 <I2C_WaitOnFlagUntilTimeout>
 8007762:	4603      	mov	r3, r0
 8007764:	2b00      	cmp	r3, #0
 8007766:	d001      	beq.n	800776c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007768:	2302      	movs	r3, #2
 800776a:	e0cc      	b.n	8007906 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007772:	2b01      	cmp	r3, #1
 8007774:	d101      	bne.n	800777a <HAL_I2C_Mem_Write+0x56>
 8007776:	2302      	movs	r3, #2
 8007778:	e0c5      	b.n	8007906 <HAL_I2C_Mem_Write+0x1e2>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 0301 	and.w	r3, r3, #1
 800778c:	2b01      	cmp	r3, #1
 800778e:	d007      	beq.n	80077a0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f042 0201 	orr.w	r2, r2, #1
 800779e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2221      	movs	r2, #33	; 0x21
 80077b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2240      	movs	r2, #64	; 0x40
 80077bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2200      	movs	r2, #0
 80077c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6a3a      	ldr	r2, [r7, #32]
 80077ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80077d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077d6:	b29a      	uxth	r2, r3
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	4a4d      	ldr	r2, [pc, #308]	; (8007914 <HAL_I2C_Mem_Write+0x1f0>)
 80077e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80077e2:	88f8      	ldrh	r0, [r7, #6]
 80077e4:	893a      	ldrh	r2, [r7, #8]
 80077e6:	8979      	ldrh	r1, [r7, #10]
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	9301      	str	r3, [sp, #4]
 80077ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ee:	9300      	str	r3, [sp, #0]
 80077f0:	4603      	mov	r3, r0
 80077f2:	68f8      	ldr	r0, [r7, #12]
 80077f4:	f001 fc50 	bl	8009098 <I2C_RequestMemoryWrite>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d052      	beq.n	80078a4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e081      	b.n	8007906 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007802:	697a      	ldr	r2, [r7, #20]
 8007804:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f001 fe5a 	bl	80094c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	d00d      	beq.n	800782e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007816:	2b04      	cmp	r3, #4
 8007818:	d107      	bne.n	800782a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007828:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e06b      	b.n	8007906 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007832:	781a      	ldrb	r2, [r3, #0]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783e:	1c5a      	adds	r2, r3, #1
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007848:	3b01      	subs	r3, #1
 800784a:	b29a      	uxth	r2, r3
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007854:	b29b      	uxth	r3, r3
 8007856:	3b01      	subs	r3, #1
 8007858:	b29a      	uxth	r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	695b      	ldr	r3, [r3, #20]
 8007864:	f003 0304 	and.w	r3, r3, #4
 8007868:	2b04      	cmp	r3, #4
 800786a:	d11b      	bne.n	80078a4 <HAL_I2C_Mem_Write+0x180>
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007870:	2b00      	cmp	r3, #0
 8007872:	d017      	beq.n	80078a4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007878:	781a      	ldrb	r2, [r3, #0]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007884:	1c5a      	adds	r2, r3, #1
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800789a:	b29b      	uxth	r3, r3
 800789c:	3b01      	subs	r3, #1
 800789e:	b29a      	uxth	r2, r3
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1aa      	bne.n	8007802 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078ac:	697a      	ldr	r2, [r7, #20]
 80078ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078b0:	68f8      	ldr	r0, [r7, #12]
 80078b2:	f001 fe46 	bl	8009542 <I2C_WaitOnBTFFlagUntilTimeout>
 80078b6:	4603      	mov	r3, r0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00d      	beq.n	80078d8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c0:	2b04      	cmp	r3, #4
 80078c2:	d107      	bne.n	80078d4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078d2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	e016      	b.n	8007906 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2220      	movs	r2, #32
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007900:	2300      	movs	r3, #0
 8007902:	e000      	b.n	8007906 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007904:	2302      	movs	r3, #2
  }
}
 8007906:	4618      	mov	r0, r3
 8007908:	3718      	adds	r7, #24
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	00100002 	.word	0x00100002
 8007914:	ffff0000 	.word	0xffff0000

08007918 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b088      	sub	sp, #32
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007920:	2300      	movs	r3, #0
 8007922:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007930:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007938:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007940:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007942:	7bfb      	ldrb	r3, [r7, #15]
 8007944:	2b10      	cmp	r3, #16
 8007946:	d003      	beq.n	8007950 <HAL_I2C_EV_IRQHandler+0x38>
 8007948:	7bfb      	ldrb	r3, [r7, #15]
 800794a:	2b40      	cmp	r3, #64	; 0x40
 800794c:	f040 80bd 	bne.w	8007aca <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	695b      	ldr	r3, [r3, #20]
 800795e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	f003 0301 	and.w	r3, r3, #1
 8007966:	2b00      	cmp	r3, #0
 8007968:	d10d      	bne.n	8007986 <HAL_I2C_EV_IRQHandler+0x6e>
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007970:	d003      	beq.n	800797a <HAL_I2C_EV_IRQHandler+0x62>
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007978:	d101      	bne.n	800797e <HAL_I2C_EV_IRQHandler+0x66>
 800797a:	2301      	movs	r3, #1
 800797c:	e000      	b.n	8007980 <HAL_I2C_EV_IRQHandler+0x68>
 800797e:	2300      	movs	r3, #0
 8007980:	2b01      	cmp	r3, #1
 8007982:	f000 812e 	beq.w	8007be2 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	f003 0301 	and.w	r3, r3, #1
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00c      	beq.n	80079aa <HAL_I2C_EV_IRQHandler+0x92>
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	0a5b      	lsrs	r3, r3, #9
 8007994:	f003 0301 	and.w	r3, r3, #1
 8007998:	2b00      	cmp	r3, #0
 800799a:	d006      	beq.n	80079aa <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f001 fe72 	bl	8009686 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 fd62 	bl	800846c <I2C_Master_SB>
 80079a8:	e08e      	b.n	8007ac8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	08db      	lsrs	r3, r3, #3
 80079ae:	f003 0301 	and.w	r3, r3, #1
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d009      	beq.n	80079ca <HAL_I2C_EV_IRQHandler+0xb2>
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	0a5b      	lsrs	r3, r3, #9
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d003      	beq.n	80079ca <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 fdd8 	bl	8008578 <I2C_Master_ADD10>
 80079c8:	e07e      	b.n	8007ac8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	085b      	lsrs	r3, r3, #1
 80079ce:	f003 0301 	and.w	r3, r3, #1
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d009      	beq.n	80079ea <HAL_I2C_EV_IRQHandler+0xd2>
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	0a5b      	lsrs	r3, r3, #9
 80079da:	f003 0301 	and.w	r3, r3, #1
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d003      	beq.n	80079ea <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fdf2 	bl	80085cc <I2C_Master_ADDR>
 80079e8:	e06e      	b.n	8007ac8 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	089b      	lsrs	r3, r3, #2
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d037      	beq.n	8007a66 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a04:	f000 80ef 	beq.w	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a08:	69fb      	ldr	r3, [r7, #28]
 8007a0a:	09db      	lsrs	r3, r3, #7
 8007a0c:	f003 0301 	and.w	r3, r3, #1
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d00f      	beq.n	8007a34 <HAL_I2C_EV_IRQHandler+0x11c>
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	0a9b      	lsrs	r3, r3, #10
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d009      	beq.n	8007a34 <HAL_I2C_EV_IRQHandler+0x11c>
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	089b      	lsrs	r3, r3, #2
 8007a24:	f003 0301 	and.w	r3, r3, #1
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d103      	bne.n	8007a34 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 f9ef 	bl	8007e10 <I2C_MasterTransmit_TXE>
 8007a32:	e049      	b.n	8007ac8 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007a34:	69fb      	ldr	r3, [r7, #28]
 8007a36:	089b      	lsrs	r3, r3, #2
 8007a38:	f003 0301 	and.w	r3, r3, #1
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 80d2 	beq.w	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	0a5b      	lsrs	r3, r3, #9
 8007a46:	f003 0301 	and.w	r3, r3, #1
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f000 80cb 	beq.w	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8007a50:	7bfb      	ldrb	r3, [r7, #15]
 8007a52:	2b10      	cmp	r3, #16
 8007a54:	d103      	bne.n	8007a5e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fa76 	bl	8007f48 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007a5c:	e0c3      	b.n	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 fada 	bl	8008018 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007a64:	e0bf      	b.n	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a74:	f000 80b7 	beq.w	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	099b      	lsrs	r3, r3, #6
 8007a7c:	f003 0301 	and.w	r3, r3, #1
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d00f      	beq.n	8007aa4 <HAL_I2C_EV_IRQHandler+0x18c>
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	0a9b      	lsrs	r3, r3, #10
 8007a88:	f003 0301 	and.w	r3, r3, #1
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d009      	beq.n	8007aa4 <HAL_I2C_EV_IRQHandler+0x18c>
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	089b      	lsrs	r3, r3, #2
 8007a94:	f003 0301 	and.w	r3, r3, #1
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d103      	bne.n	8007aa4 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 fb4a 	bl	8008136 <I2C_MasterReceive_RXNE>
 8007aa2:	e011      	b.n	8007ac8 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	089b      	lsrs	r3, r3, #2
 8007aa8:	f003 0301 	and.w	r3, r3, #1
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	f000 809a 	beq.w	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	0a5b      	lsrs	r3, r3, #9
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	f000 8093 	beq.w	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fbe9 	bl	8008298 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007ac6:	e08e      	b.n	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
 8007ac8:	e08d      	b.n	8007be6 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d004      	beq.n	8007adc <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	695b      	ldr	r3, [r3, #20]
 8007ad8:	61fb      	str	r3, [r7, #28]
 8007ada:	e007      	b.n	8007aec <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	085b      	lsrs	r3, r3, #1
 8007af0:	f003 0301 	and.w	r3, r3, #1
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d012      	beq.n	8007b1e <HAL_I2C_EV_IRQHandler+0x206>
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	0a5b      	lsrs	r3, r3, #9
 8007afc:	f003 0301 	and.w	r3, r3, #1
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00c      	beq.n	8007b1e <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d003      	beq.n	8007b14 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8007b14:	69b9      	ldr	r1, [r7, #24]
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 ffa7 	bl	8008a6a <I2C_Slave_ADDR>
 8007b1c:	e066      	b.n	8007bec <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007b1e:	69fb      	ldr	r3, [r7, #28]
 8007b20:	091b      	lsrs	r3, r3, #4
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d009      	beq.n	8007b3e <HAL_I2C_EV_IRQHandler+0x226>
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	0a5b      	lsrs	r3, r3, #9
 8007b2e:	f003 0301 	and.w	r3, r3, #1
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d003      	beq.n	8007b3e <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 ffdc 	bl	8008af4 <I2C_Slave_STOPF>
 8007b3c:	e056      	b.n	8007bec <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007b3e:	7bbb      	ldrb	r3, [r7, #14]
 8007b40:	2b21      	cmp	r3, #33	; 0x21
 8007b42:	d002      	beq.n	8007b4a <HAL_I2C_EV_IRQHandler+0x232>
 8007b44:	7bbb      	ldrb	r3, [r7, #14]
 8007b46:	2b29      	cmp	r3, #41	; 0x29
 8007b48:	d125      	bne.n	8007b96 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	09db      	lsrs	r3, r3, #7
 8007b4e:	f003 0301 	and.w	r3, r3, #1
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00f      	beq.n	8007b76 <HAL_I2C_EV_IRQHandler+0x25e>
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	0a9b      	lsrs	r3, r3, #10
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d009      	beq.n	8007b76 <HAL_I2C_EV_IRQHandler+0x25e>
 8007b62:	69fb      	ldr	r3, [r7, #28]
 8007b64:	089b      	lsrs	r3, r3, #2
 8007b66:	f003 0301 	and.w	r3, r3, #1
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d103      	bne.n	8007b76 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 febd 	bl	80088ee <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007b74:	e039      	b.n	8007bea <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	089b      	lsrs	r3, r3, #2
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d033      	beq.n	8007bea <HAL_I2C_EV_IRQHandler+0x2d2>
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	0a5b      	lsrs	r3, r3, #9
 8007b86:	f003 0301 	and.w	r3, r3, #1
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d02d      	beq.n	8007bea <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 feea 	bl	8008968 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007b94:	e029      	b.n	8007bea <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	099b      	lsrs	r3, r3, #6
 8007b9a:	f003 0301 	and.w	r3, r3, #1
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d00f      	beq.n	8007bc2 <HAL_I2C_EV_IRQHandler+0x2aa>
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	0a9b      	lsrs	r3, r3, #10
 8007ba6:	f003 0301 	and.w	r3, r3, #1
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d009      	beq.n	8007bc2 <HAL_I2C_EV_IRQHandler+0x2aa>
 8007bae:	69fb      	ldr	r3, [r7, #28]
 8007bb0:	089b      	lsrs	r3, r3, #2
 8007bb2:	f003 0301 	and.w	r3, r3, #1
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d103      	bne.n	8007bc2 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 fef5 	bl	80089aa <I2C_SlaveReceive_RXNE>
 8007bc0:	e014      	b.n	8007bec <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	089b      	lsrs	r3, r3, #2
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00e      	beq.n	8007bec <HAL_I2C_EV_IRQHandler+0x2d4>
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	0a5b      	lsrs	r3, r3, #9
 8007bd2:	f003 0301 	and.w	r3, r3, #1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d008      	beq.n	8007bec <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 ff23 	bl	8008a26 <I2C_SlaveReceive_BTF>
 8007be0:	e004      	b.n	8007bec <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8007be2:	bf00      	nop
 8007be4:	e002      	b.n	8007bec <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007be6:	bf00      	nop
 8007be8:	e000      	b.n	8007bec <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007bea:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8007bec:	3720      	adds	r7, #32
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}

08007bf2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b08a      	sub	sp, #40	; 0x28
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	695b      	ldr	r3, [r3, #20]
 8007c00:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c14:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007c16:	6a3b      	ldr	r3, [r7, #32]
 8007c18:	0a1b      	lsrs	r3, r3, #8
 8007c1a:	f003 0301 	and.w	r3, r3, #1
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00e      	beq.n	8007c40 <HAL_I2C_ER_IRQHandler+0x4e>
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	0a1b      	lsrs	r3, r3, #8
 8007c26:	f003 0301 	and.w	r3, r3, #1
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d008      	beq.n	8007c40 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c30:	f043 0301 	orr.w	r3, r3, #1
 8007c34:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007c3e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007c40:	6a3b      	ldr	r3, [r7, #32]
 8007c42:	0a5b      	lsrs	r3, r3, #9
 8007c44:	f003 0301 	and.w	r3, r3, #1
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00e      	beq.n	8007c6a <HAL_I2C_ER_IRQHandler+0x78>
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	0a1b      	lsrs	r3, r3, #8
 8007c50:	f003 0301 	and.w	r3, r3, #1
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d008      	beq.n	8007c6a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8007c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5a:	f043 0302 	orr.w	r3, r3, #2
 8007c5e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007c68:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007c6a:	6a3b      	ldr	r3, [r7, #32]
 8007c6c:	0a9b      	lsrs	r3, r3, #10
 8007c6e:	f003 0301 	and.w	r3, r3, #1
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d03f      	beq.n	8007cf6 <HAL_I2C_ER_IRQHandler+0x104>
 8007c76:	69fb      	ldr	r3, [r7, #28]
 8007c78:	0a1b      	lsrs	r3, r3, #8
 8007c7a:	f003 0301 	and.w	r3, r3, #1
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d039      	beq.n	8007cf6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8007c82:	7efb      	ldrb	r3, [r7, #27]
 8007c84:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c94:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c9a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007c9c:	7ebb      	ldrb	r3, [r7, #26]
 8007c9e:	2b20      	cmp	r3, #32
 8007ca0:	d112      	bne.n	8007cc8 <HAL_I2C_ER_IRQHandler+0xd6>
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10f      	bne.n	8007cc8 <HAL_I2C_ER_IRQHandler+0xd6>
 8007ca8:	7cfb      	ldrb	r3, [r7, #19]
 8007caa:	2b21      	cmp	r3, #33	; 0x21
 8007cac:	d008      	beq.n	8007cc0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8007cae:	7cfb      	ldrb	r3, [r7, #19]
 8007cb0:	2b29      	cmp	r3, #41	; 0x29
 8007cb2:	d005      	beq.n	8007cc0 <HAL_I2C_ER_IRQHandler+0xce>
 8007cb4:	7cfb      	ldrb	r3, [r7, #19]
 8007cb6:	2b28      	cmp	r3, #40	; 0x28
 8007cb8:	d106      	bne.n	8007cc8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2b21      	cmp	r3, #33	; 0x21
 8007cbe:	d103      	bne.n	8007cc8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f001 f847 	bl	8008d54 <I2C_Slave_AF>
 8007cc6:	e016      	b.n	8007cf6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007cd0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8007cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd4:	f043 0304 	orr.w	r3, r3, #4
 8007cd8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007cda:	7efb      	ldrb	r3, [r7, #27]
 8007cdc:	2b10      	cmp	r3, #16
 8007cde:	d002      	beq.n	8007ce6 <HAL_I2C_ER_IRQHandler+0xf4>
 8007ce0:	7efb      	ldrb	r3, [r7, #27]
 8007ce2:	2b40      	cmp	r3, #64	; 0x40
 8007ce4:	d107      	bne.n	8007cf6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cf4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007cf6:	6a3b      	ldr	r3, [r7, #32]
 8007cf8:	0adb      	lsrs	r3, r3, #11
 8007cfa:	f003 0301 	and.w	r3, r3, #1
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00e      	beq.n	8007d20 <HAL_I2C_ER_IRQHandler+0x12e>
 8007d02:	69fb      	ldr	r3, [r7, #28]
 8007d04:	0a1b      	lsrs	r3, r3, #8
 8007d06:	f003 0301 	and.w	r3, r3, #1
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d008      	beq.n	8007d20 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8007d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d10:	f043 0308 	orr.w	r3, r3, #8
 8007d14:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8007d1e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8007d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d008      	beq.n	8007d38 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2c:	431a      	orrs	r2, r3
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f001 f87e 	bl	8008e34 <I2C_ITError>
  }
}
 8007d38:	bf00      	nop
 8007d3a:	3728      	adds	r7, #40	; 0x28
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007d48:	bf00      	nop
 8007d4a:	370c      	adds	r7, #12
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007d5c:	bf00      	nop
 8007d5e:	370c      	adds	r7, #12
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr

08007d68 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007d84:	bf00      	nop
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	460b      	mov	r3, r1
 8007d9a:	70fb      	strb	r3, [r7, #3]
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007da0:	bf00      	nop
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007db4:	bf00      	nop
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007dc8:	bf00      	nop
 8007dca:	370c      	adds	r7, #12
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b083      	sub	sp, #12
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8007ddc:	bf00      	nop
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007df0:	bf00      	nop
 8007df2:	370c      	adds	r7, #12
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007e04:	bf00      	nop
 8007e06:	370c      	adds	r7, #12
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e1e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e26:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d150      	bne.n	8007ed8 <I2C_MasterTransmit_TXE+0xc8>
 8007e36:	7bfb      	ldrb	r3, [r7, #15]
 8007e38:	2b21      	cmp	r3, #33	; 0x21
 8007e3a:	d14d      	bne.n	8007ed8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	2b08      	cmp	r3, #8
 8007e40:	d01d      	beq.n	8007e7e <I2C_MasterTransmit_TXE+0x6e>
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	2b20      	cmp	r3, #32
 8007e46:	d01a      	beq.n	8007e7e <I2C_MasterTransmit_TXE+0x6e>
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e4e:	d016      	beq.n	8007e7e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	685a      	ldr	r2, [r3, #4]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e5e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2211      	movs	r2, #17
 8007e64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2220      	movs	r2, #32
 8007e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f7ff ff62 	bl	8007d40 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007e7c:	e060      	b.n	8007f40 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	685a      	ldr	r2, [r3, #4]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e8c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e9c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2220      	movs	r2, #32
 8007ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	2b40      	cmp	r3, #64	; 0x40
 8007eb6:	d107      	bne.n	8007ec8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f7ff ff7d 	bl	8007dc0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007ec6:	e03b      	b.n	8007f40 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f7ff ff35 	bl	8007d40 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007ed6:	e033      	b.n	8007f40 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007ed8:	7bfb      	ldrb	r3, [r7, #15]
 8007eda:	2b21      	cmp	r3, #33	; 0x21
 8007edc:	d005      	beq.n	8007eea <I2C_MasterTransmit_TXE+0xda>
 8007ede:	7bbb      	ldrb	r3, [r7, #14]
 8007ee0:	2b40      	cmp	r3, #64	; 0x40
 8007ee2:	d12d      	bne.n	8007f40 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007ee4:	7bfb      	ldrb	r3, [r7, #15]
 8007ee6:	2b22      	cmp	r3, #34	; 0x22
 8007ee8:	d12a      	bne.n	8007f40 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d108      	bne.n	8007f06 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685a      	ldr	r2, [r3, #4]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f02:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007f04:	e01c      	b.n	8007f40 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	2b40      	cmp	r3, #64	; 0x40
 8007f10:	d103      	bne.n	8007f1a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 f880 	bl	8008018 <I2C_MemoryTransmit_TXE_BTF>
}
 8007f18:	e012      	b.n	8007f40 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1e:	781a      	ldrb	r2, [r3, #0]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2a:	1c5a      	adds	r2, r3, #1
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f34:	b29b      	uxth	r3, r3
 8007f36:	3b01      	subs	r3, #1
 8007f38:	b29a      	uxth	r2, r3
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007f3e:	e7ff      	b.n	8007f40 <I2C_MasterTransmit_TXE+0x130>
 8007f40:	bf00      	nop
 8007f42:	3710      	adds	r7, #16
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b084      	sub	sp, #16
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f54:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	2b21      	cmp	r3, #33	; 0x21
 8007f60:	d156      	bne.n	8008010 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d012      	beq.n	8007f92 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f70:	781a      	ldrb	r2, [r3, #0]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7c:	1c5a      	adds	r2, r3, #1
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007f90:	e03e      	b.n	8008010 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2b08      	cmp	r3, #8
 8007f96:	d01d      	beq.n	8007fd4 <I2C_MasterTransmit_BTF+0x8c>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2b20      	cmp	r3, #32
 8007f9c:	d01a      	beq.n	8007fd4 <I2C_MasterTransmit_BTF+0x8c>
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007fa4:	d016      	beq.n	8007fd4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	685a      	ldr	r2, [r3, #4]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007fb4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2211      	movs	r2, #17
 8007fba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2220      	movs	r2, #32
 8007fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f7ff feb7 	bl	8007d40 <HAL_I2C_MasterTxCpltCallback>
}
 8007fd2:	e01d      	b.n	8008010 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	685a      	ldr	r2, [r3, #4]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007fe2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ff2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2220      	movs	r2, #32
 8007ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f7ff fe98 	bl	8007d40 <HAL_I2C_MasterTxCpltCallback>
}
 8008010:	bf00      	nop
 8008012:	3710      	adds	r7, #16
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008026:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800802c:	2b00      	cmp	r3, #0
 800802e:	d11d      	bne.n	800806c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008034:	2b01      	cmp	r3, #1
 8008036:	d10b      	bne.n	8008050 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800803c:	b2da      	uxtb	r2, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008048:	1c9a      	adds	r2, r3, #2
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800804e:	e06e      	b.n	800812e <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008054:	b29b      	uxth	r3, r3
 8008056:	121b      	asrs	r3, r3, #8
 8008058:	b2da      	uxtb	r2, r3
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008064:	1c5a      	adds	r2, r3, #1
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	651a      	str	r2, [r3, #80]	; 0x50
}
 800806a:	e060      	b.n	800812e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008070:	2b01      	cmp	r3, #1
 8008072:	d10b      	bne.n	800808c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008078:	b2da      	uxtb	r2, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008084:	1c5a      	adds	r2, r3, #1
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	651a      	str	r2, [r3, #80]	; 0x50
}
 800808a:	e050      	b.n	800812e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008090:	2b02      	cmp	r3, #2
 8008092:	d14c      	bne.n	800812e <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8008094:	7bfb      	ldrb	r3, [r7, #15]
 8008096:	2b22      	cmp	r3, #34	; 0x22
 8008098:	d108      	bne.n	80080ac <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080a8:	601a      	str	r2, [r3, #0]
}
 80080aa:	e040      	b.n	800812e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d015      	beq.n	80080e2 <I2C_MemoryTransmit_TXE_BTF+0xca>
 80080b6:	7bfb      	ldrb	r3, [r7, #15]
 80080b8:	2b21      	cmp	r3, #33	; 0x21
 80080ba:	d112      	bne.n	80080e2 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c0:	781a      	ldrb	r2, [r3, #0]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080cc:	1c5a      	adds	r2, r3, #1
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	3b01      	subs	r3, #1
 80080da:	b29a      	uxth	r2, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80080e0:	e025      	b.n	800812e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d120      	bne.n	800812e <I2C_MemoryTransmit_TXE_BTF+0x116>
 80080ec:	7bfb      	ldrb	r3, [r7, #15]
 80080ee:	2b21      	cmp	r3, #33	; 0x21
 80080f0:	d11d      	bne.n	800812e <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	685a      	ldr	r2, [r3, #4]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008100:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008110:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2220      	movs	r2, #32
 800811c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f7ff fe49 	bl	8007dc0 <HAL_I2C_MemTxCpltCallback>
}
 800812e:	bf00      	nop
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b084      	sub	sp, #16
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b22      	cmp	r3, #34	; 0x22
 8008148:	f040 80a2 	bne.w	8008290 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008150:	b29b      	uxth	r3, r3
 8008152:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2b03      	cmp	r3, #3
 8008158:	d921      	bls.n	800819e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	691a      	ldr	r2, [r3, #16]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008164:	b2d2      	uxtb	r2, r2
 8008166:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816c:	1c5a      	adds	r2, r3, #1
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008176:	b29b      	uxth	r3, r3
 8008178:	3b01      	subs	r3, #1
 800817a:	b29a      	uxth	r2, r3
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008184:	b29b      	uxth	r3, r3
 8008186:	2b03      	cmp	r3, #3
 8008188:	f040 8082 	bne.w	8008290 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685a      	ldr	r2, [r3, #4]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800819a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800819c:	e078      	b.n	8008290 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d074      	beq.n	8008290 <I2C_MasterReceive_RXNE+0x15a>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d002      	beq.n	80081b2 <I2C_MasterReceive_RXNE+0x7c>
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d16e      	bne.n	8008290 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f001 fa06 	bl	80095c4 <I2C_WaitOnSTOPRequestThroughIT>
 80081b8:	4603      	mov	r3, r0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d142      	bne.n	8008244 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081cc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	685a      	ldr	r2, [r3, #4]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80081dc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	691a      	ldr	r2, [r3, #16]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e8:	b2d2      	uxtb	r2, r2
 80081ea:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f0:	1c5a      	adds	r2, r3, #1
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	3b01      	subs	r3, #1
 80081fe:	b29a      	uxth	r2, r3
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2220      	movs	r2, #32
 8008208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008212:	b2db      	uxtb	r3, r3
 8008214:	2b40      	cmp	r3, #64	; 0x40
 8008216:	d10a      	bne.n	800822e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7ff fdd4 	bl	8007dd4 <HAL_I2C_MemRxCpltCallback>
}
 800822c:	e030      	b.n	8008290 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2212      	movs	r2, #18
 800823a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f7ff fd89 	bl	8007d54 <HAL_I2C_MasterRxCpltCallback>
}
 8008242:	e025      	b.n	8008290 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	685a      	ldr	r2, [r3, #4]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008252:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	691a      	ldr	r2, [r3, #16]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800825e:	b2d2      	uxtb	r2, r2
 8008260:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008266:	1c5a      	adds	r2, r3, #1
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008270:	b29b      	uxth	r3, r3
 8008272:	3b01      	subs	r3, #1
 8008274:	b29a      	uxth	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2220      	movs	r2, #32
 800827e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7ff fdac 	bl	8007de8 <HAL_I2C_ErrorCallback>
}
 8008290:	bf00      	nop
 8008292:	3710      	adds	r7, #16
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}

08008298 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	2b04      	cmp	r3, #4
 80082ae:	d11b      	bne.n	80082e8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	685a      	ldr	r2, [r3, #4]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082be:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	691a      	ldr	r2, [r3, #16]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ca:	b2d2      	uxtb	r2, r2
 80082cc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d2:	1c5a      	adds	r2, r3, #1
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082dc:	b29b      	uxth	r3, r3
 80082de:	3b01      	subs	r3, #1
 80082e0:	b29a      	uxth	r2, r3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80082e6:	e0bd      	b.n	8008464 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	2b03      	cmp	r3, #3
 80082f0:	d129      	bne.n	8008346 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685a      	ldr	r2, [r3, #4]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008300:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2b04      	cmp	r3, #4
 8008306:	d00a      	beq.n	800831e <I2C_MasterReceive_BTF+0x86>
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2b02      	cmp	r3, #2
 800830c:	d007      	beq.n	800831e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	681a      	ldr	r2, [r3, #0]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800831c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	691a      	ldr	r2, [r3, #16]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008328:	b2d2      	uxtb	r2, r2
 800832a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008330:	1c5a      	adds	r2, r3, #1
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800833a:	b29b      	uxth	r3, r3
 800833c:	3b01      	subs	r3, #1
 800833e:	b29a      	uxth	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8008344:	e08e      	b.n	8008464 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800834a:	b29b      	uxth	r3, r3
 800834c:	2b02      	cmp	r3, #2
 800834e:	d176      	bne.n	800843e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d002      	beq.n	800835c <I2C_MasterReceive_BTF+0xc4>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2b10      	cmp	r3, #16
 800835a:	d108      	bne.n	800836e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681a      	ldr	r2, [r3, #0]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800836a:	601a      	str	r2, [r3, #0]
 800836c:	e019      	b.n	80083a2 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2b04      	cmp	r3, #4
 8008372:	d002      	beq.n	800837a <I2C_MasterReceive_BTF+0xe2>
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2b02      	cmp	r3, #2
 8008378:	d108      	bne.n	800838c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008388:	601a      	str	r2, [r3, #0]
 800838a:	e00a      	b.n	80083a2 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2b10      	cmp	r3, #16
 8008390:	d007      	beq.n	80083a2 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083a0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	691a      	ldr	r2, [r3, #16]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083ac:	b2d2      	uxtb	r2, r2
 80083ae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b4:	1c5a      	adds	r2, r3, #1
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083be:	b29b      	uxth	r3, r3
 80083c0:	3b01      	subs	r3, #1
 80083c2:	b29a      	uxth	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	691a      	ldr	r2, [r3, #16]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d2:	b2d2      	uxtb	r2, r2
 80083d4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083da:	1c5a      	adds	r2, r3, #1
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	3b01      	subs	r3, #1
 80083e8:	b29a      	uxth	r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	685a      	ldr	r2, [r3, #4]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80083fc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2220      	movs	r2, #32
 8008402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b40      	cmp	r3, #64	; 0x40
 8008410:	d10a      	bne.n	8008428 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f7ff fcd7 	bl	8007dd4 <HAL_I2C_MemRxCpltCallback>
}
 8008426:	e01d      	b.n	8008464 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2212      	movs	r2, #18
 8008434:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f7ff fc8c 	bl	8007d54 <HAL_I2C_MasterRxCpltCallback>
}
 800843c:	e012      	b.n	8008464 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	691a      	ldr	r2, [r3, #16]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008448:	b2d2      	uxtb	r2, r2
 800844a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008450:	1c5a      	adds	r2, r3, #1
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800845a:	b29b      	uxth	r3, r3
 800845c:	3b01      	subs	r3, #1
 800845e:	b29a      	uxth	r2, r3
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8008464:	bf00      	nop
 8008466:	3710      	adds	r7, #16
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800847a:	b2db      	uxtb	r3, r3
 800847c:	2b40      	cmp	r3, #64	; 0x40
 800847e:	d117      	bne.n	80084b0 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008484:	2b00      	cmp	r3, #0
 8008486:	d109      	bne.n	800849c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800848c:	b2db      	uxtb	r3, r3
 800848e:	461a      	mov	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008498:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800849a:	e067      	b.n	800856c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084a0:	b2db      	uxtb	r3, r3
 80084a2:	f043 0301 	orr.w	r3, r3, #1
 80084a6:	b2da      	uxtb	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	611a      	str	r2, [r3, #16]
}
 80084ae:	e05d      	b.n	800856c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	691b      	ldr	r3, [r3, #16]
 80084b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084b8:	d133      	bne.n	8008522 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	2b21      	cmp	r3, #33	; 0x21
 80084c4:	d109      	bne.n	80084da <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	461a      	mov	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80084d6:	611a      	str	r2, [r3, #16]
 80084d8:	e008      	b.n	80084ec <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	f043 0301 	orr.w	r3, r3, #1
 80084e4:	b2da      	uxtb	r2, r3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d004      	beq.n	80084fe <I2C_Master_SB+0x92>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d108      	bne.n	8008510 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008502:	2b00      	cmp	r3, #0
 8008504:	d032      	beq.n	800856c <I2C_Master_SB+0x100>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800850a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800850c:	2b00      	cmp	r3, #0
 800850e:	d02d      	beq.n	800856c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	685a      	ldr	r2, [r3, #4]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800851e:	605a      	str	r2, [r3, #4]
}
 8008520:	e024      	b.n	800856c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10e      	bne.n	8008548 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800852e:	b29b      	uxth	r3, r3
 8008530:	11db      	asrs	r3, r3, #7
 8008532:	b2db      	uxtb	r3, r3
 8008534:	f003 0306 	and.w	r3, r3, #6
 8008538:	b2db      	uxtb	r3, r3
 800853a:	f063 030f 	orn	r3, r3, #15
 800853e:	b2da      	uxtb	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	611a      	str	r2, [r3, #16]
}
 8008546:	e011      	b.n	800856c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800854c:	2b01      	cmp	r3, #1
 800854e:	d10d      	bne.n	800856c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008554:	b29b      	uxth	r3, r3
 8008556:	11db      	asrs	r3, r3, #7
 8008558:	b2db      	uxtb	r3, r3
 800855a:	f003 0306 	and.w	r3, r3, #6
 800855e:	b2db      	uxtb	r3, r3
 8008560:	f063 030e 	orn	r3, r3, #14
 8008564:	b2da      	uxtb	r2, r3
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	611a      	str	r2, [r3, #16]
}
 800856c:	bf00      	nop
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008584:	b2da      	uxtb	r2, r3
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008590:	2b00      	cmp	r3, #0
 8008592:	d103      	bne.n	800859c <I2C_Master_ADD10+0x24>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008598:	2b00      	cmp	r3, #0
 800859a:	d011      	beq.n	80085c0 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d104      	bne.n	80085b0 <I2C_Master_ADD10+0x38>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d007      	beq.n	80085c0 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085be:	605a      	str	r2, [r3, #4]
    }
  }
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b091      	sub	sp, #68	; 0x44
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085e8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085f0:	b2db      	uxtb	r3, r3
 80085f2:	2b22      	cmp	r3, #34	; 0x22
 80085f4:	f040 8169 	bne.w	80088ca <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d10f      	bne.n	8008620 <I2C_Master_ADDR+0x54>
 8008600:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008604:	2b40      	cmp	r3, #64	; 0x40
 8008606:	d10b      	bne.n	8008620 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008608:	2300      	movs	r3, #0
 800860a:	633b      	str	r3, [r7, #48]	; 0x30
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	695b      	ldr	r3, [r3, #20]
 8008612:	633b      	str	r3, [r7, #48]	; 0x30
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	699b      	ldr	r3, [r3, #24]
 800861a:	633b      	str	r3, [r7, #48]	; 0x30
 800861c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800861e:	e160      	b.n	80088e2 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008624:	2b00      	cmp	r3, #0
 8008626:	d11d      	bne.n	8008664 <I2C_Master_ADDR+0x98>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008630:	d118      	bne.n	8008664 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008632:	2300      	movs	r3, #0
 8008634:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	699b      	ldr	r3, [r3, #24]
 8008644:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008646:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008656:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800865c:	1c5a      	adds	r2, r3, #1
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	651a      	str	r2, [r3, #80]	; 0x50
 8008662:	e13e      	b.n	80088e2 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008668:	b29b      	uxth	r3, r3
 800866a:	2b00      	cmp	r3, #0
 800866c:	d113      	bne.n	8008696 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800866e:	2300      	movs	r3, #0
 8008670:	62bb      	str	r3, [r7, #40]	; 0x28
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	695b      	ldr	r3, [r3, #20]
 8008678:	62bb      	str	r3, [r7, #40]	; 0x28
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	62bb      	str	r3, [r7, #40]	; 0x28
 8008682:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008692:	601a      	str	r2, [r3, #0]
 8008694:	e115      	b.n	80088c2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800869a:	b29b      	uxth	r3, r3
 800869c:	2b01      	cmp	r3, #1
 800869e:	f040 808a 	bne.w	80087b6 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80086a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80086a8:	d137      	bne.n	800871a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086b8:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80086c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086c8:	d113      	bne.n	80086f2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086d8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086da:	2300      	movs	r3, #0
 80086dc:	627b      	str	r3, [r7, #36]	; 0x24
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	695b      	ldr	r3, [r3, #20]
 80086e4:	627b      	str	r3, [r7, #36]	; 0x24
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	699b      	ldr	r3, [r3, #24]
 80086ec:	627b      	str	r3, [r7, #36]	; 0x24
 80086ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f0:	e0e7      	b.n	80088c2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086f2:	2300      	movs	r3, #0
 80086f4:	623b      	str	r3, [r7, #32]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	695b      	ldr	r3, [r3, #20]
 80086fc:	623b      	str	r3, [r7, #32]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	699b      	ldr	r3, [r3, #24]
 8008704:	623b      	str	r3, [r7, #32]
 8008706:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	681a      	ldr	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008716:	601a      	str	r2, [r3, #0]
 8008718:	e0d3      	b.n	80088c2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800871a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800871c:	2b08      	cmp	r3, #8
 800871e:	d02e      	beq.n	800877e <I2C_Master_ADDR+0x1b2>
 8008720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008722:	2b20      	cmp	r3, #32
 8008724:	d02b      	beq.n	800877e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008728:	2b12      	cmp	r3, #18
 800872a:	d102      	bne.n	8008732 <I2C_Master_ADDR+0x166>
 800872c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800872e:	2b01      	cmp	r3, #1
 8008730:	d125      	bne.n	800877e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008734:	2b04      	cmp	r3, #4
 8008736:	d00e      	beq.n	8008756 <I2C_Master_ADDR+0x18a>
 8008738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800873a:	2b02      	cmp	r3, #2
 800873c:	d00b      	beq.n	8008756 <I2C_Master_ADDR+0x18a>
 800873e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008740:	2b10      	cmp	r3, #16
 8008742:	d008      	beq.n	8008756 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008752:	601a      	str	r2, [r3, #0]
 8008754:	e007      	b.n	8008766 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008764:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008766:	2300      	movs	r3, #0
 8008768:	61fb      	str	r3, [r7, #28]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	695b      	ldr	r3, [r3, #20]
 8008770:	61fb      	str	r3, [r7, #28]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	61fb      	str	r3, [r7, #28]
 800877a:	69fb      	ldr	r3, [r7, #28]
 800877c:	e0a1      	b.n	80088c2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800878c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800878e:	2300      	movs	r3, #0
 8008790:	61bb      	str	r3, [r7, #24]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	695b      	ldr	r3, [r3, #20]
 8008798:	61bb      	str	r3, [r7, #24]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	699b      	ldr	r3, [r3, #24]
 80087a0:	61bb      	str	r3, [r7, #24]
 80087a2:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	681a      	ldr	r2, [r3, #0]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087b2:	601a      	str	r2, [r3, #0]
 80087b4:	e085      	b.n	80088c2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d14d      	bne.n	800885c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80087c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c2:	2b04      	cmp	r3, #4
 80087c4:	d016      	beq.n	80087f4 <I2C_Master_ADDR+0x228>
 80087c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c8:	2b02      	cmp	r3, #2
 80087ca:	d013      	beq.n	80087f4 <I2C_Master_ADDR+0x228>
 80087cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ce:	2b10      	cmp	r3, #16
 80087d0:	d010      	beq.n	80087f4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087e0:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80087f0:	601a      	str	r2, [r3, #0]
 80087f2:	e007      	b.n	8008804 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008802:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800880e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008812:	d117      	bne.n	8008844 <I2C_Master_ADDR+0x278>
 8008814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008816:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800881a:	d00b      	beq.n	8008834 <I2C_Master_ADDR+0x268>
 800881c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800881e:	2b01      	cmp	r3, #1
 8008820:	d008      	beq.n	8008834 <I2C_Master_ADDR+0x268>
 8008822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008824:	2b08      	cmp	r3, #8
 8008826:	d005      	beq.n	8008834 <I2C_Master_ADDR+0x268>
 8008828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800882a:	2b10      	cmp	r3, #16
 800882c:	d002      	beq.n	8008834 <I2C_Master_ADDR+0x268>
 800882e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008830:	2b20      	cmp	r3, #32
 8008832:	d107      	bne.n	8008844 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	685a      	ldr	r2, [r3, #4]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008842:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008844:	2300      	movs	r3, #0
 8008846:	617b      	str	r3, [r7, #20]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	695b      	ldr	r3, [r3, #20]
 800884e:	617b      	str	r3, [r7, #20]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	699b      	ldr	r3, [r3, #24]
 8008856:	617b      	str	r3, [r7, #20]
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	e032      	b.n	80088c2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800886a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008876:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800887a:	d117      	bne.n	80088ac <I2C_Master_ADDR+0x2e0>
 800887c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800887e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008882:	d00b      	beq.n	800889c <I2C_Master_ADDR+0x2d0>
 8008884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008886:	2b01      	cmp	r3, #1
 8008888:	d008      	beq.n	800889c <I2C_Master_ADDR+0x2d0>
 800888a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800888c:	2b08      	cmp	r3, #8
 800888e:	d005      	beq.n	800889c <I2C_Master_ADDR+0x2d0>
 8008890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008892:	2b10      	cmp	r3, #16
 8008894:	d002      	beq.n	800889c <I2C_Master_ADDR+0x2d0>
 8008896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008898:	2b20      	cmp	r3, #32
 800889a:	d107      	bne.n	80088ac <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	685a      	ldr	r2, [r3, #4]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80088aa:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088ac:	2300      	movs	r3, #0
 80088ae:	613b      	str	r3, [r7, #16]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	613b      	str	r3, [r7, #16]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	613b      	str	r3, [r7, #16]
 80088c0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80088c8:	e00b      	b.n	80088e2 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088ca:	2300      	movs	r3, #0
 80088cc:	60fb      	str	r3, [r7, #12]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	695b      	ldr	r3, [r3, #20]
 80088d4:	60fb      	str	r3, [r7, #12]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	699b      	ldr	r3, [r3, #24]
 80088dc:	60fb      	str	r3, [r7, #12]
 80088de:	68fb      	ldr	r3, [r7, #12]
}
 80088e0:	e7ff      	b.n	80088e2 <I2C_Master_ADDR+0x316>
 80088e2:	bf00      	nop
 80088e4:	3744      	adds	r7, #68	; 0x44
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr

080088ee <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80088ee:	b580      	push	{r7, lr}
 80088f0:	b084      	sub	sp, #16
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088fc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008902:	b29b      	uxth	r3, r3
 8008904:	2b00      	cmp	r3, #0
 8008906:	d02b      	beq.n	8008960 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800890c:	781a      	ldrb	r2, [r3, #0]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008918:	1c5a      	adds	r2, r3, #1
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008922:	b29b      	uxth	r3, r3
 8008924:	3b01      	subs	r3, #1
 8008926:	b29a      	uxth	r2, r3
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008930:	b29b      	uxth	r3, r3
 8008932:	2b00      	cmp	r3, #0
 8008934:	d114      	bne.n	8008960 <I2C_SlaveTransmit_TXE+0x72>
 8008936:	7bfb      	ldrb	r3, [r7, #15]
 8008938:	2b29      	cmp	r3, #41	; 0x29
 800893a:	d111      	bne.n	8008960 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	685a      	ldr	r2, [r3, #4]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800894a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2221      	movs	r2, #33	; 0x21
 8008950:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2228      	movs	r2, #40	; 0x28
 8008956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f7ff fa04 	bl	8007d68 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008960:	bf00      	nop
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008974:	b29b      	uxth	r3, r3
 8008976:	2b00      	cmp	r3, #0
 8008978:	d011      	beq.n	800899e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897e:	781a      	ldrb	r2, [r3, #0]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800898a:	1c5a      	adds	r2, r3, #1
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008994:	b29b      	uxth	r3, r3
 8008996:	3b01      	subs	r3, #1
 8008998:	b29a      	uxth	r2, r3
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800899e:	bf00      	nop
 80089a0:	370c      	adds	r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b084      	sub	sp, #16
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089b8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089be:	b29b      	uxth	r3, r3
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d02c      	beq.n	8008a1e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	691a      	ldr	r2, [r3, #16]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ce:	b2d2      	uxtb	r2, r2
 80089d0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d6:	1c5a      	adds	r2, r3, #1
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	3b01      	subs	r3, #1
 80089e4:	b29a      	uxth	r2, r3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d114      	bne.n	8008a1e <I2C_SlaveReceive_RXNE+0x74>
 80089f4:	7bfb      	ldrb	r3, [r7, #15]
 80089f6:	2b2a      	cmp	r3, #42	; 0x2a
 80089f8:	d111      	bne.n	8008a1e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	685a      	ldr	r2, [r3, #4]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a08:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2222      	movs	r2, #34	; 0x22
 8008a0e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2228      	movs	r2, #40	; 0x28
 8008a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7ff f9af 	bl	8007d7c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008a1e:	bf00      	nop
 8008a20:	3710      	adds	r7, #16
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}

08008a26 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008a26:	b480      	push	{r7}
 8008a28:	b083      	sub	sp, #12
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d012      	beq.n	8008a5e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	691a      	ldr	r2, [r3, #16]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a42:	b2d2      	uxtb	r2, r2
 8008a44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4a:	1c5a      	adds	r2, r3, #1
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	3b01      	subs	r3, #1
 8008a58:	b29a      	uxth	r2, r3
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8008a5e:	bf00      	nop
 8008a60:	370c      	adds	r7, #12
 8008a62:	46bd      	mov	sp, r7
 8008a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a68:	4770      	bx	lr

08008a6a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8008a6a:	b580      	push	{r7, lr}
 8008a6c:	b084      	sub	sp, #16
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	6078      	str	r0, [r7, #4]
 8008a72:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008a74:	2300      	movs	r3, #0
 8008a76:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008a84:	2b28      	cmp	r3, #40	; 0x28
 8008a86:	d127      	bne.n	8008ad8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	685a      	ldr	r2, [r3, #4]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a96:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	089b      	lsrs	r3, r3, #2
 8008a9c:	f003 0301 	and.w	r3, r3, #1
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d101      	bne.n	8008aa8 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	09db      	lsrs	r3, r3, #7
 8008aac:	f003 0301 	and.w	r3, r3, #1
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d103      	bne.n	8008abc <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	81bb      	strh	r3, [r7, #12]
 8008aba:	e002      	b.n	8008ac2 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	699b      	ldr	r3, [r3, #24]
 8008ac0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008aca:	89ba      	ldrh	r2, [r7, #12]
 8008acc:	7bfb      	ldrb	r3, [r7, #15]
 8008ace:	4619      	mov	r1, r3
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f7ff f95d 	bl	8007d90 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008ad6:	e008      	b.n	8008aea <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f06f 0202 	mvn.w	r2, #2
 8008ae0:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008aea:	bf00      	nop
 8008aec:	3710      	adds	r7, #16
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
	...

08008af4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b084      	sub	sp, #16
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b02:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008b12:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008b14:	2300      	movs	r3, #0
 8008b16:	60bb      	str	r3, [r7, #8]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	695b      	ldr	r3, [r3, #20]
 8008b1e:	60bb      	str	r3, [r7, #8]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f042 0201 	orr.w	r2, r2, #1
 8008b2e:	601a      	str	r2, [r3, #0]
 8008b30:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b40:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b50:	d172      	bne.n	8008c38 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
 8008b54:	2b22      	cmp	r3, #34	; 0x22
 8008b56:	d002      	beq.n	8008b5e <I2C_Slave_STOPF+0x6a>
 8008b58:	7bfb      	ldrb	r3, [r7, #15]
 8008b5a:	2b2a      	cmp	r3, #42	; 0x2a
 8008b5c:	d135      	bne.n	8008bca <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	b29a      	uxth	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d005      	beq.n	8008b82 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b7a:	f043 0204 	orr.w	r2, r3, #4
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	685a      	ldr	r2, [r3, #4]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b90:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b96:	4618      	mov	r0, r3
 8008b98:	f7fe fa99 	bl	80070ce <HAL_DMA_GetState>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d049      	beq.n	8008c36 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ba6:	4a69      	ldr	r2, [pc, #420]	; (8008d4c <I2C_Slave_STOPF+0x258>)
 8008ba8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7fe fa6b 	bl	800708a <HAL_DMA_Abort_IT>
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d03d      	beq.n	8008c36 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bc0:	687a      	ldr	r2, [r7, #4]
 8008bc2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008bc8:	e035      	b.n	8008c36 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d005      	beq.n	8008bee <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008be6:	f043 0204 	orr.w	r2, r3, #4
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	685a      	ldr	r2, [r3, #4]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008bfc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7fe fa63 	bl	80070ce <HAL_DMA_GetState>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	d014      	beq.n	8008c38 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c12:	4a4e      	ldr	r2, [pc, #312]	; (8008d4c <I2C_Slave_STOPF+0x258>)
 8008c14:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f7fe fa35 	bl	800708a <HAL_DMA_Abort_IT>
 8008c20:	4603      	mov	r3, r0
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d008      	beq.n	8008c38 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008c30:	4610      	mov	r0, r2
 8008c32:	4798      	blx	r3
 8008c34:	e000      	b.n	8008c38 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008c36:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d03e      	beq.n	8008cc0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	695b      	ldr	r3, [r3, #20]
 8008c48:	f003 0304 	and.w	r3, r3, #4
 8008c4c:	2b04      	cmp	r3, #4
 8008c4e:	d112      	bne.n	8008c76 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	691a      	ldr	r2, [r3, #16]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c5a:	b2d2      	uxtb	r2, r2
 8008c5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c62:	1c5a      	adds	r2, r3, #1
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	3b01      	subs	r3, #1
 8008c70:	b29a      	uxth	r2, r3
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	695b      	ldr	r3, [r3, #20]
 8008c7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c80:	2b40      	cmp	r3, #64	; 0x40
 8008c82:	d112      	bne.n	8008caa <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	691a      	ldr	r2, [r3, #16]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c8e:	b2d2      	uxtb	r2, r2
 8008c90:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c96:	1c5a      	adds	r2, r3, #1
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	3b01      	subs	r3, #1
 8008ca4:	b29a      	uxth	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d005      	beq.n	8008cc0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cb8:	f043 0204 	orr.w	r2, r3, #4
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d003      	beq.n	8008cd0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 f8b3 	bl	8008e34 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8008cce:	e039      	b.n	8008d44 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008cd0:	7bfb      	ldrb	r3, [r7, #15]
 8008cd2:	2b2a      	cmp	r3, #42	; 0x2a
 8008cd4:	d109      	bne.n	8008cea <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2228      	movs	r2, #40	; 0x28
 8008ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f7ff f849 	bl	8007d7c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	2b28      	cmp	r3, #40	; 0x28
 8008cf4:	d111      	bne.n	8008d1a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a15      	ldr	r2, [pc, #84]	; (8008d50 <I2C_Slave_STOPF+0x25c>)
 8008cfa:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2220      	movs	r2, #32
 8008d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f7ff f84a 	bl	8007dac <HAL_I2C_ListenCpltCallback>
}
 8008d18:	e014      	b.n	8008d44 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d1e:	2b22      	cmp	r3, #34	; 0x22
 8008d20:	d002      	beq.n	8008d28 <I2C_Slave_STOPF+0x234>
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
 8008d24:	2b22      	cmp	r3, #34	; 0x22
 8008d26:	d10d      	bne.n	8008d44 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2220      	movs	r2, #32
 8008d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f7ff f81c 	bl	8007d7c <HAL_I2C_SlaveRxCpltCallback>
}
 8008d44:	bf00      	nop
 8008d46:	3710      	adds	r7, #16
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	080091c5 	.word	0x080091c5
 8008d50:	ffff0000 	.word	0xffff0000

08008d54 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d62:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d68:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	2b08      	cmp	r3, #8
 8008d6e:	d002      	beq.n	8008d76 <I2C_Slave_AF+0x22>
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	2b20      	cmp	r3, #32
 8008d74:	d129      	bne.n	8008dca <I2C_Slave_AF+0x76>
 8008d76:	7bfb      	ldrb	r3, [r7, #15]
 8008d78:	2b28      	cmp	r3, #40	; 0x28
 8008d7a:	d126      	bne.n	8008dca <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a2c      	ldr	r2, [pc, #176]	; (8008e30 <I2C_Slave_AF+0xdc>)
 8008d80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	685a      	ldr	r2, [r3, #4]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008d90:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008d9a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008daa:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2200      	movs	r2, #0
 8008db0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2220      	movs	r2, #32
 8008db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f7fe fff2 	bl	8007dac <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008dc8:	e02e      	b.n	8008e28 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008dca:	7bfb      	ldrb	r3, [r7, #15]
 8008dcc:	2b21      	cmp	r3, #33	; 0x21
 8008dce:	d126      	bne.n	8008e1e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4a17      	ldr	r2, [pc, #92]	; (8008e30 <I2C_Slave_AF+0xdc>)
 8008dd4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2221      	movs	r2, #33	; 0x21
 8008dda:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2220      	movs	r2, #32
 8008de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	685a      	ldr	r2, [r3, #4]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008dfa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e04:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e14:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f7fe ffa6 	bl	8007d68 <HAL_I2C_SlaveTxCpltCallback>
}
 8008e1c:	e004      	b.n	8008e28 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e26:	615a      	str	r2, [r3, #20]
}
 8008e28:	bf00      	nop
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}
 8008e30:	ffff0000 	.word	0xffff0000

08008e34 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e42:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e4a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008e4c:	7bbb      	ldrb	r3, [r7, #14]
 8008e4e:	2b10      	cmp	r3, #16
 8008e50:	d002      	beq.n	8008e58 <I2C_ITError+0x24>
 8008e52:	7bbb      	ldrb	r3, [r7, #14]
 8008e54:	2b40      	cmp	r3, #64	; 0x40
 8008e56:	d10a      	bne.n	8008e6e <I2C_ITError+0x3a>
 8008e58:	7bfb      	ldrb	r3, [r7, #15]
 8008e5a:	2b22      	cmp	r3, #34	; 0x22
 8008e5c:	d107      	bne.n	8008e6e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008e6c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008e6e:	7bfb      	ldrb	r3, [r7, #15]
 8008e70:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008e74:	2b28      	cmp	r3, #40	; 0x28
 8008e76:	d107      	bne.n	8008e88 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2228      	movs	r2, #40	; 0x28
 8008e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008e86:	e015      	b.n	8008eb4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e96:	d00a      	beq.n	8008eae <I2C_ITError+0x7a>
 8008e98:	7bfb      	ldrb	r3, [r7, #15]
 8008e9a:	2b60      	cmp	r3, #96	; 0x60
 8008e9c:	d007      	beq.n	8008eae <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2220      	movs	r2, #32
 8008ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ec2:	d162      	bne.n	8008f8a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	685a      	ldr	r2, [r3, #4]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008ed2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ed8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d020      	beq.n	8008f24 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ee6:	4a6a      	ldr	r2, [pc, #424]	; (8009090 <I2C_ITError+0x25c>)
 8008ee8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f7fe f8cb 	bl	800708a <HAL_DMA_Abort_IT>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f000 8089 	beq.w	800900e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f022 0201 	bic.w	r2, r2, #1
 8008f0a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2220      	movs	r2, #32
 8008f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008f1e:	4610      	mov	r0, r2
 8008f20:	4798      	blx	r3
 8008f22:	e074      	b.n	800900e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f28:	4a59      	ldr	r2, [pc, #356]	; (8009090 <I2C_ITError+0x25c>)
 8008f2a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7fe f8aa 	bl	800708a <HAL_DMA_Abort_IT>
 8008f36:	4603      	mov	r3, r0
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d068      	beq.n	800900e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	695b      	ldr	r3, [r3, #20]
 8008f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f46:	2b40      	cmp	r3, #64	; 0x40
 8008f48:	d10b      	bne.n	8008f62 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	691a      	ldr	r2, [r3, #16]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f54:	b2d2      	uxtb	r2, r2
 8008f56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5c:	1c5a      	adds	r2, r3, #1
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f022 0201 	bic.w	r2, r2, #1
 8008f70:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2220      	movs	r2, #32
 8008f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008f84:	4610      	mov	r0, r2
 8008f86:	4798      	blx	r3
 8008f88:	e041      	b.n	800900e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	2b60      	cmp	r3, #96	; 0x60
 8008f94:	d125      	bne.n	8008fe2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2220      	movs	r2, #32
 8008f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	695b      	ldr	r3, [r3, #20]
 8008faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fae:	2b40      	cmp	r3, #64	; 0x40
 8008fb0:	d10b      	bne.n	8008fca <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	691a      	ldr	r2, [r3, #16]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fbc:	b2d2      	uxtb	r2, r2
 8008fbe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc4:	1c5a      	adds	r2, r3, #1
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f022 0201 	bic.w	r2, r2, #1
 8008fd8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f7fe ff0e 	bl	8007dfc <HAL_I2C_AbortCpltCallback>
 8008fe0:	e015      	b.n	800900e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	695b      	ldr	r3, [r3, #20]
 8008fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fec:	2b40      	cmp	r3, #64	; 0x40
 8008fee:	d10b      	bne.n	8009008 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	691a      	ldr	r2, [r3, #16]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ffa:	b2d2      	uxtb	r2, r2
 8008ffc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009002:	1c5a      	adds	r2, r3, #1
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f7fe feed 	bl	8007de8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009012:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10e      	bne.n	800903c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009024:	2b00      	cmp	r3, #0
 8009026:	d109      	bne.n	800903c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800902e:	2b00      	cmp	r3, #0
 8009030:	d104      	bne.n	800903c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009038:	2b00      	cmp	r3, #0
 800903a:	d007      	beq.n	800904c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	685a      	ldr	r2, [r3, #4]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800904a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009052:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009058:	f003 0304 	and.w	r3, r3, #4
 800905c:	2b04      	cmp	r3, #4
 800905e:	d113      	bne.n	8009088 <I2C_ITError+0x254>
 8009060:	7bfb      	ldrb	r3, [r7, #15]
 8009062:	2b28      	cmp	r3, #40	; 0x28
 8009064:	d110      	bne.n	8009088 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a0a      	ldr	r2, [pc, #40]	; (8009094 <I2C_ITError+0x260>)
 800906a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2220      	movs	r2, #32
 8009076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f7fe fe92 	bl	8007dac <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009088:	bf00      	nop
 800908a:	3710      	adds	r7, #16
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	080091c5 	.word	0x080091c5
 8009094:	ffff0000 	.word	0xffff0000

08009098 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b088      	sub	sp, #32
 800909c:	af02      	add	r7, sp, #8
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	4608      	mov	r0, r1
 80090a2:	4611      	mov	r1, r2
 80090a4:	461a      	mov	r2, r3
 80090a6:	4603      	mov	r3, r0
 80090a8:	817b      	strh	r3, [r7, #10]
 80090aa:	460b      	mov	r3, r1
 80090ac:	813b      	strh	r3, [r7, #8]
 80090ae:	4613      	mov	r3, r2
 80090b0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80090c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80090c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c4:	9300      	str	r3, [sp, #0]
 80090c6:	6a3b      	ldr	r3, [r7, #32]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80090ce:	68f8      	ldr	r0, [r7, #12]
 80090d0:	f000 f920 	bl	8009314 <I2C_WaitOnFlagUntilTimeout>
 80090d4:	4603      	mov	r3, r0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00d      	beq.n	80090f6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090e8:	d103      	bne.n	80090f2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80090f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80090f2:	2303      	movs	r3, #3
 80090f4:	e05f      	b.n	80091b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80090f6:	897b      	ldrh	r3, [r7, #10]
 80090f8:	b2db      	uxtb	r3, r3
 80090fa:	461a      	mov	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009104:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009108:	6a3a      	ldr	r2, [r7, #32]
 800910a:	492d      	ldr	r1, [pc, #180]	; (80091c0 <I2C_RequestMemoryWrite+0x128>)
 800910c:	68f8      	ldr	r0, [r7, #12]
 800910e:	f000 f958 	bl	80093c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d001      	beq.n	800911c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	e04c      	b.n	80091b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800911c:	2300      	movs	r3, #0
 800911e:	617b      	str	r3, [r7, #20]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	695b      	ldr	r3, [r3, #20]
 8009126:	617b      	str	r3, [r7, #20]
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	699b      	ldr	r3, [r3, #24]
 800912e:	617b      	str	r3, [r7, #20]
 8009130:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009132:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009134:	6a39      	ldr	r1, [r7, #32]
 8009136:	68f8      	ldr	r0, [r7, #12]
 8009138:	f000 f9c2 	bl	80094c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00d      	beq.n	800915e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009146:	2b04      	cmp	r3, #4
 8009148:	d107      	bne.n	800915a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009158:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e02b      	b.n	80091b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800915e:	88fb      	ldrh	r3, [r7, #6]
 8009160:	2b01      	cmp	r3, #1
 8009162:	d105      	bne.n	8009170 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009164:	893b      	ldrh	r3, [r7, #8]
 8009166:	b2da      	uxtb	r2, r3
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	611a      	str	r2, [r3, #16]
 800916e:	e021      	b.n	80091b4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009170:	893b      	ldrh	r3, [r7, #8]
 8009172:	0a1b      	lsrs	r3, r3, #8
 8009174:	b29b      	uxth	r3, r3
 8009176:	b2da      	uxtb	r2, r3
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800917e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009180:	6a39      	ldr	r1, [r7, #32]
 8009182:	68f8      	ldr	r0, [r7, #12]
 8009184:	f000 f99c 	bl	80094c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009188:	4603      	mov	r3, r0
 800918a:	2b00      	cmp	r3, #0
 800918c:	d00d      	beq.n	80091aa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009192:	2b04      	cmp	r3, #4
 8009194:	d107      	bne.n	80091a6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e005      	b.n	80091b6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80091aa:	893b      	ldrh	r3, [r7, #8]
 80091ac:	b2da      	uxtb	r2, r3
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80091b4:	2300      	movs	r3, #0
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3718      	adds	r7, #24
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	bf00      	nop
 80091c0:	00010002 	.word	0x00010002

080091c4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b086      	sub	sp, #24
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80091cc:	2300      	movs	r3, #0
 80091ce:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091d4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091dc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80091de:	4b4b      	ldr	r3, [pc, #300]	; (800930c <I2C_DMAAbort+0x148>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	08db      	lsrs	r3, r3, #3
 80091e4:	4a4a      	ldr	r2, [pc, #296]	; (8009310 <I2C_DMAAbort+0x14c>)
 80091e6:	fba2 2303 	umull	r2, r3, r2, r3
 80091ea:	0a1a      	lsrs	r2, r3, #8
 80091ec:	4613      	mov	r3, r2
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	4413      	add	r3, r2
 80091f2:	00da      	lsls	r2, r3, #3
 80091f4:	1ad3      	subs	r3, r2, r3
 80091f6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d106      	bne.n	800920c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009202:	f043 0220 	orr.w	r2, r3, #32
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800920a:	e00a      	b.n	8009222 <I2C_DMAAbort+0x5e>
    }
    count--;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	3b01      	subs	r3, #1
 8009210:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800921c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009220:	d0ea      	beq.n	80091f8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009226:	2b00      	cmp	r3, #0
 8009228:	d003      	beq.n	8009232 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800922e:	2200      	movs	r2, #0
 8009230:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009236:	2b00      	cmp	r3, #0
 8009238:	d003      	beq.n	8009242 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800923e:	2200      	movs	r2, #0
 8009240:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009250:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	2200      	movs	r2, #0
 8009256:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800925c:	2b00      	cmp	r3, #0
 800925e:	d003      	beq.n	8009268 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009264:	2200      	movs	r2, #0
 8009266:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800926c:	2b00      	cmp	r3, #0
 800926e:	d003      	beq.n	8009278 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009274:	2200      	movs	r2, #0
 8009276:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	681a      	ldr	r2, [r3, #0]
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f022 0201 	bic.w	r2, r2, #1
 8009286:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800928e:	b2db      	uxtb	r3, r3
 8009290:	2b60      	cmp	r3, #96	; 0x60
 8009292:	d10e      	bne.n	80092b2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	2220      	movs	r2, #32
 8009298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	2200      	movs	r2, #0
 80092a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	2200      	movs	r2, #0
 80092a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80092aa:	6978      	ldr	r0, [r7, #20]
 80092ac:	f7fe fda6 	bl	8007dfc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80092b0:	e027      	b.n	8009302 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80092b2:	7cfb      	ldrb	r3, [r7, #19]
 80092b4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80092b8:	2b28      	cmp	r3, #40	; 0x28
 80092ba:	d117      	bne.n	80092ec <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f042 0201 	orr.w	r2, r2, #1
 80092ca:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80092da:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	2200      	movs	r2, #0
 80092e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	2228      	movs	r2, #40	; 0x28
 80092e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80092ea:	e007      	b.n	80092fc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	2220      	movs	r2, #32
 80092f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	2200      	movs	r2, #0
 80092f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80092fc:	6978      	ldr	r0, [r7, #20]
 80092fe:	f7fe fd73 	bl	8007de8 <HAL_I2C_ErrorCallback>
}
 8009302:	bf00      	nop
 8009304:	3718      	adds	r7, #24
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	200000d8 	.word	0x200000d8
 8009310:	14f8b589 	.word	0x14f8b589

08009314 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	60b9      	str	r1, [r7, #8]
 800931e:	603b      	str	r3, [r7, #0]
 8009320:	4613      	mov	r3, r2
 8009322:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009324:	e025      	b.n	8009372 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800932c:	d021      	beq.n	8009372 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800932e:	f7fc f887 	bl	8005440 <HAL_GetTick>
 8009332:	4602      	mov	r2, r0
 8009334:	69bb      	ldr	r3, [r7, #24]
 8009336:	1ad3      	subs	r3, r2, r3
 8009338:	683a      	ldr	r2, [r7, #0]
 800933a:	429a      	cmp	r2, r3
 800933c:	d302      	bcc.n	8009344 <I2C_WaitOnFlagUntilTimeout+0x30>
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d116      	bne.n	8009372 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2200      	movs	r2, #0
 8009348:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2220      	movs	r2, #32
 800934e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2200      	movs	r2, #0
 8009356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800935e:	f043 0220 	orr.w	r2, r3, #32
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2200      	movs	r2, #0
 800936a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800936e:	2301      	movs	r3, #1
 8009370:	e023      	b.n	80093ba <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	0c1b      	lsrs	r3, r3, #16
 8009376:	b2db      	uxtb	r3, r3
 8009378:	2b01      	cmp	r3, #1
 800937a:	d10d      	bne.n	8009398 <I2C_WaitOnFlagUntilTimeout+0x84>
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	695b      	ldr	r3, [r3, #20]
 8009382:	43da      	mvns	r2, r3
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	4013      	ands	r3, r2
 8009388:	b29b      	uxth	r3, r3
 800938a:	2b00      	cmp	r3, #0
 800938c:	bf0c      	ite	eq
 800938e:	2301      	moveq	r3, #1
 8009390:	2300      	movne	r3, #0
 8009392:	b2db      	uxtb	r3, r3
 8009394:	461a      	mov	r2, r3
 8009396:	e00c      	b.n	80093b2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	699b      	ldr	r3, [r3, #24]
 800939e:	43da      	mvns	r2, r3
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	4013      	ands	r3, r2
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	bf0c      	ite	eq
 80093aa:	2301      	moveq	r3, #1
 80093ac:	2300      	movne	r3, #0
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	461a      	mov	r2, r3
 80093b2:	79fb      	ldrb	r3, [r7, #7]
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d0b6      	beq.n	8009326 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80093b8:	2300      	movs	r3, #0
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	3710      	adds	r7, #16
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}

080093c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80093c2:	b580      	push	{r7, lr}
 80093c4:	b084      	sub	sp, #16
 80093c6:	af00      	add	r7, sp, #0
 80093c8:	60f8      	str	r0, [r7, #12]
 80093ca:	60b9      	str	r1, [r7, #8]
 80093cc:	607a      	str	r2, [r7, #4]
 80093ce:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80093d0:	e051      	b.n	8009476 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	695b      	ldr	r3, [r3, #20]
 80093d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093e0:	d123      	bne.n	800942a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093f0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80093fa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2200      	movs	r2, #0
 8009400:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2220      	movs	r2, #32
 8009406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2200      	movs	r2, #0
 800940e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009416:	f043 0204 	orr.w	r2, r3, #4
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2200      	movs	r2, #0
 8009422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009426:	2301      	movs	r3, #1
 8009428:	e046      	b.n	80094b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009430:	d021      	beq.n	8009476 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009432:	f7fc f805 	bl	8005440 <HAL_GetTick>
 8009436:	4602      	mov	r2, r0
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	1ad3      	subs	r3, r2, r3
 800943c:	687a      	ldr	r2, [r7, #4]
 800943e:	429a      	cmp	r2, r3
 8009440:	d302      	bcc.n	8009448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d116      	bne.n	8009476 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2200      	movs	r2, #0
 800944c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2220      	movs	r2, #32
 8009452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2200      	movs	r2, #0
 800945a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009462:	f043 0220 	orr.w	r2, r3, #32
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2200      	movs	r2, #0
 800946e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e020      	b.n	80094b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	0c1b      	lsrs	r3, r3, #16
 800947a:	b2db      	uxtb	r3, r3
 800947c:	2b01      	cmp	r3, #1
 800947e:	d10c      	bne.n	800949a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	695b      	ldr	r3, [r3, #20]
 8009486:	43da      	mvns	r2, r3
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	4013      	ands	r3, r2
 800948c:	b29b      	uxth	r3, r3
 800948e:	2b00      	cmp	r3, #0
 8009490:	bf14      	ite	ne
 8009492:	2301      	movne	r3, #1
 8009494:	2300      	moveq	r3, #0
 8009496:	b2db      	uxtb	r3, r3
 8009498:	e00b      	b.n	80094b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	699b      	ldr	r3, [r3, #24]
 80094a0:	43da      	mvns	r2, r3
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	4013      	ands	r3, r2
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	bf14      	ite	ne
 80094ac:	2301      	movne	r3, #1
 80094ae:	2300      	moveq	r3, #0
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d18d      	bne.n	80093d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80094b6:	2300      	movs	r3, #0
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80094cc:	e02d      	b.n	800952a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	f000 f8aa 	bl	8009628 <I2C_IsAcknowledgeFailed>
 80094d4:	4603      	mov	r3, r0
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d001      	beq.n	80094de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80094da:	2301      	movs	r3, #1
 80094dc:	e02d      	b.n	800953a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094e4:	d021      	beq.n	800952a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094e6:	f7fb ffab 	bl	8005440 <HAL_GetTick>
 80094ea:	4602      	mov	r2, r0
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	1ad3      	subs	r3, r2, r3
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d302      	bcc.n	80094fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d116      	bne.n	800952a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2200      	movs	r2, #0
 8009500:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2220      	movs	r2, #32
 8009506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2200      	movs	r2, #0
 800950e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009516:	f043 0220 	orr.w	r2, r3, #32
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2200      	movs	r2, #0
 8009522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009526:	2301      	movs	r3, #1
 8009528:	e007      	b.n	800953a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	695b      	ldr	r3, [r3, #20]
 8009530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009534:	2b80      	cmp	r3, #128	; 0x80
 8009536:	d1ca      	bne.n	80094ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009538:	2300      	movs	r3, #0
}
 800953a:	4618      	mov	r0, r3
 800953c:	3710      	adds	r7, #16
 800953e:	46bd      	mov	sp, r7
 8009540:	bd80      	pop	{r7, pc}

08009542 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009542:	b580      	push	{r7, lr}
 8009544:	b084      	sub	sp, #16
 8009546:	af00      	add	r7, sp, #0
 8009548:	60f8      	str	r0, [r7, #12]
 800954a:	60b9      	str	r1, [r7, #8]
 800954c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800954e:	e02d      	b.n	80095ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009550:	68f8      	ldr	r0, [r7, #12]
 8009552:	f000 f869 	bl	8009628 <I2C_IsAcknowledgeFailed>
 8009556:	4603      	mov	r3, r0
 8009558:	2b00      	cmp	r3, #0
 800955a:	d001      	beq.n	8009560 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	e02d      	b.n	80095bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009566:	d021      	beq.n	80095ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009568:	f7fb ff6a 	bl	8005440 <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	68ba      	ldr	r2, [r7, #8]
 8009574:	429a      	cmp	r2, r3
 8009576:	d302      	bcc.n	800957e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d116      	bne.n	80095ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2200      	movs	r2, #0
 8009582:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	2220      	movs	r2, #32
 8009588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2200      	movs	r2, #0
 8009590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009598:	f043 0220 	orr.w	r2, r3, #32
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2200      	movs	r2, #0
 80095a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80095a8:	2301      	movs	r3, #1
 80095aa:	e007      	b.n	80095bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	695b      	ldr	r3, [r3, #20]
 80095b2:	f003 0304 	and.w	r3, r3, #4
 80095b6:	2b04      	cmp	r3, #4
 80095b8:	d1ca      	bne.n	8009550 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80095ba:	2300      	movs	r3, #0
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3710      	adds	r7, #16
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}

080095c4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b085      	sub	sp, #20
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095cc:	2300      	movs	r3, #0
 80095ce:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80095d0:	4b13      	ldr	r3, [pc, #76]	; (8009620 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	08db      	lsrs	r3, r3, #3
 80095d6:	4a13      	ldr	r2, [pc, #76]	; (8009624 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80095d8:	fba2 2303 	umull	r2, r3, r2, r3
 80095dc:	0a1a      	lsrs	r2, r3, #8
 80095de:	4613      	mov	r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	4413      	add	r3, r2
 80095e4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	3b01      	subs	r3, #1
 80095ea:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d107      	bne.n	8009602 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095f6:	f043 0220 	orr.w	r2, r3, #32
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e008      	b.n	8009614 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800960c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009610:	d0e9      	beq.n	80095e6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009612:	2300      	movs	r3, #0
}
 8009614:	4618      	mov	r0, r3
 8009616:	3714      	adds	r7, #20
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr
 8009620:	200000d8 	.word	0x200000d8
 8009624:	14f8b589 	.word	0x14f8b589

08009628 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	695b      	ldr	r3, [r3, #20]
 8009636:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800963a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800963e:	d11b      	bne.n	8009678 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009648:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2220      	movs	r2, #32
 8009654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2200      	movs	r2, #0
 800965c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009664:	f043 0204 	orr.w	r2, r3, #4
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009674:	2301      	movs	r3, #1
 8009676:	e000      	b.n	800967a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009678:	2300      	movs	r3, #0
}
 800967a:	4618      	mov	r0, r3
 800967c:	370c      	adds	r7, #12
 800967e:	46bd      	mov	sp, r7
 8009680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009684:	4770      	bx	lr

08009686 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009686:	b480      	push	{r7}
 8009688:	b083      	sub	sp, #12
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009692:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8009696:	d103      	bne.n	80096a0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800969e:	e007      	b.n	80096b0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096a4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80096a8:	d102      	bne.n	80096b0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2208      	movs	r2, #8
 80096ae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80096b0:	bf00      	nop
 80096b2:	370c      	adds	r7, #12
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80096bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096be:	b08f      	sub	sp, #60	; 0x3c
 80096c0:	af0a      	add	r7, sp, #40	; 0x28
 80096c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d101      	bne.n	80096ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	e10f      	b.n	80098ee <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d106      	bne.n	80096ee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f008 fa63 	bl	8011bb4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2203      	movs	r2, #3
 80096f2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d102      	bne.n	8009708 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4618      	mov	r0, r3
 800970e:	f005 f99e 	bl	800ea4e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	603b      	str	r3, [r7, #0]
 8009718:	687e      	ldr	r6, [r7, #4]
 800971a:	466d      	mov	r5, sp
 800971c:	f106 0410 	add.w	r4, r6, #16
 8009720:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009722:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009724:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009726:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009728:	e894 0003 	ldmia.w	r4, {r0, r1}
 800972c:	e885 0003 	stmia.w	r5, {r0, r1}
 8009730:	1d33      	adds	r3, r6, #4
 8009732:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009734:	6838      	ldr	r0, [r7, #0]
 8009736:	f005 f875 	bl	800e824 <USB_CoreInit>
 800973a:	4603      	mov	r3, r0
 800973c:	2b00      	cmp	r3, #0
 800973e:	d005      	beq.n	800974c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2202      	movs	r2, #2
 8009744:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8009748:	2301      	movs	r3, #1
 800974a:	e0d0      	b.n	80098ee <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2100      	movs	r1, #0
 8009752:	4618      	mov	r0, r3
 8009754:	f005 f98c 	bl	800ea70 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009758:	2300      	movs	r3, #0
 800975a:	73fb      	strb	r3, [r7, #15]
 800975c:	e04a      	b.n	80097f4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800975e:	7bfa      	ldrb	r2, [r7, #15]
 8009760:	6879      	ldr	r1, [r7, #4]
 8009762:	4613      	mov	r3, r2
 8009764:	00db      	lsls	r3, r3, #3
 8009766:	1a9b      	subs	r3, r3, r2
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	440b      	add	r3, r1
 800976c:	333d      	adds	r3, #61	; 0x3d
 800976e:	2201      	movs	r2, #1
 8009770:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009772:	7bfa      	ldrb	r2, [r7, #15]
 8009774:	6879      	ldr	r1, [r7, #4]
 8009776:	4613      	mov	r3, r2
 8009778:	00db      	lsls	r3, r3, #3
 800977a:	1a9b      	subs	r3, r3, r2
 800977c:	009b      	lsls	r3, r3, #2
 800977e:	440b      	add	r3, r1
 8009780:	333c      	adds	r3, #60	; 0x3c
 8009782:	7bfa      	ldrb	r2, [r7, #15]
 8009784:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009786:	7bfa      	ldrb	r2, [r7, #15]
 8009788:	7bfb      	ldrb	r3, [r7, #15]
 800978a:	b298      	uxth	r0, r3
 800978c:	6879      	ldr	r1, [r7, #4]
 800978e:	4613      	mov	r3, r2
 8009790:	00db      	lsls	r3, r3, #3
 8009792:	1a9b      	subs	r3, r3, r2
 8009794:	009b      	lsls	r3, r3, #2
 8009796:	440b      	add	r3, r1
 8009798:	3342      	adds	r3, #66	; 0x42
 800979a:	4602      	mov	r2, r0
 800979c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800979e:	7bfa      	ldrb	r2, [r7, #15]
 80097a0:	6879      	ldr	r1, [r7, #4]
 80097a2:	4613      	mov	r3, r2
 80097a4:	00db      	lsls	r3, r3, #3
 80097a6:	1a9b      	subs	r3, r3, r2
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	440b      	add	r3, r1
 80097ac:	333f      	adds	r3, #63	; 0x3f
 80097ae:	2200      	movs	r2, #0
 80097b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80097b2:	7bfa      	ldrb	r2, [r7, #15]
 80097b4:	6879      	ldr	r1, [r7, #4]
 80097b6:	4613      	mov	r3, r2
 80097b8:	00db      	lsls	r3, r3, #3
 80097ba:	1a9b      	subs	r3, r3, r2
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	440b      	add	r3, r1
 80097c0:	3344      	adds	r3, #68	; 0x44
 80097c2:	2200      	movs	r2, #0
 80097c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80097c6:	7bfa      	ldrb	r2, [r7, #15]
 80097c8:	6879      	ldr	r1, [r7, #4]
 80097ca:	4613      	mov	r3, r2
 80097cc:	00db      	lsls	r3, r3, #3
 80097ce:	1a9b      	subs	r3, r3, r2
 80097d0:	009b      	lsls	r3, r3, #2
 80097d2:	440b      	add	r3, r1
 80097d4:	3348      	adds	r3, #72	; 0x48
 80097d6:	2200      	movs	r2, #0
 80097d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80097da:	7bfa      	ldrb	r2, [r7, #15]
 80097dc:	6879      	ldr	r1, [r7, #4]
 80097de:	4613      	mov	r3, r2
 80097e0:	00db      	lsls	r3, r3, #3
 80097e2:	1a9b      	subs	r3, r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	440b      	add	r3, r1
 80097e8:	3350      	adds	r3, #80	; 0x50
 80097ea:	2200      	movs	r2, #0
 80097ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80097ee:	7bfb      	ldrb	r3, [r7, #15]
 80097f0:	3301      	adds	r3, #1
 80097f2:	73fb      	strb	r3, [r7, #15]
 80097f4:	7bfa      	ldrb	r2, [r7, #15]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d3af      	bcc.n	800975e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80097fe:	2300      	movs	r3, #0
 8009800:	73fb      	strb	r3, [r7, #15]
 8009802:	e044      	b.n	800988e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009804:	7bfa      	ldrb	r2, [r7, #15]
 8009806:	6879      	ldr	r1, [r7, #4]
 8009808:	4613      	mov	r3, r2
 800980a:	00db      	lsls	r3, r3, #3
 800980c:	1a9b      	subs	r3, r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	440b      	add	r3, r1
 8009812:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8009816:	2200      	movs	r2, #0
 8009818:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800981a:	7bfa      	ldrb	r2, [r7, #15]
 800981c:	6879      	ldr	r1, [r7, #4]
 800981e:	4613      	mov	r3, r2
 8009820:	00db      	lsls	r3, r3, #3
 8009822:	1a9b      	subs	r3, r3, r2
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	440b      	add	r3, r1
 8009828:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800982c:	7bfa      	ldrb	r2, [r7, #15]
 800982e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009830:	7bfa      	ldrb	r2, [r7, #15]
 8009832:	6879      	ldr	r1, [r7, #4]
 8009834:	4613      	mov	r3, r2
 8009836:	00db      	lsls	r3, r3, #3
 8009838:	1a9b      	subs	r3, r3, r2
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	440b      	add	r3, r1
 800983e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009842:	2200      	movs	r2, #0
 8009844:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009846:	7bfa      	ldrb	r2, [r7, #15]
 8009848:	6879      	ldr	r1, [r7, #4]
 800984a:	4613      	mov	r3, r2
 800984c:	00db      	lsls	r3, r3, #3
 800984e:	1a9b      	subs	r3, r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	440b      	add	r3, r1
 8009854:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009858:	2200      	movs	r2, #0
 800985a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800985c:	7bfa      	ldrb	r2, [r7, #15]
 800985e:	6879      	ldr	r1, [r7, #4]
 8009860:	4613      	mov	r3, r2
 8009862:	00db      	lsls	r3, r3, #3
 8009864:	1a9b      	subs	r3, r3, r2
 8009866:	009b      	lsls	r3, r3, #2
 8009868:	440b      	add	r3, r1
 800986a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800986e:	2200      	movs	r2, #0
 8009870:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009872:	7bfa      	ldrb	r2, [r7, #15]
 8009874:	6879      	ldr	r1, [r7, #4]
 8009876:	4613      	mov	r3, r2
 8009878:	00db      	lsls	r3, r3, #3
 800987a:	1a9b      	subs	r3, r3, r2
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	440b      	add	r3, r1
 8009880:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009884:	2200      	movs	r2, #0
 8009886:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009888:	7bfb      	ldrb	r3, [r7, #15]
 800988a:	3301      	adds	r3, #1
 800988c:	73fb      	strb	r3, [r7, #15]
 800988e:	7bfa      	ldrb	r2, [r7, #15]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	429a      	cmp	r2, r3
 8009896:	d3b5      	bcc.n	8009804 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	603b      	str	r3, [r7, #0]
 800989e:	687e      	ldr	r6, [r7, #4]
 80098a0:	466d      	mov	r5, sp
 80098a2:	f106 0410 	add.w	r4, r6, #16
 80098a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80098a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80098aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80098ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80098ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80098b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80098b6:	1d33      	adds	r3, r6, #4
 80098b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80098ba:	6838      	ldr	r0, [r7, #0]
 80098bc:	f005 f902 	bl	800eac4 <USB_DevInit>
 80098c0:	4603      	mov	r3, r0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d005      	beq.n	80098d2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2202      	movs	r2, #2
 80098ca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80098ce:	2301      	movs	r3, #1
 80098d0:	e00d      	b.n	80098ee <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2201      	movs	r2, #1
 80098de:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4618      	mov	r0, r3
 80098e8:	f006 f94a 	bl	800fb80 <USB_DevDisconnect>

  return HAL_OK;
 80098ec:	2300      	movs	r3, #0
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3714      	adds	r7, #20
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080098f6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80098f6:	b580      	push	{r7, lr}
 80098f8:	b084      	sub	sp, #16
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800990a:	2b01      	cmp	r3, #1
 800990c:	d101      	bne.n	8009912 <HAL_PCD_Start+0x1c>
 800990e:	2302      	movs	r3, #2
 8009910:	e020      	b.n	8009954 <HAL_PCD_Start+0x5e>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2201      	movs	r2, #1
 8009916:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800991e:	2b01      	cmp	r3, #1
 8009920:	d109      	bne.n	8009936 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8009926:	2b01      	cmp	r3, #1
 8009928:	d005      	beq.n	8009936 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800992e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	4618      	mov	r0, r3
 800993c:	f005 f876 	bl	800ea2c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4618      	mov	r0, r3
 8009946:	f006 f8fa 	bl	800fb3e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009952:	2300      	movs	r3, #0
}
 8009954:	4618      	mov	r0, r3
 8009956:	3710      	adds	r7, #16
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800995c:	b590      	push	{r4, r7, lr}
 800995e:	b08d      	sub	sp, #52	; 0x34
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800996a:	6a3b      	ldr	r3, [r7, #32]
 800996c:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4618      	mov	r0, r3
 8009974:	f006 f9b8 	bl	800fce8 <USB_GetMode>
 8009978:	4603      	mov	r3, r0
 800997a:	2b00      	cmp	r3, #0
 800997c:	f040 839d 	bne.w	800a0ba <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4618      	mov	r0, r3
 8009986:	f006 f91c 	bl	800fbc2 <USB_ReadInterrupts>
 800998a:	4603      	mov	r3, r0
 800998c:	2b00      	cmp	r3, #0
 800998e:	f000 8393 	beq.w	800a0b8 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4618      	mov	r0, r3
 8009998:	f006 f913 	bl	800fbc2 <USB_ReadInterrupts>
 800999c:	4603      	mov	r3, r0
 800999e:	f003 0302 	and.w	r3, r3, #2
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d107      	bne.n	80099b6 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	695a      	ldr	r2, [r3, #20]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f002 0202 	and.w	r2, r2, #2
 80099b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4618      	mov	r0, r3
 80099bc:	f006 f901 	bl	800fbc2 <USB_ReadInterrupts>
 80099c0:	4603      	mov	r3, r0
 80099c2:	f003 0310 	and.w	r3, r3, #16
 80099c6:	2b10      	cmp	r3, #16
 80099c8:	d161      	bne.n	8009a8e <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	699a      	ldr	r2, [r3, #24]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f022 0210 	bic.w	r2, r2, #16
 80099d8:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80099da:	6a3b      	ldr	r3, [r7, #32]
 80099dc:	6a1b      	ldr	r3, [r3, #32]
 80099de:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80099e0:	69bb      	ldr	r3, [r7, #24]
 80099e2:	f003 020f 	and.w	r2, r3, #15
 80099e6:	4613      	mov	r3, r2
 80099e8:	00db      	lsls	r3, r3, #3
 80099ea:	1a9b      	subs	r3, r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	4413      	add	r3, r2
 80099f6:	3304      	adds	r3, #4
 80099f8:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	0c5b      	lsrs	r3, r3, #17
 80099fe:	f003 030f 	and.w	r3, r3, #15
 8009a02:	2b02      	cmp	r3, #2
 8009a04:	d124      	bne.n	8009a50 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009a06:	69ba      	ldr	r2, [r7, #24]
 8009a08:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009a0c:	4013      	ands	r3, r2
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d035      	beq.n	8009a7e <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	091b      	lsrs	r3, r3, #4
 8009a1a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009a1c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009a20:	b29b      	uxth	r3, r3
 8009a22:	461a      	mov	r2, r3
 8009a24:	6a38      	ldr	r0, [r7, #32]
 8009a26:	f005 ff67 	bl	800f8f8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	68da      	ldr	r2, [r3, #12]
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	091b      	lsrs	r3, r3, #4
 8009a32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009a36:	441a      	add	r2, r3
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	699a      	ldr	r2, [r3, #24]
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	091b      	lsrs	r3, r3, #4
 8009a44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009a48:	441a      	add	r2, r3
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	619a      	str	r2, [r3, #24]
 8009a4e:	e016      	b.n	8009a7e <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	0c5b      	lsrs	r3, r3, #17
 8009a54:	f003 030f 	and.w	r3, r3, #15
 8009a58:	2b06      	cmp	r3, #6
 8009a5a:	d110      	bne.n	8009a7e <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009a62:	2208      	movs	r2, #8
 8009a64:	4619      	mov	r1, r3
 8009a66:	6a38      	ldr	r0, [r7, #32]
 8009a68:	f005 ff46 	bl	800f8f8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	699a      	ldr	r2, [r3, #24]
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	091b      	lsrs	r3, r3, #4
 8009a74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009a78:	441a      	add	r2, r3
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	699a      	ldr	r2, [r3, #24]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f042 0210 	orr.w	r2, r2, #16
 8009a8c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4618      	mov	r0, r3
 8009a94:	f006 f895 	bl	800fbc2 <USB_ReadInterrupts>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009a9e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009aa2:	d16e      	bne.n	8009b82 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4618      	mov	r0, r3
 8009aae:	f006 f89b 	bl	800fbe8 <USB_ReadDevAllOutEpInterrupt>
 8009ab2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009ab4:	e062      	b.n	8009b7c <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab8:	f003 0301 	and.w	r3, r3, #1
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d057      	beq.n	8009b70 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ac6:	b2d2      	uxtb	r2, r2
 8009ac8:	4611      	mov	r1, r2
 8009aca:	4618      	mov	r0, r3
 8009acc:	f006 f8c0 	bl	800fc50 <USB_ReadDevOutEPInterrupt>
 8009ad0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009ad2:	693b      	ldr	r3, [r7, #16]
 8009ad4:	f003 0301 	and.w	r3, r3, #1
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d00c      	beq.n	8009af6 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ade:	015a      	lsls	r2, r3, #5
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	4413      	add	r3, r2
 8009ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ae8:	461a      	mov	r2, r3
 8009aea:	2301      	movs	r3, #1
 8009aec:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009aee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f000 fdb1 	bl	800a658 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	f003 0308 	and.w	r3, r3, #8
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d00c      	beq.n	8009b1a <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b02:	015a      	lsls	r2, r3, #5
 8009b04:	69fb      	ldr	r3, [r7, #28]
 8009b06:	4413      	add	r3, r2
 8009b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	2308      	movs	r3, #8
 8009b10:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009b12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 feab 	bl	800a870 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	f003 0310 	and.w	r3, r3, #16
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d008      	beq.n	8009b36 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b26:	015a      	lsls	r2, r3, #5
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	4413      	add	r3, r2
 8009b2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b30:	461a      	mov	r2, r3
 8009b32:	2310      	movs	r3, #16
 8009b34:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	f003 0320 	and.w	r3, r3, #32
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d008      	beq.n	8009b52 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b42:	015a      	lsls	r2, r3, #5
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	4413      	add	r3, r2
 8009b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b4c:	461a      	mov	r2, r3
 8009b4e:	2320      	movs	r3, #32
 8009b50:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d009      	beq.n	8009b70 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b5e:	015a      	lsls	r2, r3, #5
 8009b60:	69fb      	ldr	r3, [r7, #28]
 8009b62:	4413      	add	r3, r2
 8009b64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b68:	461a      	mov	r2, r3
 8009b6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009b6e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b72:	3301      	adds	r3, #1
 8009b74:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b78:	085b      	lsrs	r3, r3, #1
 8009b7a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d199      	bne.n	8009ab6 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4618      	mov	r0, r3
 8009b88:	f006 f81b 	bl	800fbc2 <USB_ReadInterrupts>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009b92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009b96:	f040 80c0 	bne.w	8009d1a <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f006 f83c 	bl	800fc1c <USB_ReadDevAllInEpInterrupt>
 8009ba4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009baa:	e0b2      	b.n	8009d12 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bae:	f003 0301 	and.w	r3, r3, #1
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	f000 80a7 	beq.w	8009d06 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bbe:	b2d2      	uxtb	r2, r2
 8009bc0:	4611      	mov	r1, r2
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f006 f862 	bl	800fc8c <USB_ReadDevInEPInterrupt>
 8009bc8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	f003 0301 	and.w	r3, r3, #1
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d057      	beq.n	8009c84 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd6:	f003 030f 	and.w	r3, r3, #15
 8009bda:	2201      	movs	r2, #1
 8009bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8009be0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009be2:	69fb      	ldr	r3, [r7, #28]
 8009be4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009be8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	43db      	mvns	r3, r3
 8009bee:	69f9      	ldr	r1, [r7, #28]
 8009bf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009bf4:	4013      	ands	r3, r2
 8009bf6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfa:	015a      	lsls	r2, r3, #5
 8009bfc:	69fb      	ldr	r3, [r7, #28]
 8009bfe:	4413      	add	r3, r2
 8009c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c04:	461a      	mov	r2, r3
 8009c06:	2301      	movs	r3, #1
 8009c08:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	691b      	ldr	r3, [r3, #16]
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d132      	bne.n	8009c78 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009c12:	6879      	ldr	r1, [r7, #4]
 8009c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c16:	4613      	mov	r3, r2
 8009c18:	00db      	lsls	r3, r3, #3
 8009c1a:	1a9b      	subs	r3, r3, r2
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	440b      	add	r3, r1
 8009c20:	3348      	adds	r3, #72	; 0x48
 8009c22:	6819      	ldr	r1, [r3, #0]
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c28:	4613      	mov	r3, r2
 8009c2a:	00db      	lsls	r3, r3, #3
 8009c2c:	1a9b      	subs	r3, r3, r2
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	4403      	add	r3, r0
 8009c32:	3344      	adds	r3, #68	; 0x44
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4419      	add	r1, r3
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c3c:	4613      	mov	r3, r2
 8009c3e:	00db      	lsls	r3, r3, #3
 8009c40:	1a9b      	subs	r3, r3, r2
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	4403      	add	r3, r0
 8009c46:	3348      	adds	r3, #72	; 0x48
 8009c48:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d113      	bne.n	8009c78 <HAL_PCD_IRQHandler+0x31c>
 8009c50:	6879      	ldr	r1, [r7, #4]
 8009c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c54:	4613      	mov	r3, r2
 8009c56:	00db      	lsls	r3, r3, #3
 8009c58:	1a9b      	subs	r3, r3, r2
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	440b      	add	r3, r1
 8009c5e:	3350      	adds	r3, #80	; 0x50
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d108      	bne.n	8009c78 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6818      	ldr	r0, [r3, #0]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009c70:	461a      	mov	r2, r3
 8009c72:	2101      	movs	r1, #1
 8009c74:	f006 f86a 	bl	800fd4c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f008 f827 	bl	8011cd2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	f003 0308 	and.w	r3, r3, #8
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d008      	beq.n	8009ca0 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c90:	015a      	lsls	r2, r3, #5
 8009c92:	69fb      	ldr	r3, [r7, #28]
 8009c94:	4413      	add	r3, r2
 8009c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	2308      	movs	r3, #8
 8009c9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	f003 0310 	and.w	r3, r3, #16
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d008      	beq.n	8009cbc <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cac:	015a      	lsls	r2, r3, #5
 8009cae:	69fb      	ldr	r3, [r7, #28]
 8009cb0:	4413      	add	r3, r2
 8009cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	2310      	movs	r3, #16
 8009cba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d008      	beq.n	8009cd8 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cc8:	015a      	lsls	r2, r3, #5
 8009cca:	69fb      	ldr	r3, [r7, #28]
 8009ccc:	4413      	add	r3, r2
 8009cce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	2340      	movs	r3, #64	; 0x40
 8009cd6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	f003 0302 	and.w	r3, r3, #2
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d008      	beq.n	8009cf4 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce4:	015a      	lsls	r2, r3, #5
 8009ce6:	69fb      	ldr	r3, [r7, #28]
 8009ce8:	4413      	add	r3, r2
 8009cea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cee:	461a      	mov	r2, r3
 8009cf0:	2302      	movs	r3, #2
 8009cf2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d003      	beq.n	8009d06 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009cfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 fc1b 	bl	800a53c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d08:	3301      	adds	r3, #1
 8009d0a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d0e:	085b      	lsrs	r3, r3, #1
 8009d10:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	f47f af49 	bne.w	8009bac <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f005 ff4f 	bl	800fbc2 <USB_ReadInterrupts>
 8009d24:	4603      	mov	r3, r0
 8009d26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009d2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009d2e:	d122      	bne.n	8009d76 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d36:	685b      	ldr	r3, [r3, #4]
 8009d38:	69fa      	ldr	r2, [r7, #28]
 8009d3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d3e:	f023 0301 	bic.w	r3, r3, #1
 8009d42:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d108      	bne.n	8009d60 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009d56:	2100      	movs	r1, #0
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f000 fe27 	bl	800a9ac <HAL_PCDEx_LPM_Callback>
 8009d5e:	e002      	b.n	8009d66 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f008 f82d 	bl	8011dc0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	695a      	ldr	r2, [r3, #20]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009d74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f005 ff21 	bl	800fbc2 <USB_ReadInterrupts>
 8009d80:	4603      	mov	r3, r0
 8009d82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d8a:	d112      	bne.n	8009db2 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009d8c:	69fb      	ldr	r3, [r7, #28]
 8009d8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	f003 0301 	and.w	r3, r3, #1
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d102      	bne.n	8009da2 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f007 ffe9 	bl	8011d74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	695a      	ldr	r2, [r3, #20]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009db0:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	4618      	mov	r0, r3
 8009db8:	f005 ff03 	bl	800fbc2 <USB_ReadInterrupts>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009dc6:	f040 80c7 	bne.w	8009f58 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009dca:	69fb      	ldr	r3, [r7, #28]
 8009dcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dd0:	685b      	ldr	r3, [r3, #4]
 8009dd2:	69fa      	ldr	r2, [r7, #28]
 8009dd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009dd8:	f023 0301 	bic.w	r3, r3, #1
 8009ddc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2110      	movs	r1, #16
 8009de4:	4618      	mov	r0, r3
 8009de6:	f004 ffd1 	bl	800ed8c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009dea:	2300      	movs	r3, #0
 8009dec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009dee:	e056      	b.n	8009e9e <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009df2:	015a      	lsls	r2, r3, #5
 8009df4:	69fb      	ldr	r3, [r7, #28]
 8009df6:	4413      	add	r3, r2
 8009df8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dfc:	461a      	mov	r2, r3
 8009dfe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009e02:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e06:	015a      	lsls	r2, r3, #5
 8009e08:	69fb      	ldr	r3, [r7, #28]
 8009e0a:	4413      	add	r3, r2
 8009e0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e14:	0151      	lsls	r1, r2, #5
 8009e16:	69fa      	ldr	r2, [r7, #28]
 8009e18:	440a      	add	r2, r1
 8009e1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e1e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009e22:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e26:	015a      	lsls	r2, r3, #5
 8009e28:	69fb      	ldr	r3, [r7, #28]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e34:	0151      	lsls	r1, r2, #5
 8009e36:	69fa      	ldr	r2, [r7, #28]
 8009e38:	440a      	add	r2, r1
 8009e3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009e42:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e46:	015a      	lsls	r2, r3, #5
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	4413      	add	r3, r2
 8009e4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e50:	461a      	mov	r2, r3
 8009e52:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009e56:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e5a:	015a      	lsls	r2, r3, #5
 8009e5c:	69fb      	ldr	r3, [r7, #28]
 8009e5e:	4413      	add	r3, r2
 8009e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e68:	0151      	lsls	r1, r2, #5
 8009e6a:	69fa      	ldr	r2, [r7, #28]
 8009e6c:	440a      	add	r2, r1
 8009e6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009e76:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e7a:	015a      	lsls	r2, r3, #5
 8009e7c:	69fb      	ldr	r3, [r7, #28]
 8009e7e:	4413      	add	r3, r2
 8009e80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e88:	0151      	lsls	r1, r2, #5
 8009e8a:	69fa      	ldr	r2, [r7, #28]
 8009e8c:	440a      	add	r2, r1
 8009e8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e92:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009e96:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d3a3      	bcc.n	8009df0 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009ea8:	69fb      	ldr	r3, [r7, #28]
 8009eaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009eae:	69db      	ldr	r3, [r3, #28]
 8009eb0:	69fa      	ldr	r2, [r7, #28]
 8009eb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009eb6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009eba:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d016      	beq.n	8009ef2 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ece:	69fa      	ldr	r2, [r7, #28]
 8009ed0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ed4:	f043 030b 	orr.w	r3, r3, #11
 8009ed8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009edc:	69fb      	ldr	r3, [r7, #28]
 8009ede:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ee4:	69fa      	ldr	r2, [r7, #28]
 8009ee6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009eea:	f043 030b 	orr.w	r3, r3, #11
 8009eee:	6453      	str	r3, [r2, #68]	; 0x44
 8009ef0:	e015      	b.n	8009f1e <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009ef2:	69fb      	ldr	r3, [r7, #28]
 8009ef4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ef8:	695b      	ldr	r3, [r3, #20]
 8009efa:	69fa      	ldr	r2, [r7, #28]
 8009efc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f00:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009f04:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8009f08:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009f0a:	69fb      	ldr	r3, [r7, #28]
 8009f0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f10:	691b      	ldr	r3, [r3, #16]
 8009f12:	69fa      	ldr	r2, [r7, #28]
 8009f14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f18:	f043 030b 	orr.w	r3, r3, #11
 8009f1c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009f1e:	69fb      	ldr	r3, [r7, #28]
 8009f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	69fa      	ldr	r2, [r7, #28]
 8009f28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f2c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009f30:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6818      	ldr	r0, [r3, #0]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009f42:	461a      	mov	r2, r3
 8009f44:	f005 ff02 	bl	800fd4c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	695a      	ldr	r2, [r3, #20]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009f56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f005 fe30 	bl	800fbc2 <USB_ReadInterrupts>
 8009f62:	4603      	mov	r3, r0
 8009f64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009f68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f6c:	d124      	bne.n	8009fb8 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4618      	mov	r0, r3
 8009f74:	f005 fec6 	bl	800fd04 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f004 ff66 	bl	800ee4e <USB_GetDevSpeed>
 8009f82:	4603      	mov	r3, r0
 8009f84:	461a      	mov	r2, r3
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681c      	ldr	r4, [r3, #0]
 8009f8e:	f001 f96b 	bl	800b268 <HAL_RCC_GetHCLKFreq>
 8009f92:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	4620      	mov	r0, r4
 8009f9e:	f004 fca3 	bl	800e8e8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f007 febd 	bl	8011d22 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	695a      	ldr	r2, [r3, #20]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009fb6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f005 fe00 	bl	800fbc2 <USB_ReadInterrupts>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	f003 0308 	and.w	r3, r3, #8
 8009fc8:	2b08      	cmp	r3, #8
 8009fca:	d10a      	bne.n	8009fe2 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f007 fe9a 	bl	8011d06 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	695a      	ldr	r2, [r3, #20]
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f002 0208 	and.w	r2, r2, #8
 8009fe0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f005 fdeb 	bl	800fbc2 <USB_ReadInterrupts>
 8009fec:	4603      	mov	r3, r0
 8009fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009ff2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009ff6:	d10f      	bne.n	800a018 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	4619      	mov	r1, r3
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f007 fefc 	bl	8011e00 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	695a      	ldr	r2, [r3, #20]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800a016:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4618      	mov	r0, r3
 800a01e:	f005 fdd0 	bl	800fbc2 <USB_ReadInterrupts>
 800a022:	4603      	mov	r3, r0
 800a024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a028:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a02c:	d10f      	bne.n	800a04e <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800a02e:	2300      	movs	r3, #0
 800a030:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a034:	b2db      	uxtb	r3, r3
 800a036:	4619      	mov	r1, r3
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f007 fecf 	bl	8011ddc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	695a      	ldr	r2, [r3, #20]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800a04c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4618      	mov	r0, r3
 800a054:	f005 fdb5 	bl	800fbc2 <USB_ReadInterrupts>
 800a058:	4603      	mov	r3, r0
 800a05a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a05e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a062:	d10a      	bne.n	800a07a <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f007 fedd 	bl	8011e24 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	695a      	ldr	r2, [r3, #20]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800a078:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4618      	mov	r0, r3
 800a080:	f005 fd9f 	bl	800fbc2 <USB_ReadInterrupts>
 800a084:	4603      	mov	r3, r0
 800a086:	f003 0304 	and.w	r3, r3, #4
 800a08a:	2b04      	cmp	r3, #4
 800a08c:	d115      	bne.n	800a0ba <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	685b      	ldr	r3, [r3, #4]
 800a094:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a096:	69bb      	ldr	r3, [r7, #24]
 800a098:	f003 0304 	and.w	r3, r3, #4
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d002      	beq.n	800a0a6 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f007 fecd 	bl	8011e40 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	6859      	ldr	r1, [r3, #4]
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	69ba      	ldr	r2, [r7, #24]
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	605a      	str	r2, [r3, #4]
 800a0b6:	e000      	b.n	800a0ba <HAL_PCD_IRQHandler+0x75e>
      return;
 800a0b8:	bf00      	nop
    }
  }
}
 800a0ba:	3734      	adds	r7, #52	; 0x34
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd90      	pop	{r4, r7, pc}

0800a0c0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d101      	bne.n	800a0da <HAL_PCD_SetAddress+0x1a>
 800a0d6:	2302      	movs	r3, #2
 800a0d8:	e013      	b.n	800a102 <HAL_PCD_SetAddress+0x42>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2201      	movs	r2, #1
 800a0de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	78fa      	ldrb	r2, [r7, #3]
 800a0e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	78fa      	ldrb	r2, [r7, #3]
 800a0f0:	4611      	mov	r1, r2
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f005 fcfd 	bl	800faf2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	4618      	mov	r0, r3
 800a104:	3708      	adds	r7, #8
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a10a:	b580      	push	{r7, lr}
 800a10c:	b084      	sub	sp, #16
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
 800a112:	4608      	mov	r0, r1
 800a114:	4611      	mov	r1, r2
 800a116:	461a      	mov	r2, r3
 800a118:	4603      	mov	r3, r0
 800a11a:	70fb      	strb	r3, [r7, #3]
 800a11c:	460b      	mov	r3, r1
 800a11e:	803b      	strh	r3, [r7, #0]
 800a120:	4613      	mov	r3, r2
 800a122:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800a124:	2300      	movs	r3, #0
 800a126:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a128:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	da0f      	bge.n	800a150 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a130:	78fb      	ldrb	r3, [r7, #3]
 800a132:	f003 020f 	and.w	r2, r3, #15
 800a136:	4613      	mov	r3, r2
 800a138:	00db      	lsls	r3, r3, #3
 800a13a:	1a9b      	subs	r3, r3, r2
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	3338      	adds	r3, #56	; 0x38
 800a140:	687a      	ldr	r2, [r7, #4]
 800a142:	4413      	add	r3, r2
 800a144:	3304      	adds	r3, #4
 800a146:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2201      	movs	r2, #1
 800a14c:	705a      	strb	r2, [r3, #1]
 800a14e:	e00f      	b.n	800a170 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a150:	78fb      	ldrb	r3, [r7, #3]
 800a152:	f003 020f 	and.w	r2, r3, #15
 800a156:	4613      	mov	r3, r2
 800a158:	00db      	lsls	r3, r3, #3
 800a15a:	1a9b      	subs	r3, r3, r2
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a162:	687a      	ldr	r2, [r7, #4]
 800a164:	4413      	add	r3, r2
 800a166:	3304      	adds	r3, #4
 800a168:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	2200      	movs	r2, #0
 800a16e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a170:	78fb      	ldrb	r3, [r7, #3]
 800a172:	f003 030f 	and.w	r3, r3, #15
 800a176:	b2da      	uxtb	r2, r3
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800a17c:	883a      	ldrh	r2, [r7, #0]
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	78ba      	ldrb	r2, [r7, #2]
 800a186:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	785b      	ldrb	r3, [r3, #1]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d004      	beq.n	800a19a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	b29a      	uxth	r2, r3
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a19a:	78bb      	ldrb	r3, [r7, #2]
 800a19c:	2b02      	cmp	r3, #2
 800a19e:	d102      	bne.n	800a1a6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	d101      	bne.n	800a1b4 <HAL_PCD_EP_Open+0xaa>
 800a1b0:	2302      	movs	r3, #2
 800a1b2:	e00e      	b.n	800a1d2 <HAL_PCD_EP_Open+0xc8>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	68f9      	ldr	r1, [r7, #12]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f004 fe68 	bl	800ee98 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800a1d0:	7afb      	ldrb	r3, [r7, #11]
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3710      	adds	r7, #16
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}

0800a1da <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1da:	b580      	push	{r7, lr}
 800a1dc:	b084      	sub	sp, #16
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a1e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	da0f      	bge.n	800a20e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1ee:	78fb      	ldrb	r3, [r7, #3]
 800a1f0:	f003 020f 	and.w	r2, r3, #15
 800a1f4:	4613      	mov	r3, r2
 800a1f6:	00db      	lsls	r3, r3, #3
 800a1f8:	1a9b      	subs	r3, r3, r2
 800a1fa:	009b      	lsls	r3, r3, #2
 800a1fc:	3338      	adds	r3, #56	; 0x38
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	4413      	add	r3, r2
 800a202:	3304      	adds	r3, #4
 800a204:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2201      	movs	r2, #1
 800a20a:	705a      	strb	r2, [r3, #1]
 800a20c:	e00f      	b.n	800a22e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a20e:	78fb      	ldrb	r3, [r7, #3]
 800a210:	f003 020f 	and.w	r2, r3, #15
 800a214:	4613      	mov	r3, r2
 800a216:	00db      	lsls	r3, r3, #3
 800a218:	1a9b      	subs	r3, r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	4413      	add	r3, r2
 800a224:	3304      	adds	r3, #4
 800a226:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	2200      	movs	r2, #0
 800a22c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800a22e:	78fb      	ldrb	r3, [r7, #3]
 800a230:	f003 030f 	and.w	r3, r3, #15
 800a234:	b2da      	uxtb	r2, r3
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a240:	2b01      	cmp	r3, #1
 800a242:	d101      	bne.n	800a248 <HAL_PCD_EP_Close+0x6e>
 800a244:	2302      	movs	r3, #2
 800a246:	e00e      	b.n	800a266 <HAL_PCD_EP_Close+0x8c>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2201      	movs	r2, #1
 800a24c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	68f9      	ldr	r1, [r7, #12]
 800a256:	4618      	mov	r0, r3
 800a258:	f004 fea6 	bl	800efa8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800a264:	2300      	movs	r3, #0
}
 800a266:	4618      	mov	r0, r3
 800a268:	3710      	adds	r7, #16
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}

0800a26e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a26e:	b580      	push	{r7, lr}
 800a270:	b086      	sub	sp, #24
 800a272:	af00      	add	r7, sp, #0
 800a274:	60f8      	str	r0, [r7, #12]
 800a276:	607a      	str	r2, [r7, #4]
 800a278:	603b      	str	r3, [r7, #0]
 800a27a:	460b      	mov	r3, r1
 800a27c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a27e:	7afb      	ldrb	r3, [r7, #11]
 800a280:	f003 020f 	and.w	r2, r3, #15
 800a284:	4613      	mov	r3, r2
 800a286:	00db      	lsls	r3, r3, #3
 800a288:	1a9b      	subs	r3, r3, r2
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	4413      	add	r3, r2
 800a294:	3304      	adds	r3, #4
 800a296:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	687a      	ldr	r2, [r7, #4]
 800a29c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a29e:	697b      	ldr	r3, [r7, #20]
 800a2a0:	683a      	ldr	r2, [r7, #0]
 800a2a2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a2b0:	7afb      	ldrb	r3, [r7, #11]
 800a2b2:	f003 030f 	and.w	r3, r3, #15
 800a2b6:	b2da      	uxtb	r2, r3
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	691b      	ldr	r3, [r3, #16]
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d102      	bne.n	800a2ca <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a2ca:	7afb      	ldrb	r3, [r7, #11]
 800a2cc:	f003 030f 	and.w	r3, r3, #15
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d109      	bne.n	800a2e8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	6818      	ldr	r0, [r3, #0]
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	691b      	ldr	r3, [r3, #16]
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	461a      	mov	r2, r3
 800a2e0:	6979      	ldr	r1, [r7, #20]
 800a2e2:	f005 f981 	bl	800f5e8 <USB_EP0StartXfer>
 800a2e6:	e008      	b.n	800a2fa <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	6818      	ldr	r0, [r3, #0]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	691b      	ldr	r3, [r3, #16]
 800a2f0:	b2db      	uxtb	r3, r3
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	6979      	ldr	r1, [r7, #20]
 800a2f6:	f004 ff33 	bl	800f160 <USB_EPStartXfer>
  }

  return HAL_OK;
 800a2fa:	2300      	movs	r3, #0
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3718      	adds	r7, #24
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	460b      	mov	r3, r1
 800a30e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a310:	78fb      	ldrb	r3, [r7, #3]
 800a312:	f003 020f 	and.w	r2, r3, #15
 800a316:	6879      	ldr	r1, [r7, #4]
 800a318:	4613      	mov	r3, r2
 800a31a:	00db      	lsls	r3, r3, #3
 800a31c:	1a9b      	subs	r3, r3, r2
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	440b      	add	r3, r1
 800a322:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800a326:	681b      	ldr	r3, [r3, #0]
}
 800a328:	4618      	mov	r0, r3
 800a32a:	370c      	adds	r7, #12
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr

0800a334 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b086      	sub	sp, #24
 800a338:	af00      	add	r7, sp, #0
 800a33a:	60f8      	str	r0, [r7, #12]
 800a33c:	607a      	str	r2, [r7, #4]
 800a33e:	603b      	str	r3, [r7, #0]
 800a340:	460b      	mov	r3, r1
 800a342:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a344:	7afb      	ldrb	r3, [r7, #11]
 800a346:	f003 020f 	and.w	r2, r3, #15
 800a34a:	4613      	mov	r3, r2
 800a34c:	00db      	lsls	r3, r3, #3
 800a34e:	1a9b      	subs	r3, r3, r2
 800a350:	009b      	lsls	r3, r3, #2
 800a352:	3338      	adds	r3, #56	; 0x38
 800a354:	68fa      	ldr	r2, [r7, #12]
 800a356:	4413      	add	r3, r2
 800a358:	3304      	adds	r3, #4
 800a35a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	687a      	ldr	r2, [r7, #4]
 800a360:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	683a      	ldr	r2, [r7, #0]
 800a366:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	2200      	movs	r2, #0
 800a36c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	2201      	movs	r2, #1
 800a372:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a374:	7afb      	ldrb	r3, [r7, #11]
 800a376:	f003 030f 	and.w	r3, r3, #15
 800a37a:	b2da      	uxtb	r2, r3
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	2b01      	cmp	r3, #1
 800a386:	d102      	bne.n	800a38e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a388:	687a      	ldr	r2, [r7, #4]
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a38e:	7afb      	ldrb	r3, [r7, #11]
 800a390:	f003 030f 	and.w	r3, r3, #15
 800a394:	2b00      	cmp	r3, #0
 800a396:	d109      	bne.n	800a3ac <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	6818      	ldr	r0, [r3, #0]
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	691b      	ldr	r3, [r3, #16]
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	6979      	ldr	r1, [r7, #20]
 800a3a6:	f005 f91f 	bl	800f5e8 <USB_EP0StartXfer>
 800a3aa:	e008      	b.n	800a3be <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6818      	ldr	r0, [r3, #0]
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	691b      	ldr	r3, [r3, #16]
 800a3b4:	b2db      	uxtb	r3, r3
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	6979      	ldr	r1, [r7, #20]
 800a3ba:	f004 fed1 	bl	800f160 <USB_EPStartXfer>
  }

  return HAL_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3718      	adds	r7, #24
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a3d4:	78fb      	ldrb	r3, [r7, #3]
 800a3d6:	f003 020f 	and.w	r2, r3, #15
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d901      	bls.n	800a3e6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e050      	b.n	800a488 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a3e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	da0f      	bge.n	800a40e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a3ee:	78fb      	ldrb	r3, [r7, #3]
 800a3f0:	f003 020f 	and.w	r2, r3, #15
 800a3f4:	4613      	mov	r3, r2
 800a3f6:	00db      	lsls	r3, r3, #3
 800a3f8:	1a9b      	subs	r3, r3, r2
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	3338      	adds	r3, #56	; 0x38
 800a3fe:	687a      	ldr	r2, [r7, #4]
 800a400:	4413      	add	r3, r2
 800a402:	3304      	adds	r3, #4
 800a404:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	2201      	movs	r2, #1
 800a40a:	705a      	strb	r2, [r3, #1]
 800a40c:	e00d      	b.n	800a42a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a40e:	78fa      	ldrb	r2, [r7, #3]
 800a410:	4613      	mov	r3, r2
 800a412:	00db      	lsls	r3, r3, #3
 800a414:	1a9b      	subs	r3, r3, r2
 800a416:	009b      	lsls	r3, r3, #2
 800a418:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	4413      	add	r3, r2
 800a420:	3304      	adds	r3, #4
 800a422:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2200      	movs	r2, #0
 800a428:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2201      	movs	r2, #1
 800a42e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a430:	78fb      	ldrb	r3, [r7, #3]
 800a432:	f003 030f 	and.w	r3, r3, #15
 800a436:	b2da      	uxtb	r2, r3
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a442:	2b01      	cmp	r3, #1
 800a444:	d101      	bne.n	800a44a <HAL_PCD_EP_SetStall+0x82>
 800a446:	2302      	movs	r3, #2
 800a448:	e01e      	b.n	800a488 <HAL_PCD_EP_SetStall+0xc0>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2201      	movs	r2, #1
 800a44e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	68f9      	ldr	r1, [r7, #12]
 800a458:	4618      	mov	r0, r3
 800a45a:	f005 fa76 	bl	800f94a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a45e:	78fb      	ldrb	r3, [r7, #3]
 800a460:	f003 030f 	and.w	r3, r3, #15
 800a464:	2b00      	cmp	r3, #0
 800a466:	d10a      	bne.n	800a47e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6818      	ldr	r0, [r3, #0]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	691b      	ldr	r3, [r3, #16]
 800a470:	b2d9      	uxtb	r1, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a478:	461a      	mov	r2, r3
 800a47a:	f005 fc67 	bl	800fd4c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2200      	movs	r2, #0
 800a482:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3710      	adds	r7, #16
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b084      	sub	sp, #16
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	460b      	mov	r3, r1
 800a49a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a49c:	78fb      	ldrb	r3, [r7, #3]
 800a49e:	f003 020f 	and.w	r2, r3, #15
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	685b      	ldr	r3, [r3, #4]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d901      	bls.n	800a4ae <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e042      	b.n	800a534 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a4ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	da0f      	bge.n	800a4d6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a4b6:	78fb      	ldrb	r3, [r7, #3]
 800a4b8:	f003 020f 	and.w	r2, r3, #15
 800a4bc:	4613      	mov	r3, r2
 800a4be:	00db      	lsls	r3, r3, #3
 800a4c0:	1a9b      	subs	r3, r3, r2
 800a4c2:	009b      	lsls	r3, r3, #2
 800a4c4:	3338      	adds	r3, #56	; 0x38
 800a4c6:	687a      	ldr	r2, [r7, #4]
 800a4c8:	4413      	add	r3, r2
 800a4ca:	3304      	adds	r3, #4
 800a4cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	705a      	strb	r2, [r3, #1]
 800a4d4:	e00f      	b.n	800a4f6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a4d6:	78fb      	ldrb	r3, [r7, #3]
 800a4d8:	f003 020f 	and.w	r2, r3, #15
 800a4dc:	4613      	mov	r3, r2
 800a4de:	00db      	lsls	r3, r3, #3
 800a4e0:	1a9b      	subs	r3, r3, r2
 800a4e2:	009b      	lsls	r3, r3, #2
 800a4e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	4413      	add	r3, r2
 800a4ec:	3304      	adds	r3, #4
 800a4ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a4fc:	78fb      	ldrb	r3, [r7, #3]
 800a4fe:	f003 030f 	and.w	r3, r3, #15
 800a502:	b2da      	uxtb	r2, r3
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a50e:	2b01      	cmp	r3, #1
 800a510:	d101      	bne.n	800a516 <HAL_PCD_EP_ClrStall+0x86>
 800a512:	2302      	movs	r3, #2
 800a514:	e00e      	b.n	800a534 <HAL_PCD_EP_ClrStall+0xa4>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2201      	movs	r2, #1
 800a51a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	68f9      	ldr	r1, [r7, #12]
 800a524:	4618      	mov	r0, r3
 800a526:	f005 fa7e 	bl	800fa26 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a532:	2300      	movs	r3, #0
}
 800a534:	4618      	mov	r0, r3
 800a536:	3710      	adds	r7, #16
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b08a      	sub	sp, #40	; 0x28
 800a540:	af02      	add	r7, sp, #8
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a550:	683a      	ldr	r2, [r7, #0]
 800a552:	4613      	mov	r3, r2
 800a554:	00db      	lsls	r3, r3, #3
 800a556:	1a9b      	subs	r3, r3, r2
 800a558:	009b      	lsls	r3, r3, #2
 800a55a:	3338      	adds	r3, #56	; 0x38
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	4413      	add	r3, r2
 800a560:	3304      	adds	r3, #4
 800a562:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	699a      	ldr	r2, [r3, #24]
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	695b      	ldr	r3, [r3, #20]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	d901      	bls.n	800a574 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a570:	2301      	movs	r3, #1
 800a572:	e06c      	b.n	800a64e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	695a      	ldr	r2, [r3, #20]
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	699b      	ldr	r3, [r3, #24]
 800a57c:	1ad3      	subs	r3, r2, r3
 800a57e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	69fa      	ldr	r2, [r7, #28]
 800a586:	429a      	cmp	r2, r3
 800a588:	d902      	bls.n	800a590 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a590:	69fb      	ldr	r3, [r7, #28]
 800a592:	3303      	adds	r3, #3
 800a594:	089b      	lsrs	r3, r3, #2
 800a596:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a598:	e02b      	b.n	800a5f2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	695a      	ldr	r2, [r3, #20]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	699b      	ldr	r3, [r3, #24]
 800a5a2:	1ad3      	subs	r3, r2, r3
 800a5a4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	689b      	ldr	r3, [r3, #8]
 800a5aa:	69fa      	ldr	r2, [r7, #28]
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d902      	bls.n	800a5b6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	689b      	ldr	r3, [r3, #8]
 800a5b4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a5b6:	69fb      	ldr	r3, [r7, #28]
 800a5b8:	3303      	adds	r3, #3
 800a5ba:	089b      	lsrs	r3, r3, #2
 800a5bc:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	68d9      	ldr	r1, [r3, #12]
 800a5c2:	683b      	ldr	r3, [r7, #0]
 800a5c4:	b2da      	uxtb	r2, r3
 800a5c6:	69fb      	ldr	r3, [r7, #28]
 800a5c8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	6978      	ldr	r0, [r7, #20]
 800a5d6:	f005 f95a 	bl	800f88e <USB_WritePacket>

    ep->xfer_buff  += len;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	68da      	ldr	r2, [r3, #12]
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	441a      	add	r2, r3
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	699a      	ldr	r2, [r3, #24]
 800a5ea:	69fb      	ldr	r3, [r7, #28]
 800a5ec:	441a      	add	r2, r3
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	015a      	lsls	r2, r3, #5
 800a5f6:	693b      	ldr	r3, [r7, #16]
 800a5f8:	4413      	add	r3, r2
 800a5fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5fe:	699b      	ldr	r3, [r3, #24]
 800a600:	b29b      	uxth	r3, r3
 800a602:	69ba      	ldr	r2, [r7, #24]
 800a604:	429a      	cmp	r2, r3
 800a606:	d809      	bhi.n	800a61c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	699a      	ldr	r2, [r3, #24]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a610:	429a      	cmp	r2, r3
 800a612:	d203      	bcs.n	800a61c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	695b      	ldr	r3, [r3, #20]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d1be      	bne.n	800a59a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	695a      	ldr	r2, [r3, #20]
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	699b      	ldr	r3, [r3, #24]
 800a624:	429a      	cmp	r2, r3
 800a626:	d811      	bhi.n	800a64c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	f003 030f 	and.w	r3, r3, #15
 800a62e:	2201      	movs	r2, #1
 800a630:	fa02 f303 	lsl.w	r3, r2, r3
 800a634:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a63c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	43db      	mvns	r3, r3
 800a642:	6939      	ldr	r1, [r7, #16]
 800a644:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a648:	4013      	ands	r3, r2
 800a64a:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3720      	adds	r7, #32
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
	...

0800a658 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b086      	sub	sp, #24
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
 800a660:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a668:	697b      	ldr	r3, [r7, #20]
 800a66a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	333c      	adds	r3, #60	; 0x3c
 800a670:	3304      	adds	r3, #4
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	015a      	lsls	r2, r3, #5
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	4413      	add	r3, r2
 800a67e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	691b      	ldr	r3, [r3, #16]
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	f040 80a0 	bne.w	800a7d0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	f003 0308 	and.w	r3, r3, #8
 800a696:	2b00      	cmp	r3, #0
 800a698:	d015      	beq.n	800a6c6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	4a72      	ldr	r2, [pc, #456]	; (800a868 <PCD_EP_OutXfrComplete_int+0x210>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	f240 80dd 	bls.w	800a85e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f000 80d7 	beq.w	800a85e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	015a      	lsls	r2, r3, #5
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6bc:	461a      	mov	r2, r3
 800a6be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a6c2:	6093      	str	r3, [r2, #8]
 800a6c4:	e0cb      	b.n	800a85e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	f003 0320 	and.w	r3, r3, #32
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d009      	beq.n	800a6e4 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	015a      	lsls	r2, r3, #5
 800a6d4:	693b      	ldr	r3, [r7, #16]
 800a6d6:	4413      	add	r3, r2
 800a6d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6dc:	461a      	mov	r2, r3
 800a6de:	2320      	movs	r3, #32
 800a6e0:	6093      	str	r3, [r2, #8]
 800a6e2:	e0bc      	b.n	800a85e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	f040 80b7 	bne.w	800a85e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	4a5d      	ldr	r2, [pc, #372]	; (800a868 <PCD_EP_OutXfrComplete_int+0x210>)
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d90f      	bls.n	800a718 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d00a      	beq.n	800a718 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	015a      	lsls	r2, r3, #5
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	4413      	add	r3, r2
 800a70a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a70e:	461a      	mov	r2, r3
 800a710:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a714:	6093      	str	r3, [r2, #8]
 800a716:	e0a2      	b.n	800a85e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800a718:	6879      	ldr	r1, [r7, #4]
 800a71a:	683a      	ldr	r2, [r7, #0]
 800a71c:	4613      	mov	r3, r2
 800a71e:	00db      	lsls	r3, r3, #3
 800a720:	1a9b      	subs	r3, r3, r2
 800a722:	009b      	lsls	r3, r3, #2
 800a724:	440b      	add	r3, r1
 800a726:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a72a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	0159      	lsls	r1, r3, #5
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	440b      	add	r3, r1
 800a734:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a738:	691b      	ldr	r3, [r3, #16]
 800a73a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800a73e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	683a      	ldr	r2, [r7, #0]
 800a744:	4613      	mov	r3, r2
 800a746:	00db      	lsls	r3, r3, #3
 800a748:	1a9b      	subs	r3, r3, r2
 800a74a:	009b      	lsls	r3, r3, #2
 800a74c:	4403      	add	r3, r0
 800a74e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800a752:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800a754:	6879      	ldr	r1, [r7, #4]
 800a756:	683a      	ldr	r2, [r7, #0]
 800a758:	4613      	mov	r3, r2
 800a75a:	00db      	lsls	r3, r3, #3
 800a75c:	1a9b      	subs	r3, r3, r2
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	440b      	add	r3, r1
 800a762:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a766:	6819      	ldr	r1, [r3, #0]
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	683a      	ldr	r2, [r7, #0]
 800a76c:	4613      	mov	r3, r2
 800a76e:	00db      	lsls	r3, r3, #3
 800a770:	1a9b      	subs	r3, r3, r2
 800a772:	009b      	lsls	r3, r3, #2
 800a774:	4403      	add	r3, r0
 800a776:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	4419      	add	r1, r3
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	683a      	ldr	r2, [r7, #0]
 800a782:	4613      	mov	r3, r2
 800a784:	00db      	lsls	r3, r3, #3
 800a786:	1a9b      	subs	r3, r3, r2
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	4403      	add	r3, r0
 800a78c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a790:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d114      	bne.n	800a7c2 <PCD_EP_OutXfrComplete_int+0x16a>
 800a798:	6879      	ldr	r1, [r7, #4]
 800a79a:	683a      	ldr	r2, [r7, #0]
 800a79c:	4613      	mov	r3, r2
 800a79e:	00db      	lsls	r3, r3, #3
 800a7a0:	1a9b      	subs	r3, r3, r2
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	440b      	add	r3, r1
 800a7a6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d108      	bne.n	800a7c2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6818      	ldr	r0, [r3, #0]
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	2101      	movs	r1, #1
 800a7be:	f005 fac5 	bl	800fd4c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	4619      	mov	r1, r3
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f007 fa67 	bl	8011c9c <HAL_PCD_DataOutStageCallback>
 800a7ce:	e046      	b.n	800a85e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	4a26      	ldr	r2, [pc, #152]	; (800a86c <PCD_EP_OutXfrComplete_int+0x214>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d124      	bne.n	800a822 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d00a      	beq.n	800a7f8 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	015a      	lsls	r2, r3, #5
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	4413      	add	r3, r2
 800a7ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7f4:	6093      	str	r3, [r2, #8]
 800a7f6:	e032      	b.n	800a85e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	f003 0320 	and.w	r3, r3, #32
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d008      	beq.n	800a814 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	015a      	lsls	r2, r3, #5
 800a806:	693b      	ldr	r3, [r7, #16]
 800a808:	4413      	add	r3, r2
 800a80a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a80e:	461a      	mov	r2, r3
 800a810:	2320      	movs	r3, #32
 800a812:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	b2db      	uxtb	r3, r3
 800a818:	4619      	mov	r1, r3
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f007 fa3e 	bl	8011c9c <HAL_PCD_DataOutStageCallback>
 800a820:	e01d      	b.n	800a85e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d114      	bne.n	800a852 <PCD_EP_OutXfrComplete_int+0x1fa>
 800a828:	6879      	ldr	r1, [r7, #4]
 800a82a:	683a      	ldr	r2, [r7, #0]
 800a82c:	4613      	mov	r3, r2
 800a82e:	00db      	lsls	r3, r3, #3
 800a830:	1a9b      	subs	r3, r3, r2
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	440b      	add	r3, r1
 800a836:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d108      	bne.n	800a852 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6818      	ldr	r0, [r3, #0]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a84a:	461a      	mov	r2, r3
 800a84c:	2100      	movs	r1, #0
 800a84e:	f005 fa7d 	bl	800fd4c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	b2db      	uxtb	r3, r3
 800a856:	4619      	mov	r1, r3
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f007 fa1f 	bl	8011c9c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a85e:	2300      	movs	r3, #0
}
 800a860:	4618      	mov	r0, r3
 800a862:	3718      	adds	r7, #24
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}
 800a868:	4f54300a 	.word	0x4f54300a
 800a86c:	4f54310a 	.word	0x4f54310a

0800a870 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b086      	sub	sp, #24
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
 800a878:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	333c      	adds	r3, #60	; 0x3c
 800a888:	3304      	adds	r3, #4
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	015a      	lsls	r2, r3, #5
 800a892:	693b      	ldr	r3, [r7, #16]
 800a894:	4413      	add	r3, r2
 800a896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a89a:	689b      	ldr	r3, [r3, #8]
 800a89c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	4a15      	ldr	r2, [pc, #84]	; (800a8f8 <PCD_EP_OutSetupPacket_int+0x88>)
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d90e      	bls.n	800a8c4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d009      	beq.n	800a8c4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	015a      	lsls	r2, r3, #5
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8bc:	461a      	mov	r2, r3
 800a8be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a8c2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f007 f9d7 	bl	8011c78 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	4a0a      	ldr	r2, [pc, #40]	; (800a8f8 <PCD_EP_OutSetupPacket_int+0x88>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d90c      	bls.n	800a8ec <PCD_EP_OutSetupPacket_int+0x7c>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	691b      	ldr	r3, [r3, #16]
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d108      	bne.n	800a8ec <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6818      	ldr	r0, [r3, #0]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	2101      	movs	r1, #1
 800a8e8:	f005 fa30 	bl	800fd4c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a8ec:	2300      	movs	r3, #0
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3718      	adds	r7, #24
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	4f54300a 	.word	0x4f54300a

0800a8fc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b085      	sub	sp, #20
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	460b      	mov	r3, r1
 800a906:	70fb      	strb	r3, [r7, #3]
 800a908:	4613      	mov	r3, r2
 800a90a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a912:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a914:	78fb      	ldrb	r3, [r7, #3]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d107      	bne.n	800a92a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a91a:	883b      	ldrh	r3, [r7, #0]
 800a91c:	0419      	lsls	r1, r3, #16
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68ba      	ldr	r2, [r7, #8]
 800a924:	430a      	orrs	r2, r1
 800a926:	629a      	str	r2, [r3, #40]	; 0x28
 800a928:	e028      	b.n	800a97c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a930:	0c1b      	lsrs	r3, r3, #16
 800a932:	68ba      	ldr	r2, [r7, #8]
 800a934:	4413      	add	r3, r2
 800a936:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a938:	2300      	movs	r3, #0
 800a93a:	73fb      	strb	r3, [r7, #15]
 800a93c:	e00d      	b.n	800a95a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	7bfb      	ldrb	r3, [r7, #15]
 800a944:	3340      	adds	r3, #64	; 0x40
 800a946:	009b      	lsls	r3, r3, #2
 800a948:	4413      	add	r3, r2
 800a94a:	685b      	ldr	r3, [r3, #4]
 800a94c:	0c1b      	lsrs	r3, r3, #16
 800a94e:	68ba      	ldr	r2, [r7, #8]
 800a950:	4413      	add	r3, r2
 800a952:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a954:	7bfb      	ldrb	r3, [r7, #15]
 800a956:	3301      	adds	r3, #1
 800a958:	73fb      	strb	r3, [r7, #15]
 800a95a:	7bfa      	ldrb	r2, [r7, #15]
 800a95c:	78fb      	ldrb	r3, [r7, #3]
 800a95e:	3b01      	subs	r3, #1
 800a960:	429a      	cmp	r2, r3
 800a962:	d3ec      	bcc.n	800a93e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a964:	883b      	ldrh	r3, [r7, #0]
 800a966:	0418      	lsls	r0, r3, #16
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6819      	ldr	r1, [r3, #0]
 800a96c:	78fb      	ldrb	r3, [r7, #3]
 800a96e:	3b01      	subs	r3, #1
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	4302      	orrs	r2, r0
 800a974:	3340      	adds	r3, #64	; 0x40
 800a976:	009b      	lsls	r3, r3, #2
 800a978:	440b      	add	r3, r1
 800a97a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a97c:	2300      	movs	r3, #0
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3714      	adds	r7, #20
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr

0800a98a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a98a:	b480      	push	{r7}
 800a98c:	b083      	sub	sp, #12
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
 800a992:	460b      	mov	r3, r1
 800a994:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	887a      	ldrh	r2, [r7, #2]
 800a99c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a99e:	2300      	movs	r3, #0
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	370c      	adds	r7, #12
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	460b      	mov	r3, r1
 800a9b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a9b8:	bf00      	nop
 800a9ba:	370c      	adds	r7, #12
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c2:	4770      	bx	lr

0800a9c4 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b083      	sub	sp, #12
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800a9cc:	4b05      	ldr	r3, [pc, #20]	; (800a9e4 <HAL_PWR_EnableWakeUpPin+0x20>)
 800a9ce:	685a      	ldr	r2, [r3, #4]
 800a9d0:	4904      	ldr	r1, [pc, #16]	; (800a9e4 <HAL_PWR_EnableWakeUpPin+0x20>)
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	604b      	str	r3, [r1, #4]
}
 800a9d8:	bf00      	nop
 800a9da:	370c      	adds	r7, #12
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr
 800a9e4:	40007000 	.word	0x40007000

0800a9e8 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800a9f0:	4b06      	ldr	r3, [pc, #24]	; (800aa0c <HAL_PWR_DisableWakeUpPin+0x24>)
 800a9f2:	685a      	ldr	r2, [r3, #4]
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	43db      	mvns	r3, r3
 800a9f8:	4904      	ldr	r1, [pc, #16]	; (800aa0c <HAL_PWR_DisableWakeUpPin+0x24>)
 800a9fa:	4013      	ands	r3, r2
 800a9fc:	604b      	str	r3, [r1, #4]
}
 800a9fe:	bf00      	nop
 800aa00:	370c      	adds	r7, #12
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr
 800aa0a:	bf00      	nop
 800aa0c:	40007000 	.word	0x40007000

0800aa10 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800aa10:	b480      	push	{r7}
 800aa12:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800aa14:	4b08      	ldr	r3, [pc, #32]	; (800aa38 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	4a07      	ldr	r2, [pc, #28]	; (800aa38 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800aa1a:	f043 0302 	orr.w	r3, r3, #2
 800aa1e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800aa20:	4b06      	ldr	r3, [pc, #24]	; (800aa3c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800aa22:	691b      	ldr	r3, [r3, #16]
 800aa24:	4a05      	ldr	r2, [pc, #20]	; (800aa3c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800aa26:	f043 0304 	orr.w	r3, r3, #4
 800aa2a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800aa2c:	bf30      	wfi
}
 800aa2e:	bf00      	nop
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr
 800aa38:	40007000 	.word	0x40007000
 800aa3c:	e000ed00 	.word	0xe000ed00

0800aa40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b086      	sub	sp, #24
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d101      	bne.n	800aa52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	e25b      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 0301 	and.w	r3, r3, #1
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d075      	beq.n	800ab4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800aa5e:	4ba3      	ldr	r3, [pc, #652]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	f003 030c 	and.w	r3, r3, #12
 800aa66:	2b04      	cmp	r3, #4
 800aa68:	d00c      	beq.n	800aa84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800aa6a:	4ba0      	ldr	r3, [pc, #640]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aa6c:	689b      	ldr	r3, [r3, #8]
 800aa6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800aa72:	2b08      	cmp	r3, #8
 800aa74:	d112      	bne.n	800aa9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800aa76:	4b9d      	ldr	r3, [pc, #628]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa82:	d10b      	bne.n	800aa9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aa84:	4b99      	ldr	r3, [pc, #612]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d05b      	beq.n	800ab48 <HAL_RCC_OscConfig+0x108>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	685b      	ldr	r3, [r3, #4]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d157      	bne.n	800ab48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	e236      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aaa4:	d106      	bne.n	800aab4 <HAL_RCC_OscConfig+0x74>
 800aaa6:	4b91      	ldr	r3, [pc, #580]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	4a90      	ldr	r2, [pc, #576]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aaac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aab0:	6013      	str	r3, [r2, #0]
 800aab2:	e01d      	b.n	800aaf0 <HAL_RCC_OscConfig+0xb0>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	685b      	ldr	r3, [r3, #4]
 800aab8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800aabc:	d10c      	bne.n	800aad8 <HAL_RCC_OscConfig+0x98>
 800aabe:	4b8b      	ldr	r3, [pc, #556]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4a8a      	ldr	r2, [pc, #552]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aac4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800aac8:	6013      	str	r3, [r2, #0]
 800aaca:	4b88      	ldr	r3, [pc, #544]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a87      	ldr	r2, [pc, #540]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aad4:	6013      	str	r3, [r2, #0]
 800aad6:	e00b      	b.n	800aaf0 <HAL_RCC_OscConfig+0xb0>
 800aad8:	4b84      	ldr	r3, [pc, #528]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a83      	ldr	r2, [pc, #524]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aade:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aae2:	6013      	str	r3, [r2, #0]
 800aae4:	4b81      	ldr	r3, [pc, #516]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a80      	ldr	r2, [pc, #512]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aaea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aaee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d013      	beq.n	800ab20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aaf8:	f7fa fca2 	bl	8005440 <HAL_GetTick>
 800aafc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800aafe:	e008      	b.n	800ab12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ab00:	f7fa fc9e 	bl	8005440 <HAL_GetTick>
 800ab04:	4602      	mov	r2, r0
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	1ad3      	subs	r3, r2, r3
 800ab0a:	2b64      	cmp	r3, #100	; 0x64
 800ab0c:	d901      	bls.n	800ab12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ab0e:	2303      	movs	r3, #3
 800ab10:	e1fb      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ab12:	4b76      	ldr	r3, [pc, #472]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d0f0      	beq.n	800ab00 <HAL_RCC_OscConfig+0xc0>
 800ab1e:	e014      	b.n	800ab4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ab20:	f7fa fc8e 	bl	8005440 <HAL_GetTick>
 800ab24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ab26:	e008      	b.n	800ab3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ab28:	f7fa fc8a 	bl	8005440 <HAL_GetTick>
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	693b      	ldr	r3, [r7, #16]
 800ab30:	1ad3      	subs	r3, r2, r3
 800ab32:	2b64      	cmp	r3, #100	; 0x64
 800ab34:	d901      	bls.n	800ab3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ab36:	2303      	movs	r3, #3
 800ab38:	e1e7      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ab3a:	4b6c      	ldr	r3, [pc, #432]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d1f0      	bne.n	800ab28 <HAL_RCC_OscConfig+0xe8>
 800ab46:	e000      	b.n	800ab4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ab48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f003 0302 	and.w	r3, r3, #2
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d063      	beq.n	800ac1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ab56:	4b65      	ldr	r3, [pc, #404]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ab58:	689b      	ldr	r3, [r3, #8]
 800ab5a:	f003 030c 	and.w	r3, r3, #12
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d00b      	beq.n	800ab7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ab62:	4b62      	ldr	r3, [pc, #392]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ab6a:	2b08      	cmp	r3, #8
 800ab6c:	d11c      	bne.n	800aba8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ab6e:	4b5f      	ldr	r3, [pc, #380]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ab70:	685b      	ldr	r3, [r3, #4]
 800ab72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d116      	bne.n	800aba8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ab7a:	4b5c      	ldr	r3, [pc, #368]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f003 0302 	and.w	r3, r3, #2
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d005      	beq.n	800ab92 <HAL_RCC_OscConfig+0x152>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	68db      	ldr	r3, [r3, #12]
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d001      	beq.n	800ab92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800ab8e:	2301      	movs	r3, #1
 800ab90:	e1bb      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab92:	4b56      	ldr	r3, [pc, #344]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	691b      	ldr	r3, [r3, #16]
 800ab9e:	00db      	lsls	r3, r3, #3
 800aba0:	4952      	ldr	r1, [pc, #328]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aba2:	4313      	orrs	r3, r2
 800aba4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aba6:	e03a      	b.n	800ac1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	68db      	ldr	r3, [r3, #12]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d020      	beq.n	800abf2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800abb0:	4b4f      	ldr	r3, [pc, #316]	; (800acf0 <HAL_RCC_OscConfig+0x2b0>)
 800abb2:	2201      	movs	r2, #1
 800abb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abb6:	f7fa fc43 	bl	8005440 <HAL_GetTick>
 800abba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800abbc:	e008      	b.n	800abd0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800abbe:	f7fa fc3f 	bl	8005440 <HAL_GetTick>
 800abc2:	4602      	mov	r2, r0
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	1ad3      	subs	r3, r2, r3
 800abc8:	2b02      	cmp	r3, #2
 800abca:	d901      	bls.n	800abd0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800abcc:	2303      	movs	r3, #3
 800abce:	e19c      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800abd0:	4b46      	ldr	r3, [pc, #280]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f003 0302 	and.w	r3, r3, #2
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d0f0      	beq.n	800abbe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800abdc:	4b43      	ldr	r3, [pc, #268]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	691b      	ldr	r3, [r3, #16]
 800abe8:	00db      	lsls	r3, r3, #3
 800abea:	4940      	ldr	r1, [pc, #256]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800abec:	4313      	orrs	r3, r2
 800abee:	600b      	str	r3, [r1, #0]
 800abf0:	e015      	b.n	800ac1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800abf2:	4b3f      	ldr	r3, [pc, #252]	; (800acf0 <HAL_RCC_OscConfig+0x2b0>)
 800abf4:	2200      	movs	r2, #0
 800abf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abf8:	f7fa fc22 	bl	8005440 <HAL_GetTick>
 800abfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800abfe:	e008      	b.n	800ac12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ac00:	f7fa fc1e 	bl	8005440 <HAL_GetTick>
 800ac04:	4602      	mov	r2, r0
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	1ad3      	subs	r3, r2, r3
 800ac0a:	2b02      	cmp	r3, #2
 800ac0c:	d901      	bls.n	800ac12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800ac0e:	2303      	movs	r3, #3
 800ac10:	e17b      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ac12:	4b36      	ldr	r3, [pc, #216]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f003 0302 	and.w	r3, r3, #2
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d1f0      	bne.n	800ac00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f003 0308 	and.w	r3, r3, #8
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d030      	beq.n	800ac8c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	695b      	ldr	r3, [r3, #20]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d016      	beq.n	800ac60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ac32:	4b30      	ldr	r3, [pc, #192]	; (800acf4 <HAL_RCC_OscConfig+0x2b4>)
 800ac34:	2201      	movs	r2, #1
 800ac36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac38:	f7fa fc02 	bl	8005440 <HAL_GetTick>
 800ac3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ac3e:	e008      	b.n	800ac52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ac40:	f7fa fbfe 	bl	8005440 <HAL_GetTick>
 800ac44:	4602      	mov	r2, r0
 800ac46:	693b      	ldr	r3, [r7, #16]
 800ac48:	1ad3      	subs	r3, r2, r3
 800ac4a:	2b02      	cmp	r3, #2
 800ac4c:	d901      	bls.n	800ac52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800ac4e:	2303      	movs	r3, #3
 800ac50:	e15b      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ac52:	4b26      	ldr	r3, [pc, #152]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ac54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac56:	f003 0302 	and.w	r3, r3, #2
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d0f0      	beq.n	800ac40 <HAL_RCC_OscConfig+0x200>
 800ac5e:	e015      	b.n	800ac8c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac60:	4b24      	ldr	r3, [pc, #144]	; (800acf4 <HAL_RCC_OscConfig+0x2b4>)
 800ac62:	2200      	movs	r2, #0
 800ac64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ac66:	f7fa fbeb 	bl	8005440 <HAL_GetTick>
 800ac6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ac6c:	e008      	b.n	800ac80 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ac6e:	f7fa fbe7 	bl	8005440 <HAL_GetTick>
 800ac72:	4602      	mov	r2, r0
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	1ad3      	subs	r3, r2, r3
 800ac78:	2b02      	cmp	r3, #2
 800ac7a:	d901      	bls.n	800ac80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ac7c:	2303      	movs	r3, #3
 800ac7e:	e144      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ac80:	4b1a      	ldr	r3, [pc, #104]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800ac82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac84:	f003 0302 	and.w	r3, r3, #2
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d1f0      	bne.n	800ac6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 0304 	and.w	r3, r3, #4
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f000 80a0 	beq.w	800adda <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ac9e:	4b13      	ldr	r3, [pc, #76]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800aca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d10f      	bne.n	800acca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800acaa:	2300      	movs	r3, #0
 800acac:	60bb      	str	r3, [r7, #8]
 800acae:	4b0f      	ldr	r3, [pc, #60]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800acb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb2:	4a0e      	ldr	r2, [pc, #56]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800acb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800acb8:	6413      	str	r3, [r2, #64]	; 0x40
 800acba:	4b0c      	ldr	r3, [pc, #48]	; (800acec <HAL_RCC_OscConfig+0x2ac>)
 800acbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800acc2:	60bb      	str	r3, [r7, #8]
 800acc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800acc6:	2301      	movs	r3, #1
 800acc8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800acca:	4b0b      	ldr	r3, [pc, #44]	; (800acf8 <HAL_RCC_OscConfig+0x2b8>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d121      	bne.n	800ad1a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800acd6:	4b08      	ldr	r3, [pc, #32]	; (800acf8 <HAL_RCC_OscConfig+0x2b8>)
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4a07      	ldr	r2, [pc, #28]	; (800acf8 <HAL_RCC_OscConfig+0x2b8>)
 800acdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ace0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ace2:	f7fa fbad 	bl	8005440 <HAL_GetTick>
 800ace6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ace8:	e011      	b.n	800ad0e <HAL_RCC_OscConfig+0x2ce>
 800acea:	bf00      	nop
 800acec:	40023800 	.word	0x40023800
 800acf0:	42470000 	.word	0x42470000
 800acf4:	42470e80 	.word	0x42470e80
 800acf8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800acfc:	f7fa fba0 	bl	8005440 <HAL_GetTick>
 800ad00:	4602      	mov	r2, r0
 800ad02:	693b      	ldr	r3, [r7, #16]
 800ad04:	1ad3      	subs	r3, r2, r3
 800ad06:	2b02      	cmp	r3, #2
 800ad08:	d901      	bls.n	800ad0e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800ad0a:	2303      	movs	r3, #3
 800ad0c:	e0fd      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ad0e:	4b81      	ldr	r3, [pc, #516]	; (800af14 <HAL_RCC_OscConfig+0x4d4>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d0f0      	beq.n	800acfc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	689b      	ldr	r3, [r3, #8]
 800ad1e:	2b01      	cmp	r3, #1
 800ad20:	d106      	bne.n	800ad30 <HAL_RCC_OscConfig+0x2f0>
 800ad22:	4b7d      	ldr	r3, [pc, #500]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad26:	4a7c      	ldr	r2, [pc, #496]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad28:	f043 0301 	orr.w	r3, r3, #1
 800ad2c:	6713      	str	r3, [r2, #112]	; 0x70
 800ad2e:	e01c      	b.n	800ad6a <HAL_RCC_OscConfig+0x32a>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	2b05      	cmp	r3, #5
 800ad36:	d10c      	bne.n	800ad52 <HAL_RCC_OscConfig+0x312>
 800ad38:	4b77      	ldr	r3, [pc, #476]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad3c:	4a76      	ldr	r2, [pc, #472]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad3e:	f043 0304 	orr.w	r3, r3, #4
 800ad42:	6713      	str	r3, [r2, #112]	; 0x70
 800ad44:	4b74      	ldr	r3, [pc, #464]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad48:	4a73      	ldr	r2, [pc, #460]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad4a:	f043 0301 	orr.w	r3, r3, #1
 800ad4e:	6713      	str	r3, [r2, #112]	; 0x70
 800ad50:	e00b      	b.n	800ad6a <HAL_RCC_OscConfig+0x32a>
 800ad52:	4b71      	ldr	r3, [pc, #452]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad56:	4a70      	ldr	r2, [pc, #448]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad58:	f023 0301 	bic.w	r3, r3, #1
 800ad5c:	6713      	str	r3, [r2, #112]	; 0x70
 800ad5e:	4b6e      	ldr	r3, [pc, #440]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad62:	4a6d      	ldr	r2, [pc, #436]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad64:	f023 0304 	bic.w	r3, r3, #4
 800ad68:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d015      	beq.n	800ad9e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad72:	f7fa fb65 	bl	8005440 <HAL_GetTick>
 800ad76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ad78:	e00a      	b.n	800ad90 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ad7a:	f7fa fb61 	bl	8005440 <HAL_GetTick>
 800ad7e:	4602      	mov	r2, r0
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	1ad3      	subs	r3, r2, r3
 800ad84:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d901      	bls.n	800ad90 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800ad8c:	2303      	movs	r3, #3
 800ad8e:	e0bc      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ad90:	4b61      	ldr	r3, [pc, #388]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ad92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad94:	f003 0302 	and.w	r3, r3, #2
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d0ee      	beq.n	800ad7a <HAL_RCC_OscConfig+0x33a>
 800ad9c:	e014      	b.n	800adc8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ad9e:	f7fa fb4f 	bl	8005440 <HAL_GetTick>
 800ada2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ada4:	e00a      	b.n	800adbc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ada6:	f7fa fb4b 	bl	8005440 <HAL_GetTick>
 800adaa:	4602      	mov	r2, r0
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	1ad3      	subs	r3, r2, r3
 800adb0:	f241 3288 	movw	r2, #5000	; 0x1388
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d901      	bls.n	800adbc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800adb8:	2303      	movs	r3, #3
 800adba:	e0a6      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800adbc:	4b56      	ldr	r3, [pc, #344]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800adbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adc0:	f003 0302 	and.w	r3, r3, #2
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d1ee      	bne.n	800ada6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800adc8:	7dfb      	ldrb	r3, [r7, #23]
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d105      	bne.n	800adda <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800adce:	4b52      	ldr	r3, [pc, #328]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800add0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800add2:	4a51      	ldr	r2, [pc, #324]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800add4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800add8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	699b      	ldr	r3, [r3, #24]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	f000 8092 	beq.w	800af08 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ade4:	4b4c      	ldr	r3, [pc, #304]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ade6:	689b      	ldr	r3, [r3, #8]
 800ade8:	f003 030c 	and.w	r3, r3, #12
 800adec:	2b08      	cmp	r3, #8
 800adee:	d05c      	beq.n	800aeaa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	699b      	ldr	r3, [r3, #24]
 800adf4:	2b02      	cmp	r3, #2
 800adf6:	d141      	bne.n	800ae7c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800adf8:	4b48      	ldr	r3, [pc, #288]	; (800af1c <HAL_RCC_OscConfig+0x4dc>)
 800adfa:	2200      	movs	r2, #0
 800adfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800adfe:	f7fa fb1f 	bl	8005440 <HAL_GetTick>
 800ae02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ae04:	e008      	b.n	800ae18 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ae06:	f7fa fb1b 	bl	8005440 <HAL_GetTick>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	1ad3      	subs	r3, r2, r3
 800ae10:	2b02      	cmp	r3, #2
 800ae12:	d901      	bls.n	800ae18 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800ae14:	2303      	movs	r3, #3
 800ae16:	e078      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ae18:	4b3f      	ldr	r3, [pc, #252]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d1f0      	bne.n	800ae06 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	69da      	ldr	r2, [r3, #28]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	6a1b      	ldr	r3, [r3, #32]
 800ae2c:	431a      	orrs	r2, r3
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae32:	019b      	lsls	r3, r3, #6
 800ae34:	431a      	orrs	r2, r3
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae3a:	085b      	lsrs	r3, r3, #1
 800ae3c:	3b01      	subs	r3, #1
 800ae3e:	041b      	lsls	r3, r3, #16
 800ae40:	431a      	orrs	r2, r3
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae46:	061b      	lsls	r3, r3, #24
 800ae48:	4933      	ldr	r1, [pc, #204]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ae4e:	4b33      	ldr	r3, [pc, #204]	; (800af1c <HAL_RCC_OscConfig+0x4dc>)
 800ae50:	2201      	movs	r2, #1
 800ae52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae54:	f7fa faf4 	bl	8005440 <HAL_GetTick>
 800ae58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ae5a:	e008      	b.n	800ae6e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ae5c:	f7fa faf0 	bl	8005440 <HAL_GetTick>
 800ae60:	4602      	mov	r2, r0
 800ae62:	693b      	ldr	r3, [r7, #16]
 800ae64:	1ad3      	subs	r3, r2, r3
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	d901      	bls.n	800ae6e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800ae6a:	2303      	movs	r3, #3
 800ae6c:	e04d      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ae6e:	4b2a      	ldr	r3, [pc, #168]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d0f0      	beq.n	800ae5c <HAL_RCC_OscConfig+0x41c>
 800ae7a:	e045      	b.n	800af08 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ae7c:	4b27      	ldr	r3, [pc, #156]	; (800af1c <HAL_RCC_OscConfig+0x4dc>)
 800ae7e:	2200      	movs	r2, #0
 800ae80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae82:	f7fa fadd 	bl	8005440 <HAL_GetTick>
 800ae86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ae88:	e008      	b.n	800ae9c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ae8a:	f7fa fad9 	bl	8005440 <HAL_GetTick>
 800ae8e:	4602      	mov	r2, r0
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	1ad3      	subs	r3, r2, r3
 800ae94:	2b02      	cmp	r3, #2
 800ae96:	d901      	bls.n	800ae9c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800ae98:	2303      	movs	r3, #3
 800ae9a:	e036      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ae9c:	4b1e      	ldr	r3, [pc, #120]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1f0      	bne.n	800ae8a <HAL_RCC_OscConfig+0x44a>
 800aea8:	e02e      	b.n	800af08 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	699b      	ldr	r3, [r3, #24]
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	d101      	bne.n	800aeb6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	e029      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800aeb6:	4b18      	ldr	r3, [pc, #96]	; (800af18 <HAL_RCC_OscConfig+0x4d8>)
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	69db      	ldr	r3, [r3, #28]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d11c      	bne.n	800af04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d115      	bne.n	800af04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800aed8:	68fa      	ldr	r2, [r7, #12]
 800aeda:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800aede:	4013      	ands	r3, r2
 800aee0:	687a      	ldr	r2, [r7, #4]
 800aee2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d10d      	bne.n	800af04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800aef2:	429a      	cmp	r2, r3
 800aef4:	d106      	bne.n	800af04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800af00:	429a      	cmp	r2, r3
 800af02:	d001      	beq.n	800af08 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800af04:	2301      	movs	r3, #1
 800af06:	e000      	b.n	800af0a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800af08:	2300      	movs	r3, #0
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3718      	adds	r7, #24
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop
 800af14:	40007000 	.word	0x40007000
 800af18:	40023800 	.word	0x40023800
 800af1c:	42470060 	.word	0x42470060

0800af20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d101      	bne.n	800af34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	e0cc      	b.n	800b0ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800af34:	4b68      	ldr	r3, [pc, #416]	; (800b0d8 <HAL_RCC_ClockConfig+0x1b8>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f003 030f 	and.w	r3, r3, #15
 800af3c:	683a      	ldr	r2, [r7, #0]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d90c      	bls.n	800af5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800af42:	4b65      	ldr	r3, [pc, #404]	; (800b0d8 <HAL_RCC_ClockConfig+0x1b8>)
 800af44:	683a      	ldr	r2, [r7, #0]
 800af46:	b2d2      	uxtb	r2, r2
 800af48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800af4a:	4b63      	ldr	r3, [pc, #396]	; (800b0d8 <HAL_RCC_ClockConfig+0x1b8>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 030f 	and.w	r3, r3, #15
 800af52:	683a      	ldr	r2, [r7, #0]
 800af54:	429a      	cmp	r2, r3
 800af56:	d001      	beq.n	800af5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800af58:	2301      	movs	r3, #1
 800af5a:	e0b8      	b.n	800b0ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f003 0302 	and.w	r3, r3, #2
 800af64:	2b00      	cmp	r3, #0
 800af66:	d020      	beq.n	800afaa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f003 0304 	and.w	r3, r3, #4
 800af70:	2b00      	cmp	r3, #0
 800af72:	d005      	beq.n	800af80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800af74:	4b59      	ldr	r3, [pc, #356]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800af76:	689b      	ldr	r3, [r3, #8]
 800af78:	4a58      	ldr	r2, [pc, #352]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800af7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800af7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	f003 0308 	and.w	r3, r3, #8
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d005      	beq.n	800af98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800af8c:	4b53      	ldr	r3, [pc, #332]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800af8e:	689b      	ldr	r3, [r3, #8]
 800af90:	4a52      	ldr	r2, [pc, #328]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800af92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800af96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800af98:	4b50      	ldr	r3, [pc, #320]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800af9a:	689b      	ldr	r3, [r3, #8]
 800af9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	689b      	ldr	r3, [r3, #8]
 800afa4:	494d      	ldr	r1, [pc, #308]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800afa6:	4313      	orrs	r3, r2
 800afa8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f003 0301 	and.w	r3, r3, #1
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d044      	beq.n	800b040 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	2b01      	cmp	r3, #1
 800afbc:	d107      	bne.n	800afce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800afbe:	4b47      	ldr	r3, [pc, #284]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d119      	bne.n	800affe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800afca:	2301      	movs	r3, #1
 800afcc:	e07f      	b.n	800b0ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	2b02      	cmp	r3, #2
 800afd4:	d003      	beq.n	800afde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800afda:	2b03      	cmp	r3, #3
 800afdc:	d107      	bne.n	800afee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800afde:	4b3f      	ldr	r3, [pc, #252]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d109      	bne.n	800affe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800afea:	2301      	movs	r3, #1
 800afec:	e06f      	b.n	800b0ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800afee:	4b3b      	ldr	r3, [pc, #236]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	f003 0302 	and.w	r3, r3, #2
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d101      	bne.n	800affe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800affa:	2301      	movs	r3, #1
 800affc:	e067      	b.n	800b0ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800affe:	4b37      	ldr	r3, [pc, #220]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800b000:	689b      	ldr	r3, [r3, #8]
 800b002:	f023 0203 	bic.w	r2, r3, #3
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	685b      	ldr	r3, [r3, #4]
 800b00a:	4934      	ldr	r1, [pc, #208]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800b00c:	4313      	orrs	r3, r2
 800b00e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b010:	f7fa fa16 	bl	8005440 <HAL_GetTick>
 800b014:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b016:	e00a      	b.n	800b02e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b018:	f7fa fa12 	bl	8005440 <HAL_GetTick>
 800b01c:	4602      	mov	r2, r0
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	1ad3      	subs	r3, r2, r3
 800b022:	f241 3288 	movw	r2, #5000	; 0x1388
 800b026:	4293      	cmp	r3, r2
 800b028:	d901      	bls.n	800b02e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b02a:	2303      	movs	r3, #3
 800b02c:	e04f      	b.n	800b0ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b02e:	4b2b      	ldr	r3, [pc, #172]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800b030:	689b      	ldr	r3, [r3, #8]
 800b032:	f003 020c 	and.w	r2, r3, #12
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d1eb      	bne.n	800b018 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b040:	4b25      	ldr	r3, [pc, #148]	; (800b0d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f003 030f 	and.w	r3, r3, #15
 800b048:	683a      	ldr	r2, [r7, #0]
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d20c      	bcs.n	800b068 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b04e:	4b22      	ldr	r3, [pc, #136]	; (800b0d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b050:	683a      	ldr	r2, [r7, #0]
 800b052:	b2d2      	uxtb	r2, r2
 800b054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b056:	4b20      	ldr	r3, [pc, #128]	; (800b0d8 <HAL_RCC_ClockConfig+0x1b8>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f003 030f 	and.w	r3, r3, #15
 800b05e:	683a      	ldr	r2, [r7, #0]
 800b060:	429a      	cmp	r2, r3
 800b062:	d001      	beq.n	800b068 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b064:	2301      	movs	r3, #1
 800b066:	e032      	b.n	800b0ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f003 0304 	and.w	r3, r3, #4
 800b070:	2b00      	cmp	r3, #0
 800b072:	d008      	beq.n	800b086 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b074:	4b19      	ldr	r3, [pc, #100]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	68db      	ldr	r3, [r3, #12]
 800b080:	4916      	ldr	r1, [pc, #88]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800b082:	4313      	orrs	r3, r2
 800b084:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f003 0308 	and.w	r3, r3, #8
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d009      	beq.n	800b0a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b092:	4b12      	ldr	r3, [pc, #72]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800b094:	689b      	ldr	r3, [r3, #8]
 800b096:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	691b      	ldr	r3, [r3, #16]
 800b09e:	00db      	lsls	r3, r3, #3
 800b0a0:	490e      	ldr	r1, [pc, #56]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b0a6:	f000 f82d 	bl	800b104 <HAL_RCC_GetSysClockFreq>
 800b0aa:	4601      	mov	r1, r0
 800b0ac:	4b0b      	ldr	r3, [pc, #44]	; (800b0dc <HAL_RCC_ClockConfig+0x1bc>)
 800b0ae:	689b      	ldr	r3, [r3, #8]
 800b0b0:	091b      	lsrs	r3, r3, #4
 800b0b2:	f003 030f 	and.w	r3, r3, #15
 800b0b6:	4a0a      	ldr	r2, [pc, #40]	; (800b0e0 <HAL_RCC_ClockConfig+0x1c0>)
 800b0b8:	5cd3      	ldrb	r3, [r2, r3]
 800b0ba:	fa21 f303 	lsr.w	r3, r1, r3
 800b0be:	4a09      	ldr	r2, [pc, #36]	; (800b0e4 <HAL_RCC_ClockConfig+0x1c4>)
 800b0c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b0c2:	4b09      	ldr	r3, [pc, #36]	; (800b0e8 <HAL_RCC_ClockConfig+0x1c8>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f7fa f976 	bl	80053b8 <HAL_InitTick>

  return HAL_OK;
 800b0cc:	2300      	movs	r3, #0
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3710      	adds	r7, #16
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
 800b0d6:	bf00      	nop
 800b0d8:	40023c00 	.word	0x40023c00
 800b0dc:	40023800 	.word	0x40023800
 800b0e0:	08013de8 	.word	0x08013de8
 800b0e4:	200000d8 	.word	0x200000d8
 800b0e8:	200000dc 	.word	0x200000dc

0800b0ec <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800b0f0:	4b03      	ldr	r3, [pc, #12]	; (800b100 <HAL_RCC_EnableCSS+0x14>)
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	601a      	str	r2, [r3, #0]
}
 800b0f6:	bf00      	nop
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr
 800b100:	4247004c 	.word	0x4247004c

0800b104 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b104:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b106:	b085      	sub	sp, #20
 800b108:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b10a:	2300      	movs	r3, #0
 800b10c:	607b      	str	r3, [r7, #4]
 800b10e:	2300      	movs	r3, #0
 800b110:	60fb      	str	r3, [r7, #12]
 800b112:	2300      	movs	r3, #0
 800b114:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800b116:	2300      	movs	r3, #0
 800b118:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b11a:	4b50      	ldr	r3, [pc, #320]	; (800b25c <HAL_RCC_GetSysClockFreq+0x158>)
 800b11c:	689b      	ldr	r3, [r3, #8]
 800b11e:	f003 030c 	and.w	r3, r3, #12
 800b122:	2b04      	cmp	r3, #4
 800b124:	d007      	beq.n	800b136 <HAL_RCC_GetSysClockFreq+0x32>
 800b126:	2b08      	cmp	r3, #8
 800b128:	d008      	beq.n	800b13c <HAL_RCC_GetSysClockFreq+0x38>
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	f040 808d 	bne.w	800b24a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b130:	4b4b      	ldr	r3, [pc, #300]	; (800b260 <HAL_RCC_GetSysClockFreq+0x15c>)
 800b132:	60bb      	str	r3, [r7, #8]
       break;
 800b134:	e08c      	b.n	800b250 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b136:	4b4b      	ldr	r3, [pc, #300]	; (800b264 <HAL_RCC_GetSysClockFreq+0x160>)
 800b138:	60bb      	str	r3, [r7, #8]
      break;
 800b13a:	e089      	b.n	800b250 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b13c:	4b47      	ldr	r3, [pc, #284]	; (800b25c <HAL_RCC_GetSysClockFreq+0x158>)
 800b13e:	685b      	ldr	r3, [r3, #4]
 800b140:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b144:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b146:	4b45      	ldr	r3, [pc, #276]	; (800b25c <HAL_RCC_GetSysClockFreq+0x158>)
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d023      	beq.n	800b19a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b152:	4b42      	ldr	r3, [pc, #264]	; (800b25c <HAL_RCC_GetSysClockFreq+0x158>)
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	099b      	lsrs	r3, r3, #6
 800b158:	f04f 0400 	mov.w	r4, #0
 800b15c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b160:	f04f 0200 	mov.w	r2, #0
 800b164:	ea03 0501 	and.w	r5, r3, r1
 800b168:	ea04 0602 	and.w	r6, r4, r2
 800b16c:	4a3d      	ldr	r2, [pc, #244]	; (800b264 <HAL_RCC_GetSysClockFreq+0x160>)
 800b16e:	fb02 f106 	mul.w	r1, r2, r6
 800b172:	2200      	movs	r2, #0
 800b174:	fb02 f205 	mul.w	r2, r2, r5
 800b178:	440a      	add	r2, r1
 800b17a:	493a      	ldr	r1, [pc, #232]	; (800b264 <HAL_RCC_GetSysClockFreq+0x160>)
 800b17c:	fba5 0101 	umull	r0, r1, r5, r1
 800b180:	1853      	adds	r3, r2, r1
 800b182:	4619      	mov	r1, r3
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f04f 0400 	mov.w	r4, #0
 800b18a:	461a      	mov	r2, r3
 800b18c:	4623      	mov	r3, r4
 800b18e:	f7f5 fc65 	bl	8000a5c <__aeabi_uldivmod>
 800b192:	4603      	mov	r3, r0
 800b194:	460c      	mov	r4, r1
 800b196:	60fb      	str	r3, [r7, #12]
 800b198:	e049      	b.n	800b22e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b19a:	4b30      	ldr	r3, [pc, #192]	; (800b25c <HAL_RCC_GetSysClockFreq+0x158>)
 800b19c:	685b      	ldr	r3, [r3, #4]
 800b19e:	099b      	lsrs	r3, r3, #6
 800b1a0:	f04f 0400 	mov.w	r4, #0
 800b1a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b1a8:	f04f 0200 	mov.w	r2, #0
 800b1ac:	ea03 0501 	and.w	r5, r3, r1
 800b1b0:	ea04 0602 	and.w	r6, r4, r2
 800b1b4:	4629      	mov	r1, r5
 800b1b6:	4632      	mov	r2, r6
 800b1b8:	f04f 0300 	mov.w	r3, #0
 800b1bc:	f04f 0400 	mov.w	r4, #0
 800b1c0:	0154      	lsls	r4, r2, #5
 800b1c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b1c6:	014b      	lsls	r3, r1, #5
 800b1c8:	4619      	mov	r1, r3
 800b1ca:	4622      	mov	r2, r4
 800b1cc:	1b49      	subs	r1, r1, r5
 800b1ce:	eb62 0206 	sbc.w	r2, r2, r6
 800b1d2:	f04f 0300 	mov.w	r3, #0
 800b1d6:	f04f 0400 	mov.w	r4, #0
 800b1da:	0194      	lsls	r4, r2, #6
 800b1dc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b1e0:	018b      	lsls	r3, r1, #6
 800b1e2:	1a5b      	subs	r3, r3, r1
 800b1e4:	eb64 0402 	sbc.w	r4, r4, r2
 800b1e8:	f04f 0100 	mov.w	r1, #0
 800b1ec:	f04f 0200 	mov.w	r2, #0
 800b1f0:	00e2      	lsls	r2, r4, #3
 800b1f2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b1f6:	00d9      	lsls	r1, r3, #3
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	4614      	mov	r4, r2
 800b1fc:	195b      	adds	r3, r3, r5
 800b1fe:	eb44 0406 	adc.w	r4, r4, r6
 800b202:	f04f 0100 	mov.w	r1, #0
 800b206:	f04f 0200 	mov.w	r2, #0
 800b20a:	02a2      	lsls	r2, r4, #10
 800b20c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b210:	0299      	lsls	r1, r3, #10
 800b212:	460b      	mov	r3, r1
 800b214:	4614      	mov	r4, r2
 800b216:	4618      	mov	r0, r3
 800b218:	4621      	mov	r1, r4
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f04f 0400 	mov.w	r4, #0
 800b220:	461a      	mov	r2, r3
 800b222:	4623      	mov	r3, r4
 800b224:	f7f5 fc1a 	bl	8000a5c <__aeabi_uldivmod>
 800b228:	4603      	mov	r3, r0
 800b22a:	460c      	mov	r4, r1
 800b22c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b22e:	4b0b      	ldr	r3, [pc, #44]	; (800b25c <HAL_RCC_GetSysClockFreq+0x158>)
 800b230:	685b      	ldr	r3, [r3, #4]
 800b232:	0c1b      	lsrs	r3, r3, #16
 800b234:	f003 0303 	and.w	r3, r3, #3
 800b238:	3301      	adds	r3, #1
 800b23a:	005b      	lsls	r3, r3, #1
 800b23c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b23e:	68fa      	ldr	r2, [r7, #12]
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	fbb2 f3f3 	udiv	r3, r2, r3
 800b246:	60bb      	str	r3, [r7, #8]
      break;
 800b248:	e002      	b.n	800b250 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b24a:	4b05      	ldr	r3, [pc, #20]	; (800b260 <HAL_RCC_GetSysClockFreq+0x15c>)
 800b24c:	60bb      	str	r3, [r7, #8]
      break;
 800b24e:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b250:	68bb      	ldr	r3, [r7, #8]
}
 800b252:	4618      	mov	r0, r3
 800b254:	3714      	adds	r7, #20
 800b256:	46bd      	mov	sp, r7
 800b258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b25a:	bf00      	nop
 800b25c:	40023800 	.word	0x40023800
 800b260:	00f42400 	.word	0x00f42400
 800b264:	017d7840 	.word	0x017d7840

0800b268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b268:	b480      	push	{r7}
 800b26a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b26c:	4b03      	ldr	r3, [pc, #12]	; (800b27c <HAL_RCC_GetHCLKFreq+0x14>)
 800b26e:	681b      	ldr	r3, [r3, #0]
}
 800b270:	4618      	mov	r0, r3
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	200000d8 	.word	0x200000d8

0800b280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b284:	f7ff fff0 	bl	800b268 <HAL_RCC_GetHCLKFreq>
 800b288:	4601      	mov	r1, r0
 800b28a:	4b05      	ldr	r3, [pc, #20]	; (800b2a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b28c:	689b      	ldr	r3, [r3, #8]
 800b28e:	0a9b      	lsrs	r3, r3, #10
 800b290:	f003 0307 	and.w	r3, r3, #7
 800b294:	4a03      	ldr	r2, [pc, #12]	; (800b2a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b296:	5cd3      	ldrb	r3, [r2, r3]
 800b298:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b29c:	4618      	mov	r0, r3
 800b29e:	bd80      	pop	{r7, pc}
 800b2a0:	40023800 	.word	0x40023800
 800b2a4:	08013df8 	.word	0x08013df8

0800b2a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b2ac:	f7ff ffdc 	bl	800b268 <HAL_RCC_GetHCLKFreq>
 800b2b0:	4601      	mov	r1, r0
 800b2b2:	4b05      	ldr	r3, [pc, #20]	; (800b2c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b2b4:	689b      	ldr	r3, [r3, #8]
 800b2b6:	0b5b      	lsrs	r3, r3, #13
 800b2b8:	f003 0307 	and.w	r3, r3, #7
 800b2bc:	4a03      	ldr	r2, [pc, #12]	; (800b2cc <HAL_RCC_GetPCLK2Freq+0x24>)
 800b2be:	5cd3      	ldrb	r3, [r2, r3]
 800b2c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	bd80      	pop	{r7, pc}
 800b2c8:	40023800 	.word	0x40023800
 800b2cc:	08013df8 	.word	0x08013df8

0800b2d0 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800b2d4:	4b06      	ldr	r3, [pc, #24]	; (800b2f0 <HAL_RCC_NMI_IRQHandler+0x20>)
 800b2d6:	68db      	ldr	r3, [r3, #12]
 800b2d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2dc:	2b80      	cmp	r3, #128	; 0x80
 800b2de:	d104      	bne.n	800b2ea <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800b2e0:	f000 f80a 	bl	800b2f8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800b2e4:	4b03      	ldr	r3, [pc, #12]	; (800b2f4 <HAL_RCC_NMI_IRQHandler+0x24>)
 800b2e6:	2280      	movs	r2, #128	; 0x80
 800b2e8:	701a      	strb	r2, [r3, #0]
  }
}
 800b2ea:	bf00      	nop
 800b2ec:	bd80      	pop	{r7, pc}
 800b2ee:	bf00      	nop
 800b2f0:	40023800 	.word	0x40023800
 800b2f4:	4002380e 	.word	0x4002380e

0800b2f8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800b2fc:	bf00      	nop
 800b2fe:	46bd      	mov	sp, r7
 800b300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b304:	4770      	bx	lr
	...

0800b308 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b086      	sub	sp, #24
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b310:	2300      	movs	r3, #0
 800b312:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b314:	2300      	movs	r3, #0
 800b316:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f003 0301 	and.w	r3, r3, #1
 800b320:	2b00      	cmp	r3, #0
 800b322:	d105      	bne.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d035      	beq.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b330:	4b62      	ldr	r3, [pc, #392]	; (800b4bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b332:	2200      	movs	r2, #0
 800b334:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b336:	f7fa f883 	bl	8005440 <HAL_GetTick>
 800b33a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b33c:	e008      	b.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b33e:	f7fa f87f 	bl	8005440 <HAL_GetTick>
 800b342:	4602      	mov	r2, r0
 800b344:	697b      	ldr	r3, [r7, #20]
 800b346:	1ad3      	subs	r3, r2, r3
 800b348:	2b02      	cmp	r3, #2
 800b34a:	d901      	bls.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b34c:	2303      	movs	r3, #3
 800b34e:	e0b0      	b.n	800b4b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b350:	4b5b      	ldr	r3, [pc, #364]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d1f0      	bne.n	800b33e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	685b      	ldr	r3, [r3, #4]
 800b360:	019a      	lsls	r2, r3, #6
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	689b      	ldr	r3, [r3, #8]
 800b366:	071b      	lsls	r3, r3, #28
 800b368:	4955      	ldr	r1, [pc, #340]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b36a:	4313      	orrs	r3, r2
 800b36c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b370:	4b52      	ldr	r3, [pc, #328]	; (800b4bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b372:	2201      	movs	r2, #1
 800b374:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b376:	f7fa f863 	bl	8005440 <HAL_GetTick>
 800b37a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b37c:	e008      	b.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b37e:	f7fa f85f 	bl	8005440 <HAL_GetTick>
 800b382:	4602      	mov	r2, r0
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	1ad3      	subs	r3, r2, r3
 800b388:	2b02      	cmp	r3, #2
 800b38a:	d901      	bls.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b38c:	2303      	movs	r3, #3
 800b38e:	e090      	b.n	800b4b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b390:	4b4b      	ldr	r3, [pc, #300]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d0f0      	beq.n	800b37e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f003 0302 	and.w	r3, r3, #2
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f000 8083 	beq.w	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	60fb      	str	r3, [r7, #12]
 800b3ae:	4b44      	ldr	r3, [pc, #272]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b3b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3b2:	4a43      	ldr	r2, [pc, #268]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b3b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b3b8:	6413      	str	r3, [r2, #64]	; 0x40
 800b3ba:	4b41      	ldr	r3, [pc, #260]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b3bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b3c2:	60fb      	str	r3, [r7, #12]
 800b3c4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b3c6:	4b3f      	ldr	r3, [pc, #252]	; (800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	4a3e      	ldr	r2, [pc, #248]	; (800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b3cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b3d0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b3d2:	f7fa f835 	bl	8005440 <HAL_GetTick>
 800b3d6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b3d8:	e008      	b.n	800b3ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b3da:	f7fa f831 	bl	8005440 <HAL_GetTick>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	1ad3      	subs	r3, r2, r3
 800b3e4:	2b02      	cmp	r3, #2
 800b3e6:	d901      	bls.n	800b3ec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b3e8:	2303      	movs	r3, #3
 800b3ea:	e062      	b.n	800b4b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b3ec:	4b35      	ldr	r3, [pc, #212]	; (800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d0f0      	beq.n	800b3da <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b3f8:	4b31      	ldr	r3, [pc, #196]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b3fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b400:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d02f      	beq.n	800b468 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b410:	693a      	ldr	r2, [r7, #16]
 800b412:	429a      	cmp	r2, r3
 800b414:	d028      	beq.n	800b468 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b416:	4b2a      	ldr	r3, [pc, #168]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b41a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b41e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b420:	4b29      	ldr	r3, [pc, #164]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b422:	2201      	movs	r2, #1
 800b424:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b426:	4b28      	ldr	r3, [pc, #160]	; (800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b428:	2200      	movs	r2, #0
 800b42a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b42c:	4a24      	ldr	r2, [pc, #144]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b432:	4b23      	ldr	r3, [pc, #140]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b436:	f003 0301 	and.w	r3, r3, #1
 800b43a:	2b01      	cmp	r3, #1
 800b43c:	d114      	bne.n	800b468 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b43e:	f7f9 ffff 	bl	8005440 <HAL_GetTick>
 800b442:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b444:	e00a      	b.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b446:	f7f9 fffb 	bl	8005440 <HAL_GetTick>
 800b44a:	4602      	mov	r2, r0
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	1ad3      	subs	r3, r2, r3
 800b450:	f241 3288 	movw	r2, #5000	; 0x1388
 800b454:	4293      	cmp	r3, r2
 800b456:	d901      	bls.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b458:	2303      	movs	r3, #3
 800b45a:	e02a      	b.n	800b4b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b45c:	4b18      	ldr	r3, [pc, #96]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b45e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b460:	f003 0302 	and.w	r3, r3, #2
 800b464:	2b00      	cmp	r3, #0
 800b466:	d0ee      	beq.n	800b446 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	68db      	ldr	r3, [r3, #12]
 800b46c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b470:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b474:	d10d      	bne.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b476:	4b12      	ldr	r3, [pc, #72]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b478:	689b      	ldr	r3, [r3, #8]
 800b47a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	68db      	ldr	r3, [r3, #12]
 800b482:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b486:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b48a:	490d      	ldr	r1, [pc, #52]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b48c:	4313      	orrs	r3, r2
 800b48e:	608b      	str	r3, [r1, #8]
 800b490:	e005      	b.n	800b49e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b492:	4b0b      	ldr	r3, [pc, #44]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b494:	689b      	ldr	r3, [r3, #8]
 800b496:	4a0a      	ldr	r2, [pc, #40]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b498:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b49c:	6093      	str	r3, [r2, #8]
 800b49e:	4b08      	ldr	r3, [pc, #32]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b4a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	68db      	ldr	r3, [r3, #12]
 800b4a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b4aa:	4905      	ldr	r1, [pc, #20]	; (800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b4b0:	2300      	movs	r3, #0
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3718      	adds	r7, #24
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	42470068 	.word	0x42470068
 800b4c0:	40023800 	.word	0x40023800
 800b4c4:	40007000 	.word	0x40007000
 800b4c8:	42470e40 	.word	0x42470e40

0800b4cc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b082      	sub	sp, #8
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d101      	bne.n	800b4de <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800b4da:	2301      	movs	r3, #1
 800b4dc:	e083      	b.n	800b5e6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	7f5b      	ldrb	r3, [r3, #29]
 800b4e2:	b2db      	uxtb	r3, r3
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d105      	bne.n	800b4f4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b4ee:	6878      	ldr	r0, [r7, #4]
 800b4f0:	f7f9 fb06 	bl	8004b00 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2202      	movs	r2, #2
 800b4f8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	22ca      	movs	r2, #202	; 0xca
 800b500:	625a      	str	r2, [r3, #36]	; 0x24
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	2253      	movs	r2, #83	; 0x53
 800b508:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 f9fb 	bl	800b906 <RTC_EnterInitMode>
 800b510:	4603      	mov	r3, r0
 800b512:	2b00      	cmp	r3, #0
 800b514:	d008      	beq.n	800b528 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	22ff      	movs	r2, #255	; 0xff
 800b51c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2204      	movs	r2, #4
 800b522:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800b524:	2301      	movs	r3, #1
 800b526:	e05e      	b.n	800b5e6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	6812      	ldr	r2, [r2, #0]
 800b532:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b536:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b53a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	6899      	ldr	r1, [r3, #8]
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	685a      	ldr	r2, [r3, #4]
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	691b      	ldr	r3, [r3, #16]
 800b54a:	431a      	orrs	r2, r3
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	695b      	ldr	r3, [r3, #20]
 800b550:	431a      	orrs	r2, r3
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	430a      	orrs	r2, r1
 800b558:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	68d2      	ldr	r2, [r2, #12]
 800b562:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	6919      	ldr	r1, [r3, #16]
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	689b      	ldr	r3, [r3, #8]
 800b56e:	041a      	lsls	r2, r3, #16
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	430a      	orrs	r2, r1
 800b576:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	68da      	ldr	r2, [r3, #12]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b586:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	f003 0320 	and.w	r3, r3, #32
 800b592:	2b00      	cmp	r3, #0
 800b594:	d10e      	bne.n	800b5b4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 f98d 	bl	800b8b6 <HAL_RTC_WaitForSynchro>
 800b59c:	4603      	mov	r3, r0
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d008      	beq.n	800b5b4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	22ff      	movs	r2, #255	; 0xff
 800b5a8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2204      	movs	r2, #4
 800b5ae:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	e018      	b.n	800b5e6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b5c2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	699a      	ldr	r2, [r3, #24]
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	430a      	orrs	r2, r1
 800b5d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	22ff      	movs	r2, #255	; 0xff
 800b5dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	2201      	movs	r2, #1
 800b5e2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800b5e4:	2300      	movs	r3, #0
  }
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3708      	adds	r7, #8
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}

0800b5ee <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b5ee:	b590      	push	{r4, r7, lr}
 800b5f0:	b087      	sub	sp, #28
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	60f8      	str	r0, [r7, #12]
 800b5f6:	60b9      	str	r1, [r7, #8]
 800b5f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	7f1b      	ldrb	r3, [r3, #28]
 800b602:	2b01      	cmp	r3, #1
 800b604:	d101      	bne.n	800b60a <HAL_RTC_SetTime+0x1c>
 800b606:	2302      	movs	r3, #2
 800b608:	e0aa      	b.n	800b760 <HAL_RTC_SetTime+0x172>
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	2201      	movs	r2, #1
 800b60e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	2202      	movs	r2, #2
 800b614:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d126      	bne.n	800b66a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	689b      	ldr	r3, [r3, #8]
 800b622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b626:	2b00      	cmp	r3, #0
 800b628:	d102      	bne.n	800b630 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	2200      	movs	r2, #0
 800b62e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	781b      	ldrb	r3, [r3, #0]
 800b634:	4618      	mov	r0, r3
 800b636:	f000 f992 	bl	800b95e <RTC_ByteToBcd2>
 800b63a:	4603      	mov	r3, r0
 800b63c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	785b      	ldrb	r3, [r3, #1]
 800b642:	4618      	mov	r0, r3
 800b644:	f000 f98b 	bl	800b95e <RTC_ByteToBcd2>
 800b648:	4603      	mov	r3, r0
 800b64a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b64c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	789b      	ldrb	r3, [r3, #2]
 800b652:	4618      	mov	r0, r3
 800b654:	f000 f983 	bl	800b95e <RTC_ByteToBcd2>
 800b658:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800b65a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	78db      	ldrb	r3, [r3, #3]
 800b662:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800b664:	4313      	orrs	r3, r2
 800b666:	617b      	str	r3, [r7, #20]
 800b668:	e018      	b.n	800b69c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	689b      	ldr	r3, [r3, #8]
 800b670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b674:	2b00      	cmp	r3, #0
 800b676:	d102      	bne.n	800b67e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	2200      	movs	r2, #0
 800b67c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	785b      	ldrb	r3, [r3, #1]
 800b688:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b68a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800b68c:	68ba      	ldr	r2, [r7, #8]
 800b68e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800b690:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	78db      	ldrb	r3, [r3, #3]
 800b696:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800b698:	4313      	orrs	r3, r2
 800b69a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	22ca      	movs	r2, #202	; 0xca
 800b6a2:	625a      	str	r2, [r3, #36]	; 0x24
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	2253      	movs	r2, #83	; 0x53
 800b6aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b6ac:	68f8      	ldr	r0, [r7, #12]
 800b6ae:	f000 f92a 	bl	800b906 <RTC_EnterInitMode>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d00b      	beq.n	800b6d0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	22ff      	movs	r2, #255	; 0xff
 800b6be:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2204      	movs	r2, #4
 800b6c4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	e047      	b.n	800b760 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681a      	ldr	r2, [r3, #0]
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b6da:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b6de:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	689a      	ldr	r2, [r3, #8]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b6ee:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	6899      	ldr	r1, [r3, #8]
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	68da      	ldr	r2, [r3, #12]
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	691b      	ldr	r3, [r3, #16]
 800b6fe:	431a      	orrs	r2, r3
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	430a      	orrs	r2, r1
 800b706:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	68da      	ldr	r2, [r3, #12]
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b716:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	689b      	ldr	r3, [r3, #8]
 800b71e:	f003 0320 	and.w	r3, r3, #32
 800b722:	2b00      	cmp	r3, #0
 800b724:	d111      	bne.n	800b74a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b726:	68f8      	ldr	r0, [r7, #12]
 800b728:	f000 f8c5 	bl	800b8b6 <HAL_RTC_WaitForSynchro>
 800b72c:	4603      	mov	r3, r0
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d00b      	beq.n	800b74a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	22ff      	movs	r2, #255	; 0xff
 800b738:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	2204      	movs	r2, #4
 800b73e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	2200      	movs	r2, #0
 800b744:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800b746:	2301      	movs	r3, #1
 800b748:	e00a      	b.n	800b760 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	22ff      	movs	r2, #255	; 0xff
 800b750:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2201      	movs	r2, #1
 800b756:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	2200      	movs	r2, #0
 800b75c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800b75e:	2300      	movs	r3, #0
  }
}
 800b760:	4618      	mov	r0, r3
 800b762:	371c      	adds	r7, #28
 800b764:	46bd      	mov	sp, r7
 800b766:	bd90      	pop	{r4, r7, pc}

0800b768 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b768:	b590      	push	{r4, r7, lr}
 800b76a:	b087      	sub	sp, #28
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	60f8      	str	r0, [r7, #12]
 800b770:	60b9      	str	r1, [r7, #8]
 800b772:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800b774:	2300      	movs	r3, #0
 800b776:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	7f1b      	ldrb	r3, [r3, #28]
 800b77c:	2b01      	cmp	r3, #1
 800b77e:	d101      	bne.n	800b784 <HAL_RTC_SetDate+0x1c>
 800b780:	2302      	movs	r3, #2
 800b782:	e094      	b.n	800b8ae <HAL_RTC_SetDate+0x146>
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2201      	movs	r2, #1
 800b788:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2202      	movs	r2, #2
 800b78e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d10e      	bne.n	800b7b4 <HAL_RTC_SetDate+0x4c>
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	785b      	ldrb	r3, [r3, #1]
 800b79a:	f003 0310 	and.w	r3, r3, #16
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d008      	beq.n	800b7b4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	785b      	ldrb	r3, [r3, #1]
 800b7a6:	f023 0310 	bic.w	r3, r3, #16
 800b7aa:	b2db      	uxtb	r3, r3
 800b7ac:	330a      	adds	r3, #10
 800b7ae:	b2da      	uxtb	r2, r3
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d11c      	bne.n	800b7f4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	78db      	ldrb	r3, [r3, #3]
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f000 f8cd 	bl	800b95e <RTC_ByteToBcd2>
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	785b      	ldrb	r3, [r3, #1]
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f000 f8c6 	bl	800b95e <RTC_ByteToBcd2>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b7d6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	789b      	ldrb	r3, [r3, #2]
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f000 f8be 	bl	800b95e <RTC_ByteToBcd2>
 800b7e2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800b7e4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	781b      	ldrb	r3, [r3, #0]
 800b7ec:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800b7ee:	4313      	orrs	r3, r2
 800b7f0:	617b      	str	r3, [r7, #20]
 800b7f2:	e00e      	b.n	800b812 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	78db      	ldrb	r3, [r3, #3]
 800b7f8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	785b      	ldrb	r3, [r3, #1]
 800b7fe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b800:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800b802:	68ba      	ldr	r2, [r7, #8]
 800b804:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800b806:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	781b      	ldrb	r3, [r3, #0]
 800b80c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800b80e:	4313      	orrs	r3, r2
 800b810:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	22ca      	movs	r2, #202	; 0xca
 800b818:	625a      	str	r2, [r3, #36]	; 0x24
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	2253      	movs	r2, #83	; 0x53
 800b820:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800b822:	68f8      	ldr	r0, [r7, #12]
 800b824:	f000 f86f 	bl	800b906 <RTC_EnterInitMode>
 800b828:	4603      	mov	r3, r0
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d00b      	beq.n	800b846 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	22ff      	movs	r2, #255	; 0xff
 800b834:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2204      	movs	r2, #4
 800b83a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	2200      	movs	r2, #0
 800b840:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800b842:	2301      	movs	r3, #1
 800b844:	e033      	b.n	800b8ae <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	681a      	ldr	r2, [r3, #0]
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b850:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b854:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	68da      	ldr	r2, [r3, #12]
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b864:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	689b      	ldr	r3, [r3, #8]
 800b86c:	f003 0320 	and.w	r3, r3, #32
 800b870:	2b00      	cmp	r3, #0
 800b872:	d111      	bne.n	800b898 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b874:	68f8      	ldr	r0, [r7, #12]
 800b876:	f000 f81e 	bl	800b8b6 <HAL_RTC_WaitForSynchro>
 800b87a:	4603      	mov	r3, r0
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d00b      	beq.n	800b898 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	22ff      	movs	r2, #255	; 0xff
 800b886:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	2204      	movs	r2, #4
 800b88c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	2200      	movs	r2, #0
 800b892:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800b894:	2301      	movs	r3, #1
 800b896:	e00a      	b.n	800b8ae <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	22ff      	movs	r2, #255	; 0xff
 800b89e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800b8ac:	2300      	movs	r3, #0
  }
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	371c      	adds	r7, #28
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd90      	pop	{r4, r7, pc}

0800b8b6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800b8b6:	b580      	push	{r7, lr}
 800b8b8:	b084      	sub	sp, #16
 800b8ba:	af00      	add	r7, sp, #0
 800b8bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	68da      	ldr	r2, [r3, #12]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b8d0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b8d2:	f7f9 fdb5 	bl	8005440 <HAL_GetTick>
 800b8d6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b8d8:	e009      	b.n	800b8ee <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b8da:	f7f9 fdb1 	bl	8005440 <HAL_GetTick>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	1ad3      	subs	r3, r2, r3
 800b8e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b8e8:	d901      	bls.n	800b8ee <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800b8ea:	2303      	movs	r3, #3
 800b8ec:	e007      	b.n	800b8fe <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	68db      	ldr	r3, [r3, #12]
 800b8f4:	f003 0320 	and.w	r3, r3, #32
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d0ee      	beq.n	800b8da <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800b8fc:	2300      	movs	r3, #0
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3710      	adds	r7, #16
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}

0800b906 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b906:	b580      	push	{r7, lr}
 800b908:	b084      	sub	sp, #16
 800b90a:	af00      	add	r7, sp, #0
 800b90c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b90e:	2300      	movs	r3, #0
 800b910:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	68db      	ldr	r3, [r3, #12]
 800b918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d119      	bne.n	800b954 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f04f 32ff 	mov.w	r2, #4294967295
 800b928:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b92a:	f7f9 fd89 	bl	8005440 <HAL_GetTick>
 800b92e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b930:	e009      	b.n	800b946 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b932:	f7f9 fd85 	bl	8005440 <HAL_GetTick>
 800b936:	4602      	mov	r2, r0
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	1ad3      	subs	r3, r2, r3
 800b93c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b940:	d901      	bls.n	800b946 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800b942:	2303      	movs	r3, #3
 800b944:	e007      	b.n	800b956 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	68db      	ldr	r3, [r3, #12]
 800b94c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b950:	2b00      	cmp	r3, #0
 800b952:	d0ee      	beq.n	800b932 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800b954:	2300      	movs	r3, #0
}
 800b956:	4618      	mov	r0, r3
 800b958:	3710      	adds	r7, #16
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}

0800b95e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b95e:	b480      	push	{r7}
 800b960:	b085      	sub	sp, #20
 800b962:	af00      	add	r7, sp, #0
 800b964:	4603      	mov	r3, r0
 800b966:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b968:	2300      	movs	r3, #0
 800b96a:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800b96c:	e005      	b.n	800b97a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	3301      	adds	r3, #1
 800b972:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800b974:	79fb      	ldrb	r3, [r7, #7]
 800b976:	3b0a      	subs	r3, #10
 800b978:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800b97a:	79fb      	ldrb	r3, [r7, #7]
 800b97c:	2b09      	cmp	r3, #9
 800b97e:	d8f6      	bhi.n	800b96e <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	b2db      	uxtb	r3, r3
 800b984:	011b      	lsls	r3, r3, #4
 800b986:	b2da      	uxtb	r2, r3
 800b988:	79fb      	ldrb	r3, [r7, #7]
 800b98a:	4313      	orrs	r3, r2
 800b98c:	b2db      	uxtb	r3, r3
}
 800b98e:	4618      	mov	r0, r3
 800b990:	3714      	adds	r7, #20
 800b992:	46bd      	mov	sp, r7
 800b994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b998:	4770      	bx	lr

0800b99a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b082      	sub	sp, #8
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d101      	bne.n	800b9ac <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e056      	b.n	800ba5a <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b9b8:	b2db      	uxtb	r3, r3
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d106      	bne.n	800b9cc <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f7f9 f8b0 	bl	8004b2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2202      	movs	r2, #2
 800b9d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	681a      	ldr	r2, [r3, #0]
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b9e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	685a      	ldr	r2, [r3, #4]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	431a      	orrs	r2, r3
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	68db      	ldr	r3, [r3, #12]
 800b9f2:	431a      	orrs	r2, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	691b      	ldr	r3, [r3, #16]
 800b9f8:	431a      	orrs	r2, r3
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	695b      	ldr	r3, [r3, #20]
 800b9fe:	431a      	orrs	r2, r3
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	699b      	ldr	r3, [r3, #24]
 800ba04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ba08:	431a      	orrs	r2, r3
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	69db      	ldr	r3, [r3, #28]
 800ba0e:	431a      	orrs	r2, r3
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6a1b      	ldr	r3, [r3, #32]
 800ba14:	ea42 0103 	orr.w	r1, r2, r3
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	430a      	orrs	r2, r1
 800ba22:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	699b      	ldr	r3, [r3, #24]
 800ba28:	0c1b      	lsrs	r3, r3, #16
 800ba2a:	f003 0104 	and.w	r1, r3, #4
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	430a      	orrs	r2, r1
 800ba38:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	69da      	ldr	r2, [r3, #28]
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ba48:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800ba58:	2300      	movs	r3, #0
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3708      	adds	r7, #8
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}

0800ba62 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ba62:	b580      	push	{r7, lr}
 800ba64:	b088      	sub	sp, #32
 800ba66:	af00      	add	r7, sp, #0
 800ba68:	60f8      	str	r0, [r7, #12]
 800ba6a:	60b9      	str	r1, [r7, #8]
 800ba6c:	603b      	str	r3, [r7, #0]
 800ba6e:	4613      	mov	r3, r2
 800ba70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ba72:	2300      	movs	r3, #0
 800ba74:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d101      	bne.n	800ba84 <HAL_SPI_Transmit+0x22>
 800ba80:	2302      	movs	r3, #2
 800ba82:	e11e      	b.n	800bcc2 <HAL_SPI_Transmit+0x260>
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	2201      	movs	r2, #1
 800ba88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba8c:	f7f9 fcd8 	bl	8005440 <HAL_GetTick>
 800ba90:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ba92:	88fb      	ldrh	r3, [r7, #6]
 800ba94:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba9c:	b2db      	uxtb	r3, r3
 800ba9e:	2b01      	cmp	r3, #1
 800baa0:	d002      	beq.n	800baa8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800baa2:	2302      	movs	r3, #2
 800baa4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800baa6:	e103      	b.n	800bcb0 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d002      	beq.n	800bab4 <HAL_SPI_Transmit+0x52>
 800baae:	88fb      	ldrh	r3, [r7, #6]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d102      	bne.n	800baba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800bab4:	2301      	movs	r3, #1
 800bab6:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bab8:	e0fa      	b.n	800bcb0 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2203      	movs	r2, #3
 800babe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	2200      	movs	r2, #0
 800bac6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	68ba      	ldr	r2, [r7, #8]
 800bacc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	88fa      	ldrh	r2, [r7, #6]
 800bad2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	88fa      	ldrh	r2, [r7, #6]
 800bad8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	2200      	movs	r2, #0
 800bade:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	2200      	movs	r2, #0
 800bae4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	2200      	movs	r2, #0
 800baea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	2200      	movs	r2, #0
 800baf0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	2200      	movs	r2, #0
 800baf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	689b      	ldr	r3, [r3, #8]
 800bafc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb00:	d107      	bne.n	800bb12 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	681a      	ldr	r2, [r3, #0]
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bb10:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb1c:	2b40      	cmp	r3, #64	; 0x40
 800bb1e:	d007      	beq.n	800bb30 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	681a      	ldr	r2, [r3, #0]
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bb2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	68db      	ldr	r3, [r3, #12]
 800bb34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bb38:	d14b      	bne.n	800bbd2 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	685b      	ldr	r3, [r3, #4]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d002      	beq.n	800bb48 <HAL_SPI_Transmit+0xe6>
 800bb42:	8afb      	ldrh	r3, [r7, #22]
 800bb44:	2b01      	cmp	r3, #1
 800bb46:	d13e      	bne.n	800bbc6 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb4c:	881a      	ldrh	r2, [r3, #0]
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb58:	1c9a      	adds	r2, r3, #2
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb62:	b29b      	uxth	r3, r3
 800bb64:	3b01      	subs	r3, #1
 800bb66:	b29a      	uxth	r2, r3
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bb6c:	e02b      	b.n	800bbc6 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	689b      	ldr	r3, [r3, #8]
 800bb74:	f003 0302 	and.w	r3, r3, #2
 800bb78:	2b02      	cmp	r3, #2
 800bb7a:	d112      	bne.n	800bba2 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb80:	881a      	ldrh	r2, [r3, #0]
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb8c:	1c9a      	adds	r2, r3, #2
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb96:	b29b      	uxth	r3, r3
 800bb98:	3b01      	subs	r3, #1
 800bb9a:	b29a      	uxth	r2, r3
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	86da      	strh	r2, [r3, #54]	; 0x36
 800bba0:	e011      	b.n	800bbc6 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bba2:	f7f9 fc4d 	bl	8005440 <HAL_GetTick>
 800bba6:	4602      	mov	r2, r0
 800bba8:	69bb      	ldr	r3, [r7, #24]
 800bbaa:	1ad3      	subs	r3, r2, r3
 800bbac:	683a      	ldr	r2, [r7, #0]
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d803      	bhi.n	800bbba <HAL_SPI_Transmit+0x158>
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbb8:	d102      	bne.n	800bbc0 <HAL_SPI_Transmit+0x15e>
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d102      	bne.n	800bbc6 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800bbc0:	2303      	movs	r3, #3
 800bbc2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bbc4:	e074      	b.n	800bcb0 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d1ce      	bne.n	800bb6e <HAL_SPI_Transmit+0x10c>
 800bbd0:	e04c      	b.n	800bc6c <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d002      	beq.n	800bbe0 <HAL_SPI_Transmit+0x17e>
 800bbda:	8afb      	ldrh	r3, [r7, #22]
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	d140      	bne.n	800bc62 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	330c      	adds	r3, #12
 800bbea:	7812      	ldrb	r2, [r2, #0]
 800bbec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbf2:	1c5a      	adds	r2, r3, #1
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbfc:	b29b      	uxth	r3, r3
 800bbfe:	3b01      	subs	r3, #1
 800bc00:	b29a      	uxth	r2, r3
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800bc06:	e02c      	b.n	800bc62 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	689b      	ldr	r3, [r3, #8]
 800bc0e:	f003 0302 	and.w	r3, r3, #2
 800bc12:	2b02      	cmp	r3, #2
 800bc14:	d113      	bne.n	800bc3e <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	330c      	adds	r3, #12
 800bc20:	7812      	ldrb	r2, [r2, #0]
 800bc22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc28:	1c5a      	adds	r2, r3, #1
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc32:	b29b      	uxth	r3, r3
 800bc34:	3b01      	subs	r3, #1
 800bc36:	b29a      	uxth	r2, r3
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	86da      	strh	r2, [r3, #54]	; 0x36
 800bc3c:	e011      	b.n	800bc62 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc3e:	f7f9 fbff 	bl	8005440 <HAL_GetTick>
 800bc42:	4602      	mov	r2, r0
 800bc44:	69bb      	ldr	r3, [r7, #24]
 800bc46:	1ad3      	subs	r3, r2, r3
 800bc48:	683a      	ldr	r2, [r7, #0]
 800bc4a:	429a      	cmp	r2, r3
 800bc4c:	d803      	bhi.n	800bc56 <HAL_SPI_Transmit+0x1f4>
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc54:	d102      	bne.n	800bc5c <HAL_SPI_Transmit+0x1fa>
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d102      	bne.n	800bc62 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800bc5c:	2303      	movs	r3, #3
 800bc5e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bc60:	e026      	b.n	800bcb0 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d1cd      	bne.n	800bc08 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bc6c:	69ba      	ldr	r2, [r7, #24]
 800bc6e:	6839      	ldr	r1, [r7, #0]
 800bc70:	68f8      	ldr	r0, [r7, #12]
 800bc72:	f000 ffdb 	bl	800cc2c <SPI_EndRxTxTransaction>
 800bc76:	4603      	mov	r3, r0
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d002      	beq.n	800bc82 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	2220      	movs	r2, #32
 800bc80:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	689b      	ldr	r3, [r3, #8]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d10a      	bne.n	800bca0 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	613b      	str	r3, [r7, #16]
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	68db      	ldr	r3, [r3, #12]
 800bc94:	613b      	str	r3, [r7, #16]
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	689b      	ldr	r3, [r3, #8]
 800bc9c:	613b      	str	r3, [r7, #16]
 800bc9e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d002      	beq.n	800bcae <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800bca8:	2301      	movs	r3, #1
 800bcaa:	77fb      	strb	r3, [r7, #31]
 800bcac:	e000      	b.n	800bcb0 <HAL_SPI_Transmit+0x24e>
  }

error:
 800bcae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bcc0:	7ffb      	ldrb	r3, [r7, #31]
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3720      	adds	r7, #32
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}

0800bcca <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bcca:	b580      	push	{r7, lr}
 800bccc:	b088      	sub	sp, #32
 800bcce:	af02      	add	r7, sp, #8
 800bcd0:	60f8      	str	r0, [r7, #12]
 800bcd2:	60b9      	str	r1, [r7, #8]
 800bcd4:	603b      	str	r3, [r7, #0]
 800bcd6:	4613      	mov	r3, r2
 800bcd8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	685b      	ldr	r3, [r3, #4]
 800bce2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bce6:	d112      	bne.n	800bd0e <HAL_SPI_Receive+0x44>
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	689b      	ldr	r3, [r3, #8]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d10e      	bne.n	800bd0e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	2204      	movs	r2, #4
 800bcf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bcf8:	88fa      	ldrh	r2, [r7, #6]
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	9300      	str	r3, [sp, #0]
 800bcfe:	4613      	mov	r3, r2
 800bd00:	68ba      	ldr	r2, [r7, #8]
 800bd02:	68b9      	ldr	r1, [r7, #8]
 800bd04:	68f8      	ldr	r0, [r7, #12]
 800bd06:	f000 f8e9 	bl	800bedc <HAL_SPI_TransmitReceive>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	e0e2      	b.n	800bed4 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bd14:	2b01      	cmp	r3, #1
 800bd16:	d101      	bne.n	800bd1c <HAL_SPI_Receive+0x52>
 800bd18:	2302      	movs	r3, #2
 800bd1a:	e0db      	b.n	800bed4 <HAL_SPI_Receive+0x20a>
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	2201      	movs	r2, #1
 800bd20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bd24:	f7f9 fb8c 	bl	8005440 <HAL_GetTick>
 800bd28:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd30:	b2db      	uxtb	r3, r3
 800bd32:	2b01      	cmp	r3, #1
 800bd34:	d002      	beq.n	800bd3c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800bd36:	2302      	movs	r3, #2
 800bd38:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd3a:	e0c2      	b.n	800bec2 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d002      	beq.n	800bd48 <HAL_SPI_Receive+0x7e>
 800bd42:	88fb      	ldrh	r3, [r7, #6]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d102      	bne.n	800bd4e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd4c:	e0b9      	b.n	800bec2 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2204      	movs	r2, #4
 800bd52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	68ba      	ldr	r2, [r7, #8]
 800bd60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	88fa      	ldrh	r2, [r7, #6]
 800bd66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	88fa      	ldrh	r2, [r7, #6]
 800bd6c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	2200      	movs	r2, #0
 800bd72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2200      	movs	r2, #0
 800bd78:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2200      	movs	r2, #0
 800bd84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	2200      	movs	r2, #0
 800bd8a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	689b      	ldr	r3, [r3, #8]
 800bd90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd94:	d107      	bne.n	800bda6 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	681a      	ldr	r2, [r3, #0]
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bda4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdb0:	2b40      	cmp	r3, #64	; 0x40
 800bdb2:	d007      	beq.n	800bdc4 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	681a      	ldr	r2, [r3, #0]
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bdc2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	68db      	ldr	r3, [r3, #12]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d162      	bne.n	800be92 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800bdcc:	e02e      	b.n	800be2c <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	f003 0301 	and.w	r3, r3, #1
 800bdd8:	2b01      	cmp	r3, #1
 800bdda:	d115      	bne.n	800be08 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	f103 020c 	add.w	r2, r3, #12
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bde8:	7812      	ldrb	r2, [r2, #0]
 800bdea:	b2d2      	uxtb	r2, r2
 800bdec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdf2:	1c5a      	adds	r2, r3, #1
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdfc:	b29b      	uxth	r3, r3
 800bdfe:	3b01      	subs	r3, #1
 800be00:	b29a      	uxth	r2, r3
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	87da      	strh	r2, [r3, #62]	; 0x3e
 800be06:	e011      	b.n	800be2c <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be08:	f7f9 fb1a 	bl	8005440 <HAL_GetTick>
 800be0c:	4602      	mov	r2, r0
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	1ad3      	subs	r3, r2, r3
 800be12:	683a      	ldr	r2, [r7, #0]
 800be14:	429a      	cmp	r2, r3
 800be16:	d803      	bhi.n	800be20 <HAL_SPI_Receive+0x156>
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be1e:	d102      	bne.n	800be26 <HAL_SPI_Receive+0x15c>
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d102      	bne.n	800be2c <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800be26:	2303      	movs	r3, #3
 800be28:	75fb      	strb	r3, [r7, #23]
          goto error;
 800be2a:	e04a      	b.n	800bec2 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be30:	b29b      	uxth	r3, r3
 800be32:	2b00      	cmp	r3, #0
 800be34:	d1cb      	bne.n	800bdce <HAL_SPI_Receive+0x104>
 800be36:	e031      	b.n	800be9c <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	689b      	ldr	r3, [r3, #8]
 800be3e:	f003 0301 	and.w	r3, r3, #1
 800be42:	2b01      	cmp	r3, #1
 800be44:	d113      	bne.n	800be6e <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	68da      	ldr	r2, [r3, #12]
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be50:	b292      	uxth	r2, r2
 800be52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be58:	1c9a      	adds	r2, r3, #2
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be62:	b29b      	uxth	r3, r3
 800be64:	3b01      	subs	r3, #1
 800be66:	b29a      	uxth	r2, r3
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800be6c:	e011      	b.n	800be92 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be6e:	f7f9 fae7 	bl	8005440 <HAL_GetTick>
 800be72:	4602      	mov	r2, r0
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	1ad3      	subs	r3, r2, r3
 800be78:	683a      	ldr	r2, [r7, #0]
 800be7a:	429a      	cmp	r2, r3
 800be7c:	d803      	bhi.n	800be86 <HAL_SPI_Receive+0x1bc>
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be84:	d102      	bne.n	800be8c <HAL_SPI_Receive+0x1c2>
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d102      	bne.n	800be92 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800be8c:	2303      	movs	r3, #3
 800be8e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800be90:	e017      	b.n	800bec2 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be96:	b29b      	uxth	r3, r3
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d1cd      	bne.n	800be38 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800be9c:	693a      	ldr	r2, [r7, #16]
 800be9e:	6839      	ldr	r1, [r7, #0]
 800bea0:	68f8      	ldr	r0, [r7, #12]
 800bea2:	f000 fe5d 	bl	800cb60 <SPI_EndRxTransaction>
 800bea6:	4603      	mov	r3, r0
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d002      	beq.n	800beb2 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2220      	movs	r2, #32
 800beb0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d002      	beq.n	800bec0 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800beba:	2301      	movs	r3, #1
 800bebc:	75fb      	strb	r3, [r7, #23]
 800bebe:	e000      	b.n	800bec2 <HAL_SPI_Receive+0x1f8>
  }

error :
 800bec0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	2201      	movs	r2, #1
 800bec6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2200      	movs	r2, #0
 800bece:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bed2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3718      	adds	r7, #24
 800bed8:	46bd      	mov	sp, r7
 800beda:	bd80      	pop	{r7, pc}

0800bedc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b08c      	sub	sp, #48	; 0x30
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	60b9      	str	r1, [r7, #8]
 800bee6:	607a      	str	r2, [r7, #4]
 800bee8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800beea:	2301      	movs	r3, #1
 800beec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800beee:	2300      	movs	r3, #0
 800bef0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800befa:	2b01      	cmp	r3, #1
 800befc:	d101      	bne.n	800bf02 <HAL_SPI_TransmitReceive+0x26>
 800befe:	2302      	movs	r3, #2
 800bf00:	e18a      	b.n	800c218 <HAL_SPI_TransmitReceive+0x33c>
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	2201      	movs	r2, #1
 800bf06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf0a:	f7f9 fa99 	bl	8005440 <HAL_GetTick>
 800bf0e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bf16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	685b      	ldr	r3, [r3, #4]
 800bf1e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800bf20:	887b      	ldrh	r3, [r7, #2]
 800bf22:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bf24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bf28:	2b01      	cmp	r3, #1
 800bf2a:	d00f      	beq.n	800bf4c <HAL_SPI_TransmitReceive+0x70>
 800bf2c:	69fb      	ldr	r3, [r7, #28]
 800bf2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf32:	d107      	bne.n	800bf44 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	689b      	ldr	r3, [r3, #8]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d103      	bne.n	800bf44 <HAL_SPI_TransmitReceive+0x68>
 800bf3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bf40:	2b04      	cmp	r3, #4
 800bf42:	d003      	beq.n	800bf4c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bf44:	2302      	movs	r3, #2
 800bf46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bf4a:	e15b      	b.n	800c204 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d005      	beq.n	800bf5e <HAL_SPI_TransmitReceive+0x82>
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d002      	beq.n	800bf5e <HAL_SPI_TransmitReceive+0x82>
 800bf58:	887b      	ldrh	r3, [r7, #2]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d103      	bne.n	800bf66 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bf5e:	2301      	movs	r3, #1
 800bf60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bf64:	e14e      	b.n	800c204 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bf6c:	b2db      	uxtb	r3, r3
 800bf6e:	2b04      	cmp	r3, #4
 800bf70:	d003      	beq.n	800bf7a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	2205      	movs	r2, #5
 800bf76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	887a      	ldrh	r2, [r7, #2]
 800bf8a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	887a      	ldrh	r2, [r7, #2]
 800bf90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	68ba      	ldr	r2, [r7, #8]
 800bf96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	887a      	ldrh	r2, [r7, #2]
 800bf9c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	887a      	ldrh	r2, [r7, #2]
 800bfa2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	2200      	movs	r2, #0
 800bfae:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfba:	2b40      	cmp	r3, #64	; 0x40
 800bfbc:	d007      	beq.n	800bfce <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	681a      	ldr	r2, [r3, #0]
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bfcc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	68db      	ldr	r3, [r3, #12]
 800bfd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bfd6:	d178      	bne.n	800c0ca <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	685b      	ldr	r3, [r3, #4]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d002      	beq.n	800bfe6 <HAL_SPI_TransmitReceive+0x10a>
 800bfe0:	8b7b      	ldrh	r3, [r7, #26]
 800bfe2:	2b01      	cmp	r3, #1
 800bfe4:	d166      	bne.n	800c0b4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfea:	881a      	ldrh	r2, [r3, #0]
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bff6:	1c9a      	adds	r2, r3, #2
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c000:	b29b      	uxth	r3, r3
 800c002:	3b01      	subs	r3, #1
 800c004:	b29a      	uxth	r2, r3
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c00a:	e053      	b.n	800c0b4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	689b      	ldr	r3, [r3, #8]
 800c012:	f003 0302 	and.w	r3, r3, #2
 800c016:	2b02      	cmp	r3, #2
 800c018:	d11b      	bne.n	800c052 <HAL_SPI_TransmitReceive+0x176>
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c01e:	b29b      	uxth	r3, r3
 800c020:	2b00      	cmp	r3, #0
 800c022:	d016      	beq.n	800c052 <HAL_SPI_TransmitReceive+0x176>
 800c024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c026:	2b01      	cmp	r3, #1
 800c028:	d113      	bne.n	800c052 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c02e:	881a      	ldrh	r2, [r3, #0]
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c03a:	1c9a      	adds	r2, r3, #2
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c044:	b29b      	uxth	r3, r3
 800c046:	3b01      	subs	r3, #1
 800c048:	b29a      	uxth	r2, r3
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c04e:	2300      	movs	r3, #0
 800c050:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	689b      	ldr	r3, [r3, #8]
 800c058:	f003 0301 	and.w	r3, r3, #1
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	d119      	bne.n	800c094 <HAL_SPI_TransmitReceive+0x1b8>
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c064:	b29b      	uxth	r3, r3
 800c066:	2b00      	cmp	r3, #0
 800c068:	d014      	beq.n	800c094 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	68da      	ldr	r2, [r3, #12]
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c074:	b292      	uxth	r2, r2
 800c076:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c07c:	1c9a      	adds	r2, r3, #2
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c086:	b29b      	uxth	r3, r3
 800c088:	3b01      	subs	r3, #1
 800c08a:	b29a      	uxth	r2, r3
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c090:	2301      	movs	r3, #1
 800c092:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c094:	f7f9 f9d4 	bl	8005440 <HAL_GetTick>
 800c098:	4602      	mov	r2, r0
 800c09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c09c:	1ad3      	subs	r3, r2, r3
 800c09e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d807      	bhi.n	800c0b4 <HAL_SPI_TransmitReceive+0x1d8>
 800c0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0aa:	d003      	beq.n	800c0b4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800c0ac:	2303      	movs	r3, #3
 800c0ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c0b2:	e0a7      	b.n	800c204 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0b8:	b29b      	uxth	r3, r3
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d1a6      	bne.n	800c00c <HAL_SPI_TransmitReceive+0x130>
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0c2:	b29b      	uxth	r3, r3
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d1a1      	bne.n	800c00c <HAL_SPI_TransmitReceive+0x130>
 800c0c8:	e07c      	b.n	800c1c4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d002      	beq.n	800c0d8 <HAL_SPI_TransmitReceive+0x1fc>
 800c0d2:	8b7b      	ldrh	r3, [r7, #26]
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d16b      	bne.n	800c1b0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	330c      	adds	r3, #12
 800c0e2:	7812      	ldrb	r2, [r2, #0]
 800c0e4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0ea:	1c5a      	adds	r2, r3, #1
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0f4:	b29b      	uxth	r3, r3
 800c0f6:	3b01      	subs	r3, #1
 800c0f8:	b29a      	uxth	r2, r3
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c0fe:	e057      	b.n	800c1b0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	689b      	ldr	r3, [r3, #8]
 800c106:	f003 0302 	and.w	r3, r3, #2
 800c10a:	2b02      	cmp	r3, #2
 800c10c:	d11c      	bne.n	800c148 <HAL_SPI_TransmitReceive+0x26c>
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c112:	b29b      	uxth	r3, r3
 800c114:	2b00      	cmp	r3, #0
 800c116:	d017      	beq.n	800c148 <HAL_SPI_TransmitReceive+0x26c>
 800c118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d114      	bne.n	800c148 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	330c      	adds	r3, #12
 800c128:	7812      	ldrb	r2, [r2, #0]
 800c12a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c130:	1c5a      	adds	r2, r3, #1
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	3b01      	subs	r3, #1
 800c13e:	b29a      	uxth	r2, r3
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c144:	2300      	movs	r3, #0
 800c146:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	689b      	ldr	r3, [r3, #8]
 800c14e:	f003 0301 	and.w	r3, r3, #1
 800c152:	2b01      	cmp	r3, #1
 800c154:	d119      	bne.n	800c18a <HAL_SPI_TransmitReceive+0x2ae>
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c15a:	b29b      	uxth	r3, r3
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d014      	beq.n	800c18a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	68da      	ldr	r2, [r3, #12]
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c16a:	b2d2      	uxtb	r2, r2
 800c16c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c172:	1c5a      	adds	r2, r3, #1
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c17c:	b29b      	uxth	r3, r3
 800c17e:	3b01      	subs	r3, #1
 800c180:	b29a      	uxth	r2, r3
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c186:	2301      	movs	r3, #1
 800c188:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c18a:	f7f9 f959 	bl	8005440 <HAL_GetTick>
 800c18e:	4602      	mov	r2, r0
 800c190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c192:	1ad3      	subs	r3, r2, r3
 800c194:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c196:	429a      	cmp	r2, r3
 800c198:	d803      	bhi.n	800c1a2 <HAL_SPI_TransmitReceive+0x2c6>
 800c19a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c19c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1a0:	d102      	bne.n	800c1a8 <HAL_SPI_TransmitReceive+0x2cc>
 800c1a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d103      	bne.n	800c1b0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c1a8:	2303      	movs	r3, #3
 800c1aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c1ae:	e029      	b.n	800c204 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c1b4:	b29b      	uxth	r3, r3
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d1a2      	bne.n	800c100 <HAL_SPI_TransmitReceive+0x224>
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c1be:	b29b      	uxth	r3, r3
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d19d      	bne.n	800c100 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c1c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c1c8:	68f8      	ldr	r0, [r7, #12]
 800c1ca:	f000 fd2f 	bl	800cc2c <SPI_EndRxTxTransaction>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d006      	beq.n	800c1e2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c1d4:	2301      	movs	r3, #1
 800c1d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2220      	movs	r2, #32
 800c1de:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c1e0:	e010      	b.n	800c204 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	689b      	ldr	r3, [r3, #8]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d10b      	bne.n	800c202 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	617b      	str	r3, [r7, #20]
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	68db      	ldr	r3, [r3, #12]
 800c1f4:	617b      	str	r3, [r7, #20]
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	689b      	ldr	r3, [r3, #8]
 800c1fc:	617b      	str	r3, [r7, #20]
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	e000      	b.n	800c204 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c202:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	2201      	movs	r2, #1
 800c208:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	2200      	movs	r2, #0
 800c210:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c214:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3730      	adds	r7, #48	; 0x30
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c220:	b480      	push	{r7}
 800c222:	b087      	sub	sp, #28
 800c224:	af00      	add	r7, sp, #0
 800c226:	60f8      	str	r0, [r7, #12]
 800c228:	60b9      	str	r1, [r7, #8]
 800c22a:	4613      	mov	r3, r2
 800c22c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c22e:	2300      	movs	r3, #0
 800c230:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c238:	2b01      	cmp	r3, #1
 800c23a:	d101      	bne.n	800c240 <HAL_SPI_Transmit_IT+0x20>
 800c23c:	2302      	movs	r3, #2
 800c23e:	e067      	b.n	800c310 <HAL_SPI_Transmit_IT+0xf0>
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2201      	movs	r2, #1
 800c244:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d002      	beq.n	800c254 <HAL_SPI_Transmit_IT+0x34>
 800c24e:	88fb      	ldrh	r3, [r7, #6]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d102      	bne.n	800c25a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800c254:	2301      	movs	r3, #1
 800c256:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c258:	e055      	b.n	800c306 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c260:	b2db      	uxtb	r3, r3
 800c262:	2b01      	cmp	r3, #1
 800c264:	d002      	beq.n	800c26c <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800c266:	2302      	movs	r3, #2
 800c268:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c26a:	e04c      	b.n	800c306 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2203      	movs	r2, #3
 800c270:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2200      	movs	r2, #0
 800c278:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	68ba      	ldr	r2, [r7, #8]
 800c27e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	88fa      	ldrh	r2, [r7, #6]
 800c284:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	88fa      	ldrh	r2, [r7, #6]
 800c28a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2200      	movs	r2, #0
 800c290:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	2200      	movs	r2, #0
 800c296:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	2200      	movs	r2, #0
 800c29c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	68db      	ldr	r3, [r3, #12]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d003      	beq.n	800c2b4 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	4a1b      	ldr	r2, [pc, #108]	; (800c31c <HAL_SPI_Transmit_IT+0xfc>)
 800c2b0:	645a      	str	r2, [r3, #68]	; 0x44
 800c2b2:	e002      	b.n	800c2ba <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	4a1a      	ldr	r2, [pc, #104]	; (800c320 <HAL_SPI_Transmit_IT+0x100>)
 800c2b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c2c2:	d107      	bne.n	800c2d4 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	681a      	ldr	r2, [r3, #0]
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c2d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	685a      	ldr	r2, [r3, #4]
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800c2e2:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2ee:	2b40      	cmp	r3, #64	; 0x40
 800c2f0:	d008      	beq.n	800c304 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c300:	601a      	str	r2, [r3, #0]
 800c302:	e000      	b.n	800c306 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800c304:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	2200      	movs	r2, #0
 800c30a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c30e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c310:	4618      	mov	r0, r3
 800c312:	371c      	adds	r7, #28
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr
 800c31c:	0800ca49 	.word	0x0800ca49
 800c320:	0800ca03 	.word	0x0800ca03

0800c324 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b086      	sub	sp, #24
 800c328:	af00      	add	r7, sp, #0
 800c32a:	60f8      	str	r0, [r7, #12]
 800c32c:	60b9      	str	r1, [r7, #8]
 800c32e:	4613      	mov	r3, r2
 800c330:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c332:	2300      	movs	r3, #0
 800c334:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	689b      	ldr	r3, [r3, #8]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d110      	bne.n	800c360 <HAL_SPI_Receive_IT+0x3c>
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	685b      	ldr	r3, [r3, #4]
 800c342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c346:	d10b      	bne.n	800c360 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	2204      	movs	r2, #4
 800c34c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800c350:	88fb      	ldrh	r3, [r7, #6]
 800c352:	68ba      	ldr	r2, [r7, #8]
 800c354:	68b9      	ldr	r1, [r7, #8]
 800c356:	68f8      	ldr	r0, [r7, #12]
 800c358:	f000 f87a 	bl	800c450 <HAL_SPI_TransmitReceive_IT>
 800c35c:	4603      	mov	r3, r0
 800c35e:	e06e      	b.n	800c43e <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c366:	2b01      	cmp	r3, #1
 800c368:	d101      	bne.n	800c36e <HAL_SPI_Receive_IT+0x4a>
 800c36a:	2302      	movs	r3, #2
 800c36c:	e067      	b.n	800c43e <HAL_SPI_Receive_IT+0x11a>
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2201      	movs	r2, #1
 800c372:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c37c:	b2db      	uxtb	r3, r3
 800c37e:	2b01      	cmp	r3, #1
 800c380:	d002      	beq.n	800c388 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800c382:	2302      	movs	r3, #2
 800c384:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c386:	e055      	b.n	800c434 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d002      	beq.n	800c394 <HAL_SPI_Receive_IT+0x70>
 800c38e:	88fb      	ldrh	r3, [r7, #6]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d102      	bne.n	800c39a <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c398:	e04c      	b.n	800c434 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	2204      	movs	r2, #4
 800c39e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	68ba      	ldr	r2, [r7, #8]
 800c3ac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	88fa      	ldrh	r2, [r7, #6]
 800c3b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	88fa      	ldrh	r2, [r7, #6]
 800c3b8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	68db      	ldr	r3, [r3, #12]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d003      	beq.n	800c3e2 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	4a1a      	ldr	r2, [pc, #104]	; (800c448 <HAL_SPI_Receive_IT+0x124>)
 800c3de:	641a      	str	r2, [r3, #64]	; 0x40
 800c3e0:	e002      	b.n	800c3e8 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	4a19      	ldr	r2, [pc, #100]	; (800c44c <HAL_SPI_Receive_IT+0x128>)
 800c3e6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	689b      	ldr	r3, [r3, #8]
 800c3ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c3f0:	d107      	bne.n	800c402 <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	681a      	ldr	r2, [r3, #0]
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c400:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	685a      	ldr	r2, [r3, #4]
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800c410:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c41c:	2b40      	cmp	r3, #64	; 0x40
 800c41e:	d008      	beq.n	800c432 <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	681a      	ldr	r2, [r3, #0]
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c42e:	601a      	str	r2, [r3, #0]
 800c430:	e000      	b.n	800c434 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800c432:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2200      	movs	r2, #0
 800c438:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c43c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c43e:	4618      	mov	r0, r3
 800c440:	3718      	adds	r7, #24
 800c442:	46bd      	mov	sp, r7
 800c444:	bd80      	pop	{r7, pc}
 800c446:	bf00      	nop
 800c448:	0800c9bd 	.word	0x0800c9bd
 800c44c:	0800c973 	.word	0x0800c973

0800c450 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800c450:	b480      	push	{r7}
 800c452:	b087      	sub	sp, #28
 800c454:	af00      	add	r7, sp, #0
 800c456:	60f8      	str	r0, [r7, #12]
 800c458:	60b9      	str	r1, [r7, #8]
 800c45a:	607a      	str	r2, [r7, #4]
 800c45c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c45e:	2300      	movs	r3, #0
 800c460:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d101      	bne.n	800c470 <HAL_SPI_TransmitReceive_IT+0x20>
 800c46c:	2302      	movs	r3, #2
 800c46e:	e075      	b.n	800c55c <HAL_SPI_TransmitReceive_IT+0x10c>
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	2201      	movs	r2, #1
 800c474:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c47e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	685b      	ldr	r3, [r3, #4]
 800c484:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c486:	7dbb      	ldrb	r3, [r7, #22]
 800c488:	2b01      	cmp	r3, #1
 800c48a:	d00d      	beq.n	800c4a8 <HAL_SPI_TransmitReceive_IT+0x58>
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c492:	d106      	bne.n	800c4a2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	689b      	ldr	r3, [r3, #8]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d102      	bne.n	800c4a2 <HAL_SPI_TransmitReceive_IT+0x52>
 800c49c:	7dbb      	ldrb	r3, [r7, #22]
 800c49e:	2b04      	cmp	r3, #4
 800c4a0:	d002      	beq.n	800c4a8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800c4a2:	2302      	movs	r3, #2
 800c4a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c4a6:	e054      	b.n	800c552 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c4a8:	68bb      	ldr	r3, [r7, #8]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d005      	beq.n	800c4ba <HAL_SPI_TransmitReceive_IT+0x6a>
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d002      	beq.n	800c4ba <HAL_SPI_TransmitReceive_IT+0x6a>
 800c4b4:	887b      	ldrh	r3, [r7, #2]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d102      	bne.n	800c4c0 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c4be:	e048      	b.n	800c552 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c4c6:	b2db      	uxtb	r3, r3
 800c4c8:	2b04      	cmp	r3, #4
 800c4ca:	d003      	beq.n	800c4d4 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	2205      	movs	r2, #5
 800c4d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	68ba      	ldr	r2, [r7, #8]
 800c4de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	887a      	ldrh	r2, [r7, #2]
 800c4e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	887a      	ldrh	r2, [r7, #2]
 800c4ea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	687a      	ldr	r2, [r7, #4]
 800c4f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	887a      	ldrh	r2, [r7, #2]
 800c4f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	887a      	ldrh	r2, [r7, #2]
 800c4fc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	68db      	ldr	r3, [r3, #12]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d006      	beq.n	800c514 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	4a17      	ldr	r2, [pc, #92]	; (800c568 <HAL_SPI_TransmitReceive_IT+0x118>)
 800c50a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	4a17      	ldr	r2, [pc, #92]	; (800c56c <HAL_SPI_TransmitReceive_IT+0x11c>)
 800c510:	645a      	str	r2, [r3, #68]	; 0x44
 800c512:	e005      	b.n	800c520 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	4a16      	ldr	r2, [pc, #88]	; (800c570 <HAL_SPI_TransmitReceive_IT+0x120>)
 800c518:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	4a15      	ldr	r2, [pc, #84]	; (800c574 <HAL_SPI_TransmitReceive_IT+0x124>)
 800c51e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	685a      	ldr	r2, [r3, #4]
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800c52e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c53a:	2b40      	cmp	r3, #64	; 0x40
 800c53c:	d008      	beq.n	800c550 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	681a      	ldr	r2, [r3, #0]
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c54c:	601a      	str	r2, [r3, #0]
 800c54e:	e000      	b.n	800c552 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800c550:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2200      	movs	r2, #0
 800c556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c55a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c55c:	4618      	mov	r0, r3
 800c55e:	371c      	adds	r7, #28
 800c560:	46bd      	mov	sp, r7
 800c562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c566:	4770      	bx	lr
 800c568:	0800c8b5 	.word	0x0800c8b5
 800c56c:	0800c915 	.word	0x0800c915
 800c570:	0800c7f1 	.word	0x0800c7f1
 800c574:	0800c855 	.word	0x0800c855

0800c578 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b088      	sub	sp, #32
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	685b      	ldr	r3, [r3, #4]
 800c586:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	689b      	ldr	r3, [r3, #8]
 800c58e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c590:	69bb      	ldr	r3, [r7, #24]
 800c592:	099b      	lsrs	r3, r3, #6
 800c594:	f003 0301 	and.w	r3, r3, #1
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d10f      	bne.n	800c5bc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c59c:	69bb      	ldr	r3, [r7, #24]
 800c59e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d00a      	beq.n	800c5bc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c5a6:	69fb      	ldr	r3, [r7, #28]
 800c5a8:	099b      	lsrs	r3, r3, #6
 800c5aa:	f003 0301 	and.w	r3, r3, #1
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d004      	beq.n	800c5bc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	4798      	blx	r3
    return;
 800c5ba:	e0d8      	b.n	800c76e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c5bc:	69bb      	ldr	r3, [r7, #24]
 800c5be:	085b      	lsrs	r3, r3, #1
 800c5c0:	f003 0301 	and.w	r3, r3, #1
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d00a      	beq.n	800c5de <HAL_SPI_IRQHandler+0x66>
 800c5c8:	69fb      	ldr	r3, [r7, #28]
 800c5ca:	09db      	lsrs	r3, r3, #7
 800c5cc:	f003 0301 	and.w	r3, r3, #1
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d004      	beq.n	800c5de <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	4798      	blx	r3
    return;
 800c5dc:	e0c7      	b.n	800c76e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c5de:	69bb      	ldr	r3, [r7, #24]
 800c5e0:	095b      	lsrs	r3, r3, #5
 800c5e2:	f003 0301 	and.w	r3, r3, #1
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d10c      	bne.n	800c604 <HAL_SPI_IRQHandler+0x8c>
 800c5ea:	69bb      	ldr	r3, [r7, #24]
 800c5ec:	099b      	lsrs	r3, r3, #6
 800c5ee:	f003 0301 	and.w	r3, r3, #1
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d106      	bne.n	800c604 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c5f6:	69bb      	ldr	r3, [r7, #24]
 800c5f8:	0a1b      	lsrs	r3, r3, #8
 800c5fa:	f003 0301 	and.w	r3, r3, #1
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	f000 80b5 	beq.w	800c76e <HAL_SPI_IRQHandler+0x1f6>
 800c604:	69fb      	ldr	r3, [r7, #28]
 800c606:	095b      	lsrs	r3, r3, #5
 800c608:	f003 0301 	and.w	r3, r3, #1
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	f000 80ae 	beq.w	800c76e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c612:	69bb      	ldr	r3, [r7, #24]
 800c614:	099b      	lsrs	r3, r3, #6
 800c616:	f003 0301 	and.w	r3, r3, #1
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d023      	beq.n	800c666 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c624:	b2db      	uxtb	r3, r3
 800c626:	2b03      	cmp	r3, #3
 800c628:	d011      	beq.n	800c64e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c62e:	f043 0204 	orr.w	r2, r3, #4
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c636:	2300      	movs	r3, #0
 800c638:	617b      	str	r3, [r7, #20]
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	68db      	ldr	r3, [r3, #12]
 800c640:	617b      	str	r3, [r7, #20]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	689b      	ldr	r3, [r3, #8]
 800c648:	617b      	str	r3, [r7, #20]
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	e00b      	b.n	800c666 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c64e:	2300      	movs	r3, #0
 800c650:	613b      	str	r3, [r7, #16]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	68db      	ldr	r3, [r3, #12]
 800c658:	613b      	str	r3, [r7, #16]
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	689b      	ldr	r3, [r3, #8]
 800c660:	613b      	str	r3, [r7, #16]
 800c662:	693b      	ldr	r3, [r7, #16]
        return;
 800c664:	e083      	b.n	800c76e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c666:	69bb      	ldr	r3, [r7, #24]
 800c668:	095b      	lsrs	r3, r3, #5
 800c66a:	f003 0301 	and.w	r3, r3, #1
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d014      	beq.n	800c69c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c676:	f043 0201 	orr.w	r2, r3, #1
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c67e:	2300      	movs	r3, #0
 800c680:	60fb      	str	r3, [r7, #12]
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	689b      	ldr	r3, [r3, #8]
 800c688:	60fb      	str	r3, [r7, #12]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	681a      	ldr	r2, [r3, #0]
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c698:	601a      	str	r2, [r3, #0]
 800c69a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c69c:	69bb      	ldr	r3, [r7, #24]
 800c69e:	0a1b      	lsrs	r3, r3, #8
 800c6a0:	f003 0301 	and.w	r3, r3, #1
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d00c      	beq.n	800c6c2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6ac:	f043 0208 	orr.w	r2, r3, #8
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	60bb      	str	r3, [r7, #8]
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	689b      	ldr	r3, [r3, #8]
 800c6be:	60bb      	str	r3, [r7, #8]
 800c6c0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d050      	beq.n	800c76c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	685a      	ldr	r2, [r3, #4]
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c6d8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	2201      	movs	r2, #1
 800c6de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c6e2:	69fb      	ldr	r3, [r7, #28]
 800c6e4:	f003 0302 	and.w	r3, r3, #2
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d104      	bne.n	800c6f6 <HAL_SPI_IRQHandler+0x17e>
 800c6ec:	69fb      	ldr	r3, [r7, #28]
 800c6ee:	f003 0301 	and.w	r3, r3, #1
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d034      	beq.n	800c760 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	685a      	ldr	r2, [r3, #4]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f022 0203 	bic.w	r2, r2, #3
 800c704:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d011      	beq.n	800c732 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c712:	4a18      	ldr	r2, [pc, #96]	; (800c774 <HAL_SPI_IRQHandler+0x1fc>)
 800c714:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7fa fcb5 	bl	800708a <HAL_DMA_Abort_IT>
 800c720:	4603      	mov	r3, r0
 800c722:	2b00      	cmp	r3, #0
 800c724:	d005      	beq.n	800c732 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c72a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c736:	2b00      	cmp	r3, #0
 800c738:	d016      	beq.n	800c768 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c73e:	4a0d      	ldr	r2, [pc, #52]	; (800c774 <HAL_SPI_IRQHandler+0x1fc>)
 800c740:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c746:	4618      	mov	r0, r3
 800c748:	f7fa fc9f 	bl	800708a <HAL_DMA_Abort_IT>
 800c74c:	4603      	mov	r3, r0
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d00a      	beq.n	800c768 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c756:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800c75e:	e003      	b.n	800c768 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f000 f827 	bl	800c7b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c766:	e000      	b.n	800c76a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c768:	bf00      	nop
    return;
 800c76a:	bf00      	nop
 800c76c:	bf00      	nop
  }
}
 800c76e:	3720      	adds	r7, #32
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}
 800c774:	0800c7c9 	.word	0x0800c7c9

0800c778 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c778:	b480      	push	{r7}
 800c77a:	b083      	sub	sp, #12
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800c780:	bf00      	nop
 800c782:	370c      	adds	r7, #12
 800c784:	46bd      	mov	sp, r7
 800c786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c78a:	4770      	bx	lr

0800c78c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c78c:	b480      	push	{r7}
 800c78e:	b083      	sub	sp, #12
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c794:	bf00      	nop
 800c796:	370c      	adds	r7, #12
 800c798:	46bd      	mov	sp, r7
 800c79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79e:	4770      	bx	lr

0800c7a0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	b083      	sub	sp, #12
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c7a8:	bf00      	nop
 800c7aa:	370c      	adds	r7, #12
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b2:	4770      	bx	lr

0800c7b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b083      	sub	sp, #12
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c7bc:	bf00      	nop
 800c7be:	370c      	adds	r7, #12
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c6:	4770      	bx	lr

0800c7c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b084      	sub	sp, #16
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	2200      	movs	r2, #0
 800c7da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	2200      	movs	r2, #0
 800c7e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c7e2:	68f8      	ldr	r0, [r7, #12]
 800c7e4:	f7ff ffe6 	bl	800c7b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c7e8:	bf00      	nop
 800c7ea:	3710      	adds	r7, #16
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bd80      	pop	{r7, pc}

0800c7f0 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b082      	sub	sp, #8
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f103 020c 	add.w	r2, r3, #12
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c804:	7812      	ldrb	r2, [r2, #0]
 800c806:	b2d2      	uxtb	r2, r2
 800c808:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c80e:	1c5a      	adds	r2, r3, #1
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c818:	b29b      	uxth	r3, r3
 800c81a:	3b01      	subs	r3, #1
 800c81c:	b29a      	uxth	r2, r3
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c826:	b29b      	uxth	r3, r3
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d10f      	bne.n	800c84c <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	685a      	ldr	r2, [r3, #4]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800c83a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c840:	b29b      	uxth	r3, r3
 800c842:	2b00      	cmp	r3, #0
 800c844:	d102      	bne.n	800c84c <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f000 fa32 	bl	800ccb0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c84c:	bf00      	nop
 800c84e:	3708      	adds	r7, #8
 800c850:	46bd      	mov	sp, r7
 800c852:	bd80      	pop	{r7, pc}

0800c854 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b082      	sub	sp, #8
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	330c      	adds	r3, #12
 800c866:	7812      	ldrb	r2, [r2, #0]
 800c868:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c86e:	1c5a      	adds	r2, r3, #1
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c878:	b29b      	uxth	r3, r3
 800c87a:	3b01      	subs	r3, #1
 800c87c:	b29a      	uxth	r2, r3
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c886:	b29b      	uxth	r3, r3
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d10f      	bne.n	800c8ac <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	685a      	ldr	r2, [r3, #4]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c89a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8a0:	b29b      	uxth	r3, r3
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d102      	bne.n	800c8ac <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 fa02 	bl	800ccb0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c8ac:	bf00      	nop
 800c8ae:	3708      	adds	r7, #8
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}

0800c8b4 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b082      	sub	sp, #8
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	68da      	ldr	r2, [r3, #12]
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8c6:	b292      	uxth	r2, r2
 800c8c8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8ce:	1c9a      	adds	r2, r3, #2
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8d8:	b29b      	uxth	r3, r3
 800c8da:	3b01      	subs	r3, #1
 800c8dc:	b29a      	uxth	r2, r3
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d10f      	bne.n	800c90c <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	685a      	ldr	r2, [r3, #4]
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c8fa:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c900:	b29b      	uxth	r3, r3
 800c902:	2b00      	cmp	r3, #0
 800c904:	d102      	bne.n	800c90c <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f000 f9d2 	bl	800ccb0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c90c:	bf00      	nop
 800c90e:	3708      	adds	r7, #8
 800c910:	46bd      	mov	sp, r7
 800c912:	bd80      	pop	{r7, pc}

0800c914 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b082      	sub	sp, #8
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c920:	881a      	ldrh	r2, [r3, #0]
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c92c:	1c9a      	adds	r2, r3, #2
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c936:	b29b      	uxth	r3, r3
 800c938:	3b01      	subs	r3, #1
 800c93a:	b29a      	uxth	r2, r3
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c944:	b29b      	uxth	r3, r3
 800c946:	2b00      	cmp	r3, #0
 800c948:	d10f      	bne.n	800c96a <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	685a      	ldr	r2, [r3, #4]
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c958:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c95e:	b29b      	uxth	r3, r3
 800c960:	2b00      	cmp	r3, #0
 800c962:	d102      	bne.n	800c96a <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 f9a3 	bl	800ccb0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c96a:	bf00      	nop
 800c96c:	3708      	adds	r7, #8
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}

0800c972 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c972:	b580      	push	{r7, lr}
 800c974:	b082      	sub	sp, #8
 800c976:	af00      	add	r7, sp, #0
 800c978:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f103 020c 	add.w	r2, r3, #12
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c986:	7812      	ldrb	r2, [r2, #0]
 800c988:	b2d2      	uxtb	r2, r2
 800c98a:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c990:	1c5a      	adds	r2, r3, #1
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c99a:	b29b      	uxth	r3, r3
 800c99c:	3b01      	subs	r3, #1
 800c99e:	b29a      	uxth	r2, r3
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9a8:	b29b      	uxth	r3, r3
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d102      	bne.n	800c9b4 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	f000 f9f2 	bl	800cd98 <SPI_CloseRx_ISR>
  }
}
 800c9b4:	bf00      	nop
 800c9b6:	3708      	adds	r7, #8
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}

0800c9bc <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b082      	sub	sp, #8
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	68da      	ldr	r2, [r3, #12]
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ce:	b292      	uxth	r2, r2
 800c9d0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9d6:	1c9a      	adds	r2, r3, #2
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9e0:	b29b      	uxth	r3, r3
 800c9e2:	3b01      	subs	r3, #1
 800c9e4:	b29a      	uxth	r2, r3
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9ee:	b29b      	uxth	r3, r3
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d102      	bne.n	800c9fa <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f000 f9cf 	bl	800cd98 <SPI_CloseRx_ISR>
  }
}
 800c9fa:	bf00      	nop
 800c9fc:	3708      	adds	r7, #8
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bd80      	pop	{r7, pc}

0800ca02 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ca02:	b580      	push	{r7, lr}
 800ca04:	b082      	sub	sp, #8
 800ca06:	af00      	add	r7, sp, #0
 800ca08:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	330c      	adds	r3, #12
 800ca14:	7812      	ldrb	r2, [r2, #0]
 800ca16:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca1c:	1c5a      	adds	r2, r3, #1
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	3b01      	subs	r3, #1
 800ca2a:	b29a      	uxth	r2, r3
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d102      	bne.n	800ca40 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f000 f9ec 	bl	800ce18 <SPI_CloseTx_ISR>
  }
}
 800ca40:	bf00      	nop
 800ca42:	3708      	adds	r7, #8
 800ca44:	46bd      	mov	sp, r7
 800ca46:	bd80      	pop	{r7, pc}

0800ca48 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b082      	sub	sp, #8
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca54:	881a      	ldrh	r2, [r3, #0]
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca60:	1c9a      	adds	r2, r3, #2
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca6a:	b29b      	uxth	r3, r3
 800ca6c:	3b01      	subs	r3, #1
 800ca6e:	b29a      	uxth	r2, r3
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca78:	b29b      	uxth	r3, r3
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d102      	bne.n	800ca84 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800ca7e:	6878      	ldr	r0, [r7, #4]
 800ca80:	f000 f9ca 	bl	800ce18 <SPI_CloseTx_ISR>
  }
}
 800ca84:	bf00      	nop
 800ca86:	3708      	adds	r7, #8
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}

0800ca8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b084      	sub	sp, #16
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	60b9      	str	r1, [r7, #8]
 800ca96:	603b      	str	r3, [r7, #0]
 800ca98:	4613      	mov	r3, r2
 800ca9a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ca9c:	e04c      	b.n	800cb38 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caa4:	d048      	beq.n	800cb38 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800caa6:	f7f8 fccb 	bl	8005440 <HAL_GetTick>
 800caaa:	4602      	mov	r2, r0
 800caac:	69bb      	ldr	r3, [r7, #24]
 800caae:	1ad3      	subs	r3, r2, r3
 800cab0:	683a      	ldr	r2, [r7, #0]
 800cab2:	429a      	cmp	r2, r3
 800cab4:	d902      	bls.n	800cabc <SPI_WaitFlagStateUntilTimeout+0x30>
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d13d      	bne.n	800cb38 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	685a      	ldr	r2, [r3, #4]
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800caca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	685b      	ldr	r3, [r3, #4]
 800cad0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cad4:	d111      	bne.n	800cafa <SPI_WaitFlagStateUntilTimeout+0x6e>
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	689b      	ldr	r3, [r3, #8]
 800cada:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cade:	d004      	beq.n	800caea <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	689b      	ldr	r3, [r3, #8]
 800cae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cae8:	d107      	bne.n	800cafa <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	681a      	ldr	r2, [r3, #0]
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800caf8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cafe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cb02:	d10f      	bne.n	800cb24 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	681a      	ldr	r2, [r3, #0]
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cb12:	601a      	str	r2, [r3, #0]
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	681a      	ldr	r2, [r3, #0]
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cb22:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	2201      	movs	r2, #1
 800cb28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	2200      	movs	r2, #0
 800cb30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800cb34:	2303      	movs	r3, #3
 800cb36:	e00f      	b.n	800cb58 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	689a      	ldr	r2, [r3, #8]
 800cb3e:	68bb      	ldr	r3, [r7, #8]
 800cb40:	4013      	ands	r3, r2
 800cb42:	68ba      	ldr	r2, [r7, #8]
 800cb44:	429a      	cmp	r2, r3
 800cb46:	bf0c      	ite	eq
 800cb48:	2301      	moveq	r3, #1
 800cb4a:	2300      	movne	r3, #0
 800cb4c:	b2db      	uxtb	r3, r3
 800cb4e:	461a      	mov	r2, r3
 800cb50:	79fb      	ldrb	r3, [r7, #7]
 800cb52:	429a      	cmp	r2, r3
 800cb54:	d1a3      	bne.n	800ca9e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800cb56:	2300      	movs	r3, #0
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	3710      	adds	r7, #16
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	bd80      	pop	{r7, pc}

0800cb60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b086      	sub	sp, #24
 800cb64:	af02      	add	r7, sp, #8
 800cb66:	60f8      	str	r0, [r7, #12]
 800cb68:	60b9      	str	r1, [r7, #8]
 800cb6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	685b      	ldr	r3, [r3, #4]
 800cb70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb74:	d111      	bne.n	800cb9a <SPI_EndRxTransaction+0x3a>
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	689b      	ldr	r3, [r3, #8]
 800cb7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cb7e:	d004      	beq.n	800cb8a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	689b      	ldr	r3, [r3, #8]
 800cb84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cb88:	d107      	bne.n	800cb9a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	681a      	ldr	r2, [r3, #0]
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb98:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	685b      	ldr	r3, [r3, #4]
 800cb9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cba2:	d12a      	bne.n	800cbfa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	689b      	ldr	r3, [r3, #8]
 800cba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbac:	d012      	beq.n	800cbd4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	9300      	str	r3, [sp, #0]
 800cbb2:	68bb      	ldr	r3, [r7, #8]
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	2180      	movs	r1, #128	; 0x80
 800cbb8:	68f8      	ldr	r0, [r7, #12]
 800cbba:	f7ff ff67 	bl	800ca8c <SPI_WaitFlagStateUntilTimeout>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d02d      	beq.n	800cc20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbc8:	f043 0220 	orr.w	r2, r3, #32
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800cbd0:	2303      	movs	r3, #3
 800cbd2:	e026      	b.n	800cc22 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	9300      	str	r3, [sp, #0]
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	2200      	movs	r2, #0
 800cbdc:	2101      	movs	r1, #1
 800cbde:	68f8      	ldr	r0, [r7, #12]
 800cbe0:	f7ff ff54 	bl	800ca8c <SPI_WaitFlagStateUntilTimeout>
 800cbe4:	4603      	mov	r3, r0
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d01a      	beq.n	800cc20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbee:	f043 0220 	orr.w	r2, r3, #32
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800cbf6:	2303      	movs	r3, #3
 800cbf8:	e013      	b.n	800cc22 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	9300      	str	r3, [sp, #0]
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	2200      	movs	r2, #0
 800cc02:	2101      	movs	r1, #1
 800cc04:	68f8      	ldr	r0, [r7, #12]
 800cc06:	f7ff ff41 	bl	800ca8c <SPI_WaitFlagStateUntilTimeout>
 800cc0a:	4603      	mov	r3, r0
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d007      	beq.n	800cc20 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc14:	f043 0220 	orr.w	r2, r3, #32
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cc1c:	2303      	movs	r3, #3
 800cc1e:	e000      	b.n	800cc22 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800cc20:	2300      	movs	r3, #0
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	3710      	adds	r7, #16
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}
	...

0800cc2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b088      	sub	sp, #32
 800cc30:	af02      	add	r7, sp, #8
 800cc32:	60f8      	str	r0, [r7, #12]
 800cc34:	60b9      	str	r1, [r7, #8]
 800cc36:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800cc38:	4b1b      	ldr	r3, [pc, #108]	; (800cca8 <SPI_EndRxTxTransaction+0x7c>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	4a1b      	ldr	r2, [pc, #108]	; (800ccac <SPI_EndRxTxTransaction+0x80>)
 800cc3e:	fba2 2303 	umull	r2, r3, r2, r3
 800cc42:	0d5b      	lsrs	r3, r3, #21
 800cc44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cc48:	fb02 f303 	mul.w	r3, r2, r3
 800cc4c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	685b      	ldr	r3, [r3, #4]
 800cc52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc56:	d112      	bne.n	800cc7e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	9300      	str	r3, [sp, #0]
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	2200      	movs	r2, #0
 800cc60:	2180      	movs	r1, #128	; 0x80
 800cc62:	68f8      	ldr	r0, [r7, #12]
 800cc64:	f7ff ff12 	bl	800ca8c <SPI_WaitFlagStateUntilTimeout>
 800cc68:	4603      	mov	r3, r0
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d016      	beq.n	800cc9c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc72:	f043 0220 	orr.w	r2, r3, #32
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cc7a:	2303      	movs	r3, #3
 800cc7c:	e00f      	b.n	800cc9e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cc7e:	697b      	ldr	r3, [r7, #20]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d00a      	beq.n	800cc9a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	3b01      	subs	r3, #1
 800cc88:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	689b      	ldr	r3, [r3, #8]
 800cc90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc94:	2b80      	cmp	r3, #128	; 0x80
 800cc96:	d0f2      	beq.n	800cc7e <SPI_EndRxTxTransaction+0x52>
 800cc98:	e000      	b.n	800cc9c <SPI_EndRxTxTransaction+0x70>
        break;
 800cc9a:	bf00      	nop
  }

  return HAL_OK;
 800cc9c:	2300      	movs	r3, #0
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	3718      	adds	r7, #24
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	200000d8 	.word	0x200000d8
 800ccac:	165e9f81 	.word	0x165e9f81

0800ccb0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b086      	sub	sp, #24
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800ccb8:	4b35      	ldr	r3, [pc, #212]	; (800cd90 <SPI_CloseRxTx_ISR+0xe0>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	4a35      	ldr	r2, [pc, #212]	; (800cd94 <SPI_CloseRxTx_ISR+0xe4>)
 800ccbe:	fba2 2303 	umull	r2, r3, r2, r3
 800ccc2:	0a5b      	lsrs	r3, r3, #9
 800ccc4:	2264      	movs	r2, #100	; 0x64
 800ccc6:	fb02 f303 	mul.w	r3, r2, r3
 800ccca:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800cccc:	f7f8 fbb8 	bl	8005440 <HAL_GetTick>
 800ccd0:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	685a      	ldr	r2, [r3, #4]
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	f022 0220 	bic.w	r2, r2, #32
 800cce0:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d106      	bne.n	800ccf6 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ccec:	f043 0220 	orr.w	r2, r3, #32
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ccf4:	e009      	b.n	800cd0a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	3b01      	subs	r3, #1
 800ccfa:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	689b      	ldr	r3, [r3, #8]
 800cd02:	f003 0302 	and.w	r3, r3, #2
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d0eb      	beq.n	800cce2 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cd0a:	697a      	ldr	r2, [r7, #20]
 800cd0c:	2164      	movs	r1, #100	; 0x64
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f7ff ff8c 	bl	800cc2c <SPI_EndRxTxTransaction>
 800cd14:	4603      	mov	r3, r0
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d005      	beq.n	800cd26 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd1e:	f043 0220 	orr.w	r2, r3, #32
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	689b      	ldr	r3, [r3, #8]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d10a      	bne.n	800cd44 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cd2e:	2300      	movs	r3, #0
 800cd30:	60fb      	str	r3, [r7, #12]
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	68db      	ldr	r3, [r3, #12]
 800cd38:	60fb      	str	r3, [r7, #12]
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	689b      	ldr	r3, [r3, #8]
 800cd40:	60fb      	str	r3, [r7, #12]
 800cd42:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d115      	bne.n	800cd78 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cd52:	b2db      	uxtb	r3, r3
 800cd54:	2b04      	cmp	r3, #4
 800cd56:	d107      	bne.n	800cd68 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800cd60:	6878      	ldr	r0, [r7, #4]
 800cd62:	f7ff fd13 	bl	800c78c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800cd66:	e00e      	b.n	800cd86 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2201      	movs	r2, #1
 800cd6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800cd70:	6878      	ldr	r0, [r7, #4]
 800cd72:	f7ff fd15 	bl	800c7a0 <HAL_SPI_TxRxCpltCallback>
}
 800cd76:	e006      	b.n	800cd86 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800cd80:	6878      	ldr	r0, [r7, #4]
 800cd82:	f7ff fd17 	bl	800c7b4 <HAL_SPI_ErrorCallback>
}
 800cd86:	bf00      	nop
 800cd88:	3718      	adds	r7, #24
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	bd80      	pop	{r7, pc}
 800cd8e:	bf00      	nop
 800cd90:	200000d8 	.word	0x200000d8
 800cd94:	057619f1 	.word	0x057619f1

0800cd98 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b084      	sub	sp, #16
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	685a      	ldr	r2, [r3, #4]
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800cdae:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800cdb0:	f7f8 fb46 	bl	8005440 <HAL_GetTick>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	461a      	mov	r2, r3
 800cdb8:	2164      	movs	r1, #100	; 0x64
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f7ff fed0 	bl	800cb60 <SPI_EndRxTransaction>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d005      	beq.n	800cdd2 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cdca:	f043 0220 	orr.w	r2, r3, #32
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	689b      	ldr	r3, [r3, #8]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d10a      	bne.n	800cdf0 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cdda:	2300      	movs	r3, #0
 800cddc:	60fb      	str	r3, [r7, #12]
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	68db      	ldr	r3, [r3, #12]
 800cde4:	60fb      	str	r3, [r7, #12]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	689b      	ldr	r3, [r3, #8]
 800cdec:	60fb      	str	r3, [r7, #12]
 800cdee:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2201      	movs	r2, #1
 800cdf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d103      	bne.n	800ce08 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f7ff fcc3 	bl	800c78c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800ce06:	e002      	b.n	800ce0e <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800ce08:	6878      	ldr	r0, [r7, #4]
 800ce0a:	f7ff fcd3 	bl	800c7b4 <HAL_SPI_ErrorCallback>
}
 800ce0e:	bf00      	nop
 800ce10:	3710      	adds	r7, #16
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
	...

0800ce18 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b086      	sub	sp, #24
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800ce20:	4b2c      	ldr	r3, [pc, #176]	; (800ced4 <SPI_CloseTx_ISR+0xbc>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	4a2c      	ldr	r2, [pc, #176]	; (800ced8 <SPI_CloseTx_ISR+0xc0>)
 800ce26:	fba2 2303 	umull	r2, r3, r2, r3
 800ce2a:	0a5b      	lsrs	r3, r3, #9
 800ce2c:	2264      	movs	r2, #100	; 0x64
 800ce2e:	fb02 f303 	mul.w	r3, r2, r3
 800ce32:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ce34:	f7f8 fb04 	bl	8005440 <HAL_GetTick>
 800ce38:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800ce3a:	693b      	ldr	r3, [r7, #16]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d106      	bne.n	800ce4e <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce44:	f043 0220 	orr.w	r2, r3, #32
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ce4c:	e009      	b.n	800ce62 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	3b01      	subs	r3, #1
 800ce52:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	689b      	ldr	r3, [r3, #8]
 800ce5a:	f003 0302 	and.w	r3, r3, #2
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d0eb      	beq.n	800ce3a <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	685a      	ldr	r2, [r3, #4]
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ce70:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ce72:	697a      	ldr	r2, [r7, #20]
 800ce74:	2164      	movs	r1, #100	; 0x64
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f7ff fed8 	bl	800cc2c <SPI_EndRxTxTransaction>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d005      	beq.n	800ce8e <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce86:	f043 0220 	orr.w	r2, r3, #32
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d10a      	bne.n	800ceac <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ce96:	2300      	movs	r3, #0
 800ce98:	60fb      	str	r3, [r7, #12]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	68db      	ldr	r3, [r3, #12]
 800cea0:	60fb      	str	r3, [r7, #12]
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	689b      	ldr	r3, [r3, #8]
 800cea8:	60fb      	str	r3, [r7, #12]
 800ceaa:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2201      	movs	r2, #1
 800ceb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d003      	beq.n	800cec4 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f7ff fc79 	bl	800c7b4 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800cec2:	e002      	b.n	800ceca <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f7ff fc57 	bl	800c778 <HAL_SPI_TxCpltCallback>
}
 800ceca:	bf00      	nop
 800cecc:	3718      	adds	r7, #24
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd80      	pop	{r7, pc}
 800ced2:	bf00      	nop
 800ced4:	200000d8 	.word	0x200000d8
 800ced8:	057619f1 	.word	0x057619f1

0800cedc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b082      	sub	sp, #8
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d101      	bne.n	800ceee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ceea:	2301      	movs	r3, #1
 800ceec:	e01d      	b.n	800cf2a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cef4:	b2db      	uxtb	r3, r3
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d106      	bne.n	800cf08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	2200      	movs	r2, #0
 800cefe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f7f7 feb8 	bl	8004c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2202      	movs	r2, #2
 800cf0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681a      	ldr	r2, [r3, #0]
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	3304      	adds	r3, #4
 800cf18:	4619      	mov	r1, r3
 800cf1a:	4610      	mov	r0, r2
 800cf1c:	f000 fcc6 	bl	800d8ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2201      	movs	r2, #1
 800cf24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cf28:	2300      	movs	r3, #0
}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3708      	adds	r7, #8
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}

0800cf32 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cf32:	b480      	push	{r7}
 800cf34:	b085      	sub	sp, #20
 800cf36:	af00      	add	r7, sp, #0
 800cf38:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	2202      	movs	r2, #2
 800cf3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	689b      	ldr	r3, [r3, #8]
 800cf48:	f003 0307 	and.w	r3, r3, #7
 800cf4c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	2b06      	cmp	r3, #6
 800cf52:	d007      	beq.n	800cf64 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	681a      	ldr	r2, [r3, #0]
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	f042 0201 	orr.w	r2, r2, #1
 800cf62:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	2201      	movs	r2, #1
 800cf68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800cf6c:	2300      	movs	r3, #0
}
 800cf6e:	4618      	mov	r0, r3
 800cf70:	3714      	adds	r7, #20
 800cf72:	46bd      	mov	sp, r7
 800cf74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf78:	4770      	bx	lr

0800cf7a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cf7a:	b480      	push	{r7}
 800cf7c:	b085      	sub	sp, #20
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	68da      	ldr	r2, [r3, #12]
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	f042 0201 	orr.w	r2, r2, #1
 800cf90:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	689b      	ldr	r3, [r3, #8]
 800cf98:	f003 0307 	and.w	r3, r3, #7
 800cf9c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	2b06      	cmp	r3, #6
 800cfa2:	d007      	beq.n	800cfb4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	681a      	ldr	r2, [r3, #0]
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	f042 0201 	orr.w	r2, r2, #1
 800cfb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cfb4:	2300      	movs	r3, #0
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3714      	adds	r7, #20
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc0:	4770      	bx	lr

0800cfc2 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cfc2:	b480      	push	{r7}
 800cfc4:	b083      	sub	sp, #12
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	68da      	ldr	r2, [r3, #12]
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	f022 0201 	bic.w	r2, r2, #1
 800cfd8:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	6a1a      	ldr	r2, [r3, #32]
 800cfe0:	f241 1311 	movw	r3, #4369	; 0x1111
 800cfe4:	4013      	ands	r3, r2
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d10f      	bne.n	800d00a <HAL_TIM_Base_Stop_IT+0x48>
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	6a1a      	ldr	r2, [r3, #32]
 800cff0:	f240 4344 	movw	r3, #1092	; 0x444
 800cff4:	4013      	ands	r3, r2
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d107      	bne.n	800d00a <HAL_TIM_Base_Stop_IT+0x48>
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	681a      	ldr	r2, [r3, #0]
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f022 0201 	bic.w	r2, r2, #1
 800d008:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d00a:	2300      	movs	r3, #0
}
 800d00c:	4618      	mov	r0, r3
 800d00e:	370c      	adds	r7, #12
 800d010:	46bd      	mov	sp, r7
 800d012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d016:	4770      	bx	lr

0800d018 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b082      	sub	sp, #8
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d101      	bne.n	800d02a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800d026:	2301      	movs	r3, #1
 800d028:	e01d      	b.n	800d066 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d030:	b2db      	uxtb	r3, r3
 800d032:	2b00      	cmp	r3, #0
 800d034:	d106      	bne.n	800d044 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2200      	movs	r2, #0
 800d03a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f000 f815 	bl	800d06e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2202      	movs	r2, #2
 800d048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681a      	ldr	r2, [r3, #0]
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	3304      	adds	r3, #4
 800d054:	4619      	mov	r1, r3
 800d056:	4610      	mov	r0, r2
 800d058:	f000 fc28 	bl	800d8ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2201      	movs	r2, #1
 800d060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d064:	2300      	movs	r3, #0
}
 800d066:	4618      	mov	r0, r3
 800d068:	3708      	adds	r7, #8
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}

0800d06e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800d06e:	b480      	push	{r7}
 800d070:	b083      	sub	sp, #12
 800d072:	af00      	add	r7, sp, #0
 800d074:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800d076:	bf00      	nop
 800d078:	370c      	adds	r7, #12
 800d07a:	46bd      	mov	sp, r7
 800d07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d080:	4770      	bx	lr
	...

0800d084 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b084      	sub	sp, #16
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
 800d08c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	2201      	movs	r2, #1
 800d094:	6839      	ldr	r1, [r7, #0]
 800d096:	4618      	mov	r0, r3
 800d098:	f000 fef2 	bl	800de80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	4a15      	ldr	r2, [pc, #84]	; (800d0f8 <HAL_TIM_OC_Start+0x74>)
 800d0a2:	4293      	cmp	r3, r2
 800d0a4:	d004      	beq.n	800d0b0 <HAL_TIM_OC_Start+0x2c>
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	4a14      	ldr	r2, [pc, #80]	; (800d0fc <HAL_TIM_OC_Start+0x78>)
 800d0ac:	4293      	cmp	r3, r2
 800d0ae:	d101      	bne.n	800d0b4 <HAL_TIM_OC_Start+0x30>
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	e000      	b.n	800d0b6 <HAL_TIM_OC_Start+0x32>
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d007      	beq.n	800d0ca <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d0c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	689b      	ldr	r3, [r3, #8]
 800d0d0:	f003 0307 	and.w	r3, r3, #7
 800d0d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	2b06      	cmp	r3, #6
 800d0da:	d007      	beq.n	800d0ec <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	681a      	ldr	r2, [r3, #0]
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	f042 0201 	orr.w	r2, r2, #1
 800d0ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d0ec:	2300      	movs	r3, #0
}
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	3710      	adds	r7, #16
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	bd80      	pop	{r7, pc}
 800d0f6:	bf00      	nop
 800d0f8:	40010000 	.word	0x40010000
 800d0fc:	40010400 	.word	0x40010400

0800d100 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b082      	sub	sp, #8
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
 800d108:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	2200      	movs	r2, #0
 800d110:	6839      	ldr	r1, [r7, #0]
 800d112:	4618      	mov	r0, r3
 800d114:	f000 feb4 	bl	800de80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	4a20      	ldr	r2, [pc, #128]	; (800d1a0 <HAL_TIM_OC_Stop+0xa0>)
 800d11e:	4293      	cmp	r3, r2
 800d120:	d004      	beq.n	800d12c <HAL_TIM_OC_Stop+0x2c>
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	4a1f      	ldr	r2, [pc, #124]	; (800d1a4 <HAL_TIM_OC_Stop+0xa4>)
 800d128:	4293      	cmp	r3, r2
 800d12a:	d101      	bne.n	800d130 <HAL_TIM_OC_Stop+0x30>
 800d12c:	2301      	movs	r3, #1
 800d12e:	e000      	b.n	800d132 <HAL_TIM_OC_Stop+0x32>
 800d130:	2300      	movs	r3, #0
 800d132:	2b00      	cmp	r3, #0
 800d134:	d017      	beq.n	800d166 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	6a1a      	ldr	r2, [r3, #32]
 800d13c:	f241 1311 	movw	r3, #4369	; 0x1111
 800d140:	4013      	ands	r3, r2
 800d142:	2b00      	cmp	r3, #0
 800d144:	d10f      	bne.n	800d166 <HAL_TIM_OC_Stop+0x66>
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	6a1a      	ldr	r2, [r3, #32]
 800d14c:	f240 4344 	movw	r3, #1092	; 0x444
 800d150:	4013      	ands	r3, r2
 800d152:	2b00      	cmp	r3, #0
 800d154:	d107      	bne.n	800d166 <HAL_TIM_OC_Stop+0x66>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d164:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	6a1a      	ldr	r2, [r3, #32]
 800d16c:	f241 1311 	movw	r3, #4369	; 0x1111
 800d170:	4013      	ands	r3, r2
 800d172:	2b00      	cmp	r3, #0
 800d174:	d10f      	bne.n	800d196 <HAL_TIM_OC_Stop+0x96>
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	6a1a      	ldr	r2, [r3, #32]
 800d17c:	f240 4344 	movw	r3, #1092	; 0x444
 800d180:	4013      	ands	r3, r2
 800d182:	2b00      	cmp	r3, #0
 800d184:	d107      	bne.n	800d196 <HAL_TIM_OC_Stop+0x96>
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	681a      	ldr	r2, [r3, #0]
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	f022 0201 	bic.w	r2, r2, #1
 800d194:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d196:	2300      	movs	r3, #0
}
 800d198:	4618      	mov	r0, r3
 800d19a:	3708      	adds	r7, #8
 800d19c:	46bd      	mov	sp, r7
 800d19e:	bd80      	pop	{r7, pc}
 800d1a0:	40010000 	.word	0x40010000
 800d1a4:	40010400 	.word	0x40010400

0800d1a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b082      	sub	sp, #8
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d101      	bne.n	800d1ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	e01d      	b.n	800d1f6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d1c0:	b2db      	uxtb	r3, r3
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d106      	bne.n	800d1d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	f000 f815 	bl	800d1fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2202      	movs	r2, #2
 800d1d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	681a      	ldr	r2, [r3, #0]
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	3304      	adds	r3, #4
 800d1e4:	4619      	mov	r1, r3
 800d1e6:	4610      	mov	r0, r2
 800d1e8:	f000 fb60 	bl	800d8ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d1f4:	2300      	movs	r3, #0
}
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	3708      	adds	r7, #8
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	bd80      	pop	{r7, pc}

0800d1fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d1fe:	b480      	push	{r7}
 800d200:	b083      	sub	sp, #12
 800d202:	af00      	add	r7, sp, #0
 800d204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d206:	bf00      	nop
 800d208:	370c      	adds	r7, #12
 800d20a:	46bd      	mov	sp, r7
 800d20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d210:	4770      	bx	lr
	...

0800d214 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b084      	sub	sp, #16
 800d218:	af00      	add	r7, sp, #0
 800d21a:	6078      	str	r0, [r7, #4]
 800d21c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	2201      	movs	r2, #1
 800d224:	6839      	ldr	r1, [r7, #0]
 800d226:	4618      	mov	r0, r3
 800d228:	f000 fe2a 	bl	800de80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	4a15      	ldr	r2, [pc, #84]	; (800d288 <HAL_TIM_PWM_Start+0x74>)
 800d232:	4293      	cmp	r3, r2
 800d234:	d004      	beq.n	800d240 <HAL_TIM_PWM_Start+0x2c>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	4a14      	ldr	r2, [pc, #80]	; (800d28c <HAL_TIM_PWM_Start+0x78>)
 800d23c:	4293      	cmp	r3, r2
 800d23e:	d101      	bne.n	800d244 <HAL_TIM_PWM_Start+0x30>
 800d240:	2301      	movs	r3, #1
 800d242:	e000      	b.n	800d246 <HAL_TIM_PWM_Start+0x32>
 800d244:	2300      	movs	r3, #0
 800d246:	2b00      	cmp	r3, #0
 800d248:	d007      	beq.n	800d25a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d258:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	689b      	ldr	r3, [r3, #8]
 800d260:	f003 0307 	and.w	r3, r3, #7
 800d264:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	2b06      	cmp	r3, #6
 800d26a:	d007      	beq.n	800d27c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	681a      	ldr	r2, [r3, #0]
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	f042 0201 	orr.w	r2, r2, #1
 800d27a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d27c:	2300      	movs	r3, #0
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3710      	adds	r7, #16
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
 800d286:	bf00      	nop
 800d288:	40010000 	.word	0x40010000
 800d28c:	40010400 	.word	0x40010400

0800d290 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b082      	sub	sp, #8
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	691b      	ldr	r3, [r3, #16]
 800d29e:	f003 0302 	and.w	r3, r3, #2
 800d2a2:	2b02      	cmp	r3, #2
 800d2a4:	d122      	bne.n	800d2ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	68db      	ldr	r3, [r3, #12]
 800d2ac:	f003 0302 	and.w	r3, r3, #2
 800d2b0:	2b02      	cmp	r3, #2
 800d2b2:	d11b      	bne.n	800d2ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	f06f 0202 	mvn.w	r2, #2
 800d2bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	2201      	movs	r2, #1
 800d2c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	699b      	ldr	r3, [r3, #24]
 800d2ca:	f003 0303 	and.w	r3, r3, #3
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d003      	beq.n	800d2da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f000 facb 	bl	800d86e <HAL_TIM_IC_CaptureCallback>
 800d2d8:	e005      	b.n	800d2e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f000 fabd 	bl	800d85a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d2e0:	6878      	ldr	r0, [r7, #4]
 800d2e2:	f000 face 	bl	800d882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	691b      	ldr	r3, [r3, #16]
 800d2f2:	f003 0304 	and.w	r3, r3, #4
 800d2f6:	2b04      	cmp	r3, #4
 800d2f8:	d122      	bne.n	800d340 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	68db      	ldr	r3, [r3, #12]
 800d300:	f003 0304 	and.w	r3, r3, #4
 800d304:	2b04      	cmp	r3, #4
 800d306:	d11b      	bne.n	800d340 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	f06f 0204 	mvn.w	r2, #4
 800d310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2202      	movs	r2, #2
 800d316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	699b      	ldr	r3, [r3, #24]
 800d31e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d322:	2b00      	cmp	r3, #0
 800d324:	d003      	beq.n	800d32e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d326:	6878      	ldr	r0, [r7, #4]
 800d328:	f000 faa1 	bl	800d86e <HAL_TIM_IC_CaptureCallback>
 800d32c:	e005      	b.n	800d33a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d32e:	6878      	ldr	r0, [r7, #4]
 800d330:	f000 fa93 	bl	800d85a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d334:	6878      	ldr	r0, [r7, #4]
 800d336:	f000 faa4 	bl	800d882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	2200      	movs	r2, #0
 800d33e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	691b      	ldr	r3, [r3, #16]
 800d346:	f003 0308 	and.w	r3, r3, #8
 800d34a:	2b08      	cmp	r3, #8
 800d34c:	d122      	bne.n	800d394 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	68db      	ldr	r3, [r3, #12]
 800d354:	f003 0308 	and.w	r3, r3, #8
 800d358:	2b08      	cmp	r3, #8
 800d35a:	d11b      	bne.n	800d394 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f06f 0208 	mvn.w	r2, #8
 800d364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	2204      	movs	r2, #4
 800d36a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	69db      	ldr	r3, [r3, #28]
 800d372:	f003 0303 	and.w	r3, r3, #3
 800d376:	2b00      	cmp	r3, #0
 800d378:	d003      	beq.n	800d382 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d37a:	6878      	ldr	r0, [r7, #4]
 800d37c:	f000 fa77 	bl	800d86e <HAL_TIM_IC_CaptureCallback>
 800d380:	e005      	b.n	800d38e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d382:	6878      	ldr	r0, [r7, #4]
 800d384:	f000 fa69 	bl	800d85a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f000 fa7a 	bl	800d882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2200      	movs	r2, #0
 800d392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	691b      	ldr	r3, [r3, #16]
 800d39a:	f003 0310 	and.w	r3, r3, #16
 800d39e:	2b10      	cmp	r3, #16
 800d3a0:	d122      	bne.n	800d3e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	68db      	ldr	r3, [r3, #12]
 800d3a8:	f003 0310 	and.w	r3, r3, #16
 800d3ac:	2b10      	cmp	r3, #16
 800d3ae:	d11b      	bne.n	800d3e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	f06f 0210 	mvn.w	r2, #16
 800d3b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2208      	movs	r2, #8
 800d3be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	69db      	ldr	r3, [r3, #28]
 800d3c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d003      	beq.n	800d3d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d3ce:	6878      	ldr	r0, [r7, #4]
 800d3d0:	f000 fa4d 	bl	800d86e <HAL_TIM_IC_CaptureCallback>
 800d3d4:	e005      	b.n	800d3e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3d6:	6878      	ldr	r0, [r7, #4]
 800d3d8:	f000 fa3f 	bl	800d85a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	f000 fa50 	bl	800d882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	691b      	ldr	r3, [r3, #16]
 800d3ee:	f003 0301 	and.w	r3, r3, #1
 800d3f2:	2b01      	cmp	r3, #1
 800d3f4:	d10e      	bne.n	800d414 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	68db      	ldr	r3, [r3, #12]
 800d3fc:	f003 0301 	and.w	r3, r3, #1
 800d400:	2b01      	cmp	r3, #1
 800d402:	d107      	bne.n	800d414 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	f06f 0201 	mvn.w	r2, #1
 800d40c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d40e:	6878      	ldr	r0, [r7, #4]
 800d410:	f7f5 fed8 	bl	80031c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	691b      	ldr	r3, [r3, #16]
 800d41a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d41e:	2b80      	cmp	r3, #128	; 0x80
 800d420:	d10e      	bne.n	800d440 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	68db      	ldr	r3, [r3, #12]
 800d428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d42c:	2b80      	cmp	r3, #128	; 0x80
 800d42e:	d107      	bne.n	800d440 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d43a:	6878      	ldr	r0, [r7, #4]
 800d43c:	f000 fe1e 	bl	800e07c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	691b      	ldr	r3, [r3, #16]
 800d446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d44a:	2b40      	cmp	r3, #64	; 0x40
 800d44c:	d10e      	bne.n	800d46c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	68db      	ldr	r3, [r3, #12]
 800d454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d458:	2b40      	cmp	r3, #64	; 0x40
 800d45a:	d107      	bne.n	800d46c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d466:	6878      	ldr	r0, [r7, #4]
 800d468:	f000 fa15 	bl	800d896 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	691b      	ldr	r3, [r3, #16]
 800d472:	f003 0320 	and.w	r3, r3, #32
 800d476:	2b20      	cmp	r3, #32
 800d478:	d10e      	bne.n	800d498 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	68db      	ldr	r3, [r3, #12]
 800d480:	f003 0320 	and.w	r3, r3, #32
 800d484:	2b20      	cmp	r3, #32
 800d486:	d107      	bne.n	800d498 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	f06f 0220 	mvn.w	r2, #32
 800d490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d492:	6878      	ldr	r0, [r7, #4]
 800d494:	f000 fde8 	bl	800e068 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d498:	bf00      	nop
 800d49a:	3708      	adds	r7, #8
 800d49c:	46bd      	mov	sp, r7
 800d49e:	bd80      	pop	{r7, pc}

0800d4a0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b084      	sub	sp, #16
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	60f8      	str	r0, [r7, #12]
 800d4a8:	60b9      	str	r1, [r7, #8]
 800d4aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d4b2:	2b01      	cmp	r3, #1
 800d4b4:	d101      	bne.n	800d4ba <HAL_TIM_OC_ConfigChannel+0x1a>
 800d4b6:	2302      	movs	r3, #2
 800d4b8:	e04e      	b.n	800d558 <HAL_TIM_OC_ConfigChannel+0xb8>
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	2201      	movs	r2, #1
 800d4be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	2202      	movs	r2, #2
 800d4c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2b0c      	cmp	r3, #12
 800d4ce:	d839      	bhi.n	800d544 <HAL_TIM_OC_ConfigChannel+0xa4>
 800d4d0:	a201      	add	r2, pc, #4	; (adr r2, 800d4d8 <HAL_TIM_OC_ConfigChannel+0x38>)
 800d4d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4d6:	bf00      	nop
 800d4d8:	0800d50d 	.word	0x0800d50d
 800d4dc:	0800d545 	.word	0x0800d545
 800d4e0:	0800d545 	.word	0x0800d545
 800d4e4:	0800d545 	.word	0x0800d545
 800d4e8:	0800d51b 	.word	0x0800d51b
 800d4ec:	0800d545 	.word	0x0800d545
 800d4f0:	0800d545 	.word	0x0800d545
 800d4f4:	0800d545 	.word	0x0800d545
 800d4f8:	0800d529 	.word	0x0800d529
 800d4fc:	0800d545 	.word	0x0800d545
 800d500:	0800d545 	.word	0x0800d545
 800d504:	0800d545 	.word	0x0800d545
 800d508:	0800d537 	.word	0x0800d537
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	68b9      	ldr	r1, [r7, #8]
 800d512:	4618      	mov	r0, r3
 800d514:	f000 fa6a 	bl	800d9ec <TIM_OC1_SetConfig>
      break;
 800d518:	e015      	b.n	800d546 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	68b9      	ldr	r1, [r7, #8]
 800d520:	4618      	mov	r0, r3
 800d522:	f000 fad3 	bl	800dacc <TIM_OC2_SetConfig>
      break;
 800d526:	e00e      	b.n	800d546 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	68b9      	ldr	r1, [r7, #8]
 800d52e:	4618      	mov	r0, r3
 800d530:	f000 fb42 	bl	800dbb8 <TIM_OC3_SetConfig>
      break;
 800d534:	e007      	b.n	800d546 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	68b9      	ldr	r1, [r7, #8]
 800d53c:	4618      	mov	r0, r3
 800d53e:	f000 fbaf 	bl	800dca0 <TIM_OC4_SetConfig>
      break;
 800d542:	e000      	b.n	800d546 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800d544:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	2201      	movs	r2, #1
 800d54a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2200      	movs	r2, #0
 800d552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d556:	2300      	movs	r3, #0
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3710      	adds	r7, #16
 800d55c:	46bd      	mov	sp, r7
 800d55e:	bd80      	pop	{r7, pc}

0800d560 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b084      	sub	sp, #16
 800d564:	af00      	add	r7, sp, #0
 800d566:	60f8      	str	r0, [r7, #12]
 800d568:	60b9      	str	r1, [r7, #8]
 800d56a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d572:	2b01      	cmp	r3, #1
 800d574:	d101      	bne.n	800d57a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d576:	2302      	movs	r3, #2
 800d578:	e0b4      	b.n	800d6e4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	2201      	movs	r2, #1
 800d57e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	2202      	movs	r2, #2
 800d586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b0c      	cmp	r3, #12
 800d58e:	f200 809f 	bhi.w	800d6d0 <HAL_TIM_PWM_ConfigChannel+0x170>
 800d592:	a201      	add	r2, pc, #4	; (adr r2, 800d598 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d598:	0800d5cd 	.word	0x0800d5cd
 800d59c:	0800d6d1 	.word	0x0800d6d1
 800d5a0:	0800d6d1 	.word	0x0800d6d1
 800d5a4:	0800d6d1 	.word	0x0800d6d1
 800d5a8:	0800d60d 	.word	0x0800d60d
 800d5ac:	0800d6d1 	.word	0x0800d6d1
 800d5b0:	0800d6d1 	.word	0x0800d6d1
 800d5b4:	0800d6d1 	.word	0x0800d6d1
 800d5b8:	0800d64f 	.word	0x0800d64f
 800d5bc:	0800d6d1 	.word	0x0800d6d1
 800d5c0:	0800d6d1 	.word	0x0800d6d1
 800d5c4:	0800d6d1 	.word	0x0800d6d1
 800d5c8:	0800d68f 	.word	0x0800d68f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	68b9      	ldr	r1, [r7, #8]
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	f000 fa0a 	bl	800d9ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	699a      	ldr	r2, [r3, #24]
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	f042 0208 	orr.w	r2, r2, #8
 800d5e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	699a      	ldr	r2, [r3, #24]
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	f022 0204 	bic.w	r2, r2, #4
 800d5f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	6999      	ldr	r1, [r3, #24]
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	691a      	ldr	r2, [r3, #16]
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	430a      	orrs	r2, r1
 800d608:	619a      	str	r2, [r3, #24]
      break;
 800d60a:	e062      	b.n	800d6d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	68b9      	ldr	r1, [r7, #8]
 800d612:	4618      	mov	r0, r3
 800d614:	f000 fa5a 	bl	800dacc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	699a      	ldr	r2, [r3, #24]
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d626:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	699a      	ldr	r2, [r3, #24]
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d636:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	6999      	ldr	r1, [r3, #24]
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	691b      	ldr	r3, [r3, #16]
 800d642:	021a      	lsls	r2, r3, #8
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	430a      	orrs	r2, r1
 800d64a:	619a      	str	r2, [r3, #24]
      break;
 800d64c:	e041      	b.n	800d6d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	68b9      	ldr	r1, [r7, #8]
 800d654:	4618      	mov	r0, r3
 800d656:	f000 faaf 	bl	800dbb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	69da      	ldr	r2, [r3, #28]
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	f042 0208 	orr.w	r2, r2, #8
 800d668:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	69da      	ldr	r2, [r3, #28]
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f022 0204 	bic.w	r2, r2, #4
 800d678:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	69d9      	ldr	r1, [r3, #28]
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	691a      	ldr	r2, [r3, #16]
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	430a      	orrs	r2, r1
 800d68a:	61da      	str	r2, [r3, #28]
      break;
 800d68c:	e021      	b.n	800d6d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	68b9      	ldr	r1, [r7, #8]
 800d694:	4618      	mov	r0, r3
 800d696:	f000 fb03 	bl	800dca0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	69da      	ldr	r2, [r3, #28]
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d6a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	69da      	ldr	r2, [r3, #28]
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d6b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	69d9      	ldr	r1, [r3, #28]
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	691b      	ldr	r3, [r3, #16]
 800d6c4:	021a      	lsls	r2, r3, #8
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	430a      	orrs	r2, r1
 800d6cc:	61da      	str	r2, [r3, #28]
      break;
 800d6ce:	e000      	b.n	800d6d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d6d0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	2201      	movs	r2, #1
 800d6d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	2200      	movs	r2, #0
 800d6de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d6e2:	2300      	movs	r3, #0
}
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	3710      	adds	r7, #16
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b084      	sub	sp, #16
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
 800d6f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d6fc:	2b01      	cmp	r3, #1
 800d6fe:	d101      	bne.n	800d704 <HAL_TIM_ConfigClockSource+0x18>
 800d700:	2302      	movs	r3, #2
 800d702:	e0a6      	b.n	800d852 <HAL_TIM_ConfigClockSource+0x166>
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	2201      	movs	r2, #1
 800d708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	2202      	movs	r2, #2
 800d710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	689b      	ldr	r3, [r3, #8]
 800d71a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d722:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d72a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	68fa      	ldr	r2, [r7, #12]
 800d732:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d734:	683b      	ldr	r3, [r7, #0]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	2b40      	cmp	r3, #64	; 0x40
 800d73a:	d067      	beq.n	800d80c <HAL_TIM_ConfigClockSource+0x120>
 800d73c:	2b40      	cmp	r3, #64	; 0x40
 800d73e:	d80b      	bhi.n	800d758 <HAL_TIM_ConfigClockSource+0x6c>
 800d740:	2b10      	cmp	r3, #16
 800d742:	d073      	beq.n	800d82c <HAL_TIM_ConfigClockSource+0x140>
 800d744:	2b10      	cmp	r3, #16
 800d746:	d802      	bhi.n	800d74e <HAL_TIM_ConfigClockSource+0x62>
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d06f      	beq.n	800d82c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800d74c:	e078      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d74e:	2b20      	cmp	r3, #32
 800d750:	d06c      	beq.n	800d82c <HAL_TIM_ConfigClockSource+0x140>
 800d752:	2b30      	cmp	r3, #48	; 0x30
 800d754:	d06a      	beq.n	800d82c <HAL_TIM_ConfigClockSource+0x140>
      break;
 800d756:	e073      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d758:	2b70      	cmp	r3, #112	; 0x70
 800d75a:	d00d      	beq.n	800d778 <HAL_TIM_ConfigClockSource+0x8c>
 800d75c:	2b70      	cmp	r3, #112	; 0x70
 800d75e:	d804      	bhi.n	800d76a <HAL_TIM_ConfigClockSource+0x7e>
 800d760:	2b50      	cmp	r3, #80	; 0x50
 800d762:	d033      	beq.n	800d7cc <HAL_TIM_ConfigClockSource+0xe0>
 800d764:	2b60      	cmp	r3, #96	; 0x60
 800d766:	d041      	beq.n	800d7ec <HAL_TIM_ConfigClockSource+0x100>
      break;
 800d768:	e06a      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d76a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d76e:	d066      	beq.n	800d83e <HAL_TIM_ConfigClockSource+0x152>
 800d770:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d774:	d017      	beq.n	800d7a6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800d776:	e063      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	6818      	ldr	r0, [r3, #0]
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	6899      	ldr	r1, [r3, #8]
 800d780:	683b      	ldr	r3, [r7, #0]
 800d782:	685a      	ldr	r2, [r3, #4]
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	68db      	ldr	r3, [r3, #12]
 800d788:	f000 fb5a 	bl	800de40 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	689b      	ldr	r3, [r3, #8]
 800d792:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d79a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	68fa      	ldr	r2, [r7, #12]
 800d7a2:	609a      	str	r2, [r3, #8]
      break;
 800d7a4:	e04c      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	6818      	ldr	r0, [r3, #0]
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	6899      	ldr	r1, [r3, #8]
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	685a      	ldr	r2, [r3, #4]
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	68db      	ldr	r3, [r3, #12]
 800d7b6:	f000 fb43 	bl	800de40 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	689a      	ldr	r2, [r3, #8]
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d7c8:	609a      	str	r2, [r3, #8]
      break;
 800d7ca:	e039      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	6818      	ldr	r0, [r3, #0]
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	6859      	ldr	r1, [r3, #4]
 800d7d4:	683b      	ldr	r3, [r7, #0]
 800d7d6:	68db      	ldr	r3, [r3, #12]
 800d7d8:	461a      	mov	r2, r3
 800d7da:	f000 fab7 	bl	800dd4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	2150      	movs	r1, #80	; 0x50
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f000 fb10 	bl	800de0a <TIM_ITRx_SetConfig>
      break;
 800d7ea:	e029      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6818      	ldr	r0, [r3, #0]
 800d7f0:	683b      	ldr	r3, [r7, #0]
 800d7f2:	6859      	ldr	r1, [r3, #4]
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	68db      	ldr	r3, [r3, #12]
 800d7f8:	461a      	mov	r2, r3
 800d7fa:	f000 fad6 	bl	800ddaa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	2160      	movs	r1, #96	; 0x60
 800d804:	4618      	mov	r0, r3
 800d806:	f000 fb00 	bl	800de0a <TIM_ITRx_SetConfig>
      break;
 800d80a:	e019      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	6818      	ldr	r0, [r3, #0]
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	6859      	ldr	r1, [r3, #4]
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	68db      	ldr	r3, [r3, #12]
 800d818:	461a      	mov	r2, r3
 800d81a:	f000 fa97 	bl	800dd4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	2140      	movs	r1, #64	; 0x40
 800d824:	4618      	mov	r0, r3
 800d826:	f000 faf0 	bl	800de0a <TIM_ITRx_SetConfig>
      break;
 800d82a:	e009      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681a      	ldr	r2, [r3, #0]
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	4619      	mov	r1, r3
 800d836:	4610      	mov	r0, r2
 800d838:	f000 fae7 	bl	800de0a <TIM_ITRx_SetConfig>
      break;
 800d83c:	e000      	b.n	800d840 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800d83e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	2201      	movs	r2, #1
 800d844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2200      	movs	r2, #0
 800d84c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d850:	2300      	movs	r3, #0
}
 800d852:	4618      	mov	r0, r3
 800d854:	3710      	adds	r7, #16
 800d856:	46bd      	mov	sp, r7
 800d858:	bd80      	pop	{r7, pc}

0800d85a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d85a:	b480      	push	{r7}
 800d85c:	b083      	sub	sp, #12
 800d85e:	af00      	add	r7, sp, #0
 800d860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d862:	bf00      	nop
 800d864:	370c      	adds	r7, #12
 800d866:	46bd      	mov	sp, r7
 800d868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86c:	4770      	bx	lr

0800d86e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d86e:	b480      	push	{r7}
 800d870:	b083      	sub	sp, #12
 800d872:	af00      	add	r7, sp, #0
 800d874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d876:	bf00      	nop
 800d878:	370c      	adds	r7, #12
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr

0800d882 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d882:	b480      	push	{r7}
 800d884:	b083      	sub	sp, #12
 800d886:	af00      	add	r7, sp, #0
 800d888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d88a:	bf00      	nop
 800d88c:	370c      	adds	r7, #12
 800d88e:	46bd      	mov	sp, r7
 800d890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d894:	4770      	bx	lr

0800d896 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d896:	b480      	push	{r7}
 800d898:	b083      	sub	sp, #12
 800d89a:	af00      	add	r7, sp, #0
 800d89c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d89e:	bf00      	nop
 800d8a0:	370c      	adds	r7, #12
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr
	...

0800d8ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	b085      	sub	sp, #20
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
 800d8b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	4a40      	ldr	r2, [pc, #256]	; (800d9c0 <TIM_Base_SetConfig+0x114>)
 800d8c0:	4293      	cmp	r3, r2
 800d8c2:	d013      	beq.n	800d8ec <TIM_Base_SetConfig+0x40>
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d8ca:	d00f      	beq.n	800d8ec <TIM_Base_SetConfig+0x40>
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	4a3d      	ldr	r2, [pc, #244]	; (800d9c4 <TIM_Base_SetConfig+0x118>)
 800d8d0:	4293      	cmp	r3, r2
 800d8d2:	d00b      	beq.n	800d8ec <TIM_Base_SetConfig+0x40>
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	4a3c      	ldr	r2, [pc, #240]	; (800d9c8 <TIM_Base_SetConfig+0x11c>)
 800d8d8:	4293      	cmp	r3, r2
 800d8da:	d007      	beq.n	800d8ec <TIM_Base_SetConfig+0x40>
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	4a3b      	ldr	r2, [pc, #236]	; (800d9cc <TIM_Base_SetConfig+0x120>)
 800d8e0:	4293      	cmp	r3, r2
 800d8e2:	d003      	beq.n	800d8ec <TIM_Base_SetConfig+0x40>
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	4a3a      	ldr	r2, [pc, #232]	; (800d9d0 <TIM_Base_SetConfig+0x124>)
 800d8e8:	4293      	cmp	r3, r2
 800d8ea:	d108      	bne.n	800d8fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d8f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	685b      	ldr	r3, [r3, #4]
 800d8f8:	68fa      	ldr	r2, [r7, #12]
 800d8fa:	4313      	orrs	r3, r2
 800d8fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	4a2f      	ldr	r2, [pc, #188]	; (800d9c0 <TIM_Base_SetConfig+0x114>)
 800d902:	4293      	cmp	r3, r2
 800d904:	d02b      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d90c:	d027      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	4a2c      	ldr	r2, [pc, #176]	; (800d9c4 <TIM_Base_SetConfig+0x118>)
 800d912:	4293      	cmp	r3, r2
 800d914:	d023      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	4a2b      	ldr	r2, [pc, #172]	; (800d9c8 <TIM_Base_SetConfig+0x11c>)
 800d91a:	4293      	cmp	r3, r2
 800d91c:	d01f      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	4a2a      	ldr	r2, [pc, #168]	; (800d9cc <TIM_Base_SetConfig+0x120>)
 800d922:	4293      	cmp	r3, r2
 800d924:	d01b      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	4a29      	ldr	r2, [pc, #164]	; (800d9d0 <TIM_Base_SetConfig+0x124>)
 800d92a:	4293      	cmp	r3, r2
 800d92c:	d017      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	4a28      	ldr	r2, [pc, #160]	; (800d9d4 <TIM_Base_SetConfig+0x128>)
 800d932:	4293      	cmp	r3, r2
 800d934:	d013      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	4a27      	ldr	r2, [pc, #156]	; (800d9d8 <TIM_Base_SetConfig+0x12c>)
 800d93a:	4293      	cmp	r3, r2
 800d93c:	d00f      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	4a26      	ldr	r2, [pc, #152]	; (800d9dc <TIM_Base_SetConfig+0x130>)
 800d942:	4293      	cmp	r3, r2
 800d944:	d00b      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	4a25      	ldr	r2, [pc, #148]	; (800d9e0 <TIM_Base_SetConfig+0x134>)
 800d94a:	4293      	cmp	r3, r2
 800d94c:	d007      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	4a24      	ldr	r2, [pc, #144]	; (800d9e4 <TIM_Base_SetConfig+0x138>)
 800d952:	4293      	cmp	r3, r2
 800d954:	d003      	beq.n	800d95e <TIM_Base_SetConfig+0xb2>
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	4a23      	ldr	r2, [pc, #140]	; (800d9e8 <TIM_Base_SetConfig+0x13c>)
 800d95a:	4293      	cmp	r3, r2
 800d95c:	d108      	bne.n	800d970 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d964:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	68db      	ldr	r3, [r3, #12]
 800d96a:	68fa      	ldr	r2, [r7, #12]
 800d96c:	4313      	orrs	r3, r2
 800d96e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	695b      	ldr	r3, [r3, #20]
 800d97a:	4313      	orrs	r3, r2
 800d97c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	68fa      	ldr	r2, [r7, #12]
 800d982:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	689a      	ldr	r2, [r3, #8]
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	681a      	ldr	r2, [r3, #0]
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	4a0a      	ldr	r2, [pc, #40]	; (800d9c0 <TIM_Base_SetConfig+0x114>)
 800d998:	4293      	cmp	r3, r2
 800d99a:	d003      	beq.n	800d9a4 <TIM_Base_SetConfig+0xf8>
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	4a0c      	ldr	r2, [pc, #48]	; (800d9d0 <TIM_Base_SetConfig+0x124>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d103      	bne.n	800d9ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	691a      	ldr	r2, [r3, #16]
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	2201      	movs	r2, #1
 800d9b0:	615a      	str	r2, [r3, #20]
}
 800d9b2:	bf00      	nop
 800d9b4:	3714      	adds	r7, #20
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9bc:	4770      	bx	lr
 800d9be:	bf00      	nop
 800d9c0:	40010000 	.word	0x40010000
 800d9c4:	40000400 	.word	0x40000400
 800d9c8:	40000800 	.word	0x40000800
 800d9cc:	40000c00 	.word	0x40000c00
 800d9d0:	40010400 	.word	0x40010400
 800d9d4:	40014000 	.word	0x40014000
 800d9d8:	40014400 	.word	0x40014400
 800d9dc:	40014800 	.word	0x40014800
 800d9e0:	40001800 	.word	0x40001800
 800d9e4:	40001c00 	.word	0x40001c00
 800d9e8:	40002000 	.word	0x40002000

0800d9ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d9ec:	b480      	push	{r7}
 800d9ee:	b087      	sub	sp, #28
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
 800d9f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6a1b      	ldr	r3, [r3, #32]
 800d9fa:	f023 0201 	bic.w	r2, r3, #1
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6a1b      	ldr	r3, [r3, #32]
 800da06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	685b      	ldr	r3, [r3, #4]
 800da0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	699b      	ldr	r3, [r3, #24]
 800da12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	f023 0303 	bic.w	r3, r3, #3
 800da22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	68fa      	ldr	r2, [r7, #12]
 800da2a:	4313      	orrs	r3, r2
 800da2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800da2e:	697b      	ldr	r3, [r7, #20]
 800da30:	f023 0302 	bic.w	r3, r3, #2
 800da34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	689b      	ldr	r3, [r3, #8]
 800da3a:	697a      	ldr	r2, [r7, #20]
 800da3c:	4313      	orrs	r3, r2
 800da3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	4a20      	ldr	r2, [pc, #128]	; (800dac4 <TIM_OC1_SetConfig+0xd8>)
 800da44:	4293      	cmp	r3, r2
 800da46:	d003      	beq.n	800da50 <TIM_OC1_SetConfig+0x64>
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	4a1f      	ldr	r2, [pc, #124]	; (800dac8 <TIM_OC1_SetConfig+0xdc>)
 800da4c:	4293      	cmp	r3, r2
 800da4e:	d10c      	bne.n	800da6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800da50:	697b      	ldr	r3, [r7, #20]
 800da52:	f023 0308 	bic.w	r3, r3, #8
 800da56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	697a      	ldr	r2, [r7, #20]
 800da5e:	4313      	orrs	r3, r2
 800da60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	f023 0304 	bic.w	r3, r3, #4
 800da68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	4a15      	ldr	r2, [pc, #84]	; (800dac4 <TIM_OC1_SetConfig+0xd8>)
 800da6e:	4293      	cmp	r3, r2
 800da70:	d003      	beq.n	800da7a <TIM_OC1_SetConfig+0x8e>
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	4a14      	ldr	r2, [pc, #80]	; (800dac8 <TIM_OC1_SetConfig+0xdc>)
 800da76:	4293      	cmp	r3, r2
 800da78:	d111      	bne.n	800da9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800da7a:	693b      	ldr	r3, [r7, #16]
 800da7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800da82:	693b      	ldr	r3, [r7, #16]
 800da84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800da88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	695b      	ldr	r3, [r3, #20]
 800da8e:	693a      	ldr	r2, [r7, #16]
 800da90:	4313      	orrs	r3, r2
 800da92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	699b      	ldr	r3, [r3, #24]
 800da98:	693a      	ldr	r2, [r7, #16]
 800da9a:	4313      	orrs	r3, r2
 800da9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	693a      	ldr	r2, [r7, #16]
 800daa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	68fa      	ldr	r2, [r7, #12]
 800daa8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	685a      	ldr	r2, [r3, #4]
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	697a      	ldr	r2, [r7, #20]
 800dab6:	621a      	str	r2, [r3, #32]
}
 800dab8:	bf00      	nop
 800daba:	371c      	adds	r7, #28
 800dabc:	46bd      	mov	sp, r7
 800dabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac2:	4770      	bx	lr
 800dac4:	40010000 	.word	0x40010000
 800dac8:	40010400 	.word	0x40010400

0800dacc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dacc:	b480      	push	{r7}
 800dace:	b087      	sub	sp, #28
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
 800dad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	6a1b      	ldr	r3, [r3, #32]
 800dada:	f023 0210 	bic.w	r2, r3, #16
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	6a1b      	ldr	r3, [r3, #32]
 800dae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	685b      	ldr	r3, [r3, #4]
 800daec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	699b      	ldr	r3, [r3, #24]
 800daf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dafa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	021b      	lsls	r3, r3, #8
 800db0a:	68fa      	ldr	r2, [r7, #12]
 800db0c:	4313      	orrs	r3, r2
 800db0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800db10:	697b      	ldr	r3, [r7, #20]
 800db12:	f023 0320 	bic.w	r3, r3, #32
 800db16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	689b      	ldr	r3, [r3, #8]
 800db1c:	011b      	lsls	r3, r3, #4
 800db1e:	697a      	ldr	r2, [r7, #20]
 800db20:	4313      	orrs	r3, r2
 800db22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	4a22      	ldr	r2, [pc, #136]	; (800dbb0 <TIM_OC2_SetConfig+0xe4>)
 800db28:	4293      	cmp	r3, r2
 800db2a:	d003      	beq.n	800db34 <TIM_OC2_SetConfig+0x68>
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	4a21      	ldr	r2, [pc, #132]	; (800dbb4 <TIM_OC2_SetConfig+0xe8>)
 800db30:	4293      	cmp	r3, r2
 800db32:	d10d      	bne.n	800db50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800db34:	697b      	ldr	r3, [r7, #20]
 800db36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	68db      	ldr	r3, [r3, #12]
 800db40:	011b      	lsls	r3, r3, #4
 800db42:	697a      	ldr	r2, [r7, #20]
 800db44:	4313      	orrs	r3, r2
 800db46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800db48:	697b      	ldr	r3, [r7, #20]
 800db4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	4a17      	ldr	r2, [pc, #92]	; (800dbb0 <TIM_OC2_SetConfig+0xe4>)
 800db54:	4293      	cmp	r3, r2
 800db56:	d003      	beq.n	800db60 <TIM_OC2_SetConfig+0x94>
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	4a16      	ldr	r2, [pc, #88]	; (800dbb4 <TIM_OC2_SetConfig+0xe8>)
 800db5c:	4293      	cmp	r3, r2
 800db5e:	d113      	bne.n	800db88 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800db66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800db68:	693b      	ldr	r3, [r7, #16]
 800db6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800db6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	695b      	ldr	r3, [r3, #20]
 800db74:	009b      	lsls	r3, r3, #2
 800db76:	693a      	ldr	r2, [r7, #16]
 800db78:	4313      	orrs	r3, r2
 800db7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	699b      	ldr	r3, [r3, #24]
 800db80:	009b      	lsls	r3, r3, #2
 800db82:	693a      	ldr	r2, [r7, #16]
 800db84:	4313      	orrs	r3, r2
 800db86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	693a      	ldr	r2, [r7, #16]
 800db8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	68fa      	ldr	r2, [r7, #12]
 800db92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	685a      	ldr	r2, [r3, #4]
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	697a      	ldr	r2, [r7, #20]
 800dba0:	621a      	str	r2, [r3, #32]
}
 800dba2:	bf00      	nop
 800dba4:	371c      	adds	r7, #28
 800dba6:	46bd      	mov	sp, r7
 800dba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbac:	4770      	bx	lr
 800dbae:	bf00      	nop
 800dbb0:	40010000 	.word	0x40010000
 800dbb4:	40010400 	.word	0x40010400

0800dbb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dbb8:	b480      	push	{r7}
 800dbba:	b087      	sub	sp, #28
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]
 800dbc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	6a1b      	ldr	r3, [r3, #32]
 800dbc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	6a1b      	ldr	r3, [r3, #32]
 800dbd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	685b      	ldr	r3, [r3, #4]
 800dbd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	69db      	ldr	r3, [r3, #28]
 800dbde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dbe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	f023 0303 	bic.w	r3, r3, #3
 800dbee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	68fa      	ldr	r2, [r7, #12]
 800dbf6:	4313      	orrs	r3, r2
 800dbf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dbfa:	697b      	ldr	r3, [r7, #20]
 800dbfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dc00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	689b      	ldr	r3, [r3, #8]
 800dc06:	021b      	lsls	r3, r3, #8
 800dc08:	697a      	ldr	r2, [r7, #20]
 800dc0a:	4313      	orrs	r3, r2
 800dc0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	4a21      	ldr	r2, [pc, #132]	; (800dc98 <TIM_OC3_SetConfig+0xe0>)
 800dc12:	4293      	cmp	r3, r2
 800dc14:	d003      	beq.n	800dc1e <TIM_OC3_SetConfig+0x66>
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	4a20      	ldr	r2, [pc, #128]	; (800dc9c <TIM_OC3_SetConfig+0xe4>)
 800dc1a:	4293      	cmp	r3, r2
 800dc1c:	d10d      	bne.n	800dc3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dc1e:	697b      	ldr	r3, [r7, #20]
 800dc20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dc24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dc26:	683b      	ldr	r3, [r7, #0]
 800dc28:	68db      	ldr	r3, [r3, #12]
 800dc2a:	021b      	lsls	r3, r3, #8
 800dc2c:	697a      	ldr	r2, [r7, #20]
 800dc2e:	4313      	orrs	r3, r2
 800dc30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dc32:	697b      	ldr	r3, [r7, #20]
 800dc34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800dc38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	4a16      	ldr	r2, [pc, #88]	; (800dc98 <TIM_OC3_SetConfig+0xe0>)
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	d003      	beq.n	800dc4a <TIM_OC3_SetConfig+0x92>
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	4a15      	ldr	r2, [pc, #84]	; (800dc9c <TIM_OC3_SetConfig+0xe4>)
 800dc46:	4293      	cmp	r3, r2
 800dc48:	d113      	bne.n	800dc72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dc4a:	693b      	ldr	r3, [r7, #16]
 800dc4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dc50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dc58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	695b      	ldr	r3, [r3, #20]
 800dc5e:	011b      	lsls	r3, r3, #4
 800dc60:	693a      	ldr	r2, [r7, #16]
 800dc62:	4313      	orrs	r3, r2
 800dc64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	699b      	ldr	r3, [r3, #24]
 800dc6a:	011b      	lsls	r3, r3, #4
 800dc6c:	693a      	ldr	r2, [r7, #16]
 800dc6e:	4313      	orrs	r3, r2
 800dc70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	693a      	ldr	r2, [r7, #16]
 800dc76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	68fa      	ldr	r2, [r7, #12]
 800dc7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	685a      	ldr	r2, [r3, #4]
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	697a      	ldr	r2, [r7, #20]
 800dc8a:	621a      	str	r2, [r3, #32]
}
 800dc8c:	bf00      	nop
 800dc8e:	371c      	adds	r7, #28
 800dc90:	46bd      	mov	sp, r7
 800dc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc96:	4770      	bx	lr
 800dc98:	40010000 	.word	0x40010000
 800dc9c:	40010400 	.word	0x40010400

0800dca0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dca0:	b480      	push	{r7}
 800dca2:	b087      	sub	sp, #28
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
 800dca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	6a1b      	ldr	r3, [r3, #32]
 800dcae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	6a1b      	ldr	r3, [r3, #32]
 800dcba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	685b      	ldr	r3, [r3, #4]
 800dcc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	69db      	ldr	r3, [r3, #28]
 800dcc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dcce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dcd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	021b      	lsls	r3, r3, #8
 800dcde:	68fa      	ldr	r2, [r7, #12]
 800dce0:	4313      	orrs	r3, r2
 800dce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800dce4:	693b      	ldr	r3, [r7, #16]
 800dce6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dcea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	689b      	ldr	r3, [r3, #8]
 800dcf0:	031b      	lsls	r3, r3, #12
 800dcf2:	693a      	ldr	r2, [r7, #16]
 800dcf4:	4313      	orrs	r3, r2
 800dcf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	4a12      	ldr	r2, [pc, #72]	; (800dd44 <TIM_OC4_SetConfig+0xa4>)
 800dcfc:	4293      	cmp	r3, r2
 800dcfe:	d003      	beq.n	800dd08 <TIM_OC4_SetConfig+0x68>
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	4a11      	ldr	r2, [pc, #68]	; (800dd48 <TIM_OC4_SetConfig+0xa8>)
 800dd04:	4293      	cmp	r3, r2
 800dd06:	d109      	bne.n	800dd1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dd08:	697b      	ldr	r3, [r7, #20]
 800dd0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dd0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dd10:	683b      	ldr	r3, [r7, #0]
 800dd12:	695b      	ldr	r3, [r3, #20]
 800dd14:	019b      	lsls	r3, r3, #6
 800dd16:	697a      	ldr	r2, [r7, #20]
 800dd18:	4313      	orrs	r3, r2
 800dd1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	697a      	ldr	r2, [r7, #20]
 800dd20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	68fa      	ldr	r2, [r7, #12]
 800dd26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	685a      	ldr	r2, [r3, #4]
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	693a      	ldr	r2, [r7, #16]
 800dd34:	621a      	str	r2, [r3, #32]
}
 800dd36:	bf00      	nop
 800dd38:	371c      	adds	r7, #28
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd40:	4770      	bx	lr
 800dd42:	bf00      	nop
 800dd44:	40010000 	.word	0x40010000
 800dd48:	40010400 	.word	0x40010400

0800dd4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dd4c:	b480      	push	{r7}
 800dd4e:	b087      	sub	sp, #28
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	60f8      	str	r0, [r7, #12]
 800dd54:	60b9      	str	r1, [r7, #8]
 800dd56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	6a1b      	ldr	r3, [r3, #32]
 800dd5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	6a1b      	ldr	r3, [r3, #32]
 800dd62:	f023 0201 	bic.w	r2, r3, #1
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	699b      	ldr	r3, [r3, #24]
 800dd6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dd76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	011b      	lsls	r3, r3, #4
 800dd7c:	693a      	ldr	r2, [r7, #16]
 800dd7e:	4313      	orrs	r3, r2
 800dd80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dd82:	697b      	ldr	r3, [r7, #20]
 800dd84:	f023 030a 	bic.w	r3, r3, #10
 800dd88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dd8a:	697a      	ldr	r2, [r7, #20]
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	4313      	orrs	r3, r2
 800dd90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	693a      	ldr	r2, [r7, #16]
 800dd96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	697a      	ldr	r2, [r7, #20]
 800dd9c:	621a      	str	r2, [r3, #32]
}
 800dd9e:	bf00      	nop
 800dda0:	371c      	adds	r7, #28
 800dda2:	46bd      	mov	sp, r7
 800dda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda8:	4770      	bx	lr

0800ddaa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ddaa:	b480      	push	{r7}
 800ddac:	b087      	sub	sp, #28
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	60f8      	str	r0, [r7, #12]
 800ddb2:	60b9      	str	r1, [r7, #8]
 800ddb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	6a1b      	ldr	r3, [r3, #32]
 800ddba:	f023 0210 	bic.w	r2, r3, #16
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	699b      	ldr	r3, [r3, #24]
 800ddc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	6a1b      	ldr	r3, [r3, #32]
 800ddcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ddce:	697b      	ldr	r3, [r7, #20]
 800ddd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ddd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	031b      	lsls	r3, r3, #12
 800ddda:	697a      	ldr	r2, [r7, #20]
 800dddc:	4313      	orrs	r3, r2
 800ddde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800dde6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dde8:	68bb      	ldr	r3, [r7, #8]
 800ddea:	011b      	lsls	r3, r3, #4
 800ddec:	693a      	ldr	r2, [r7, #16]
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	697a      	ldr	r2, [r7, #20]
 800ddf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	693a      	ldr	r2, [r7, #16]
 800ddfc:	621a      	str	r2, [r3, #32]
}
 800ddfe:	bf00      	nop
 800de00:	371c      	adds	r7, #28
 800de02:	46bd      	mov	sp, r7
 800de04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de08:	4770      	bx	lr

0800de0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800de0a:	b480      	push	{r7}
 800de0c:	b085      	sub	sp, #20
 800de0e:	af00      	add	r7, sp, #0
 800de10:	6078      	str	r0, [r7, #4]
 800de12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	689b      	ldr	r3, [r3, #8]
 800de18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800de22:	683a      	ldr	r2, [r7, #0]
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	4313      	orrs	r3, r2
 800de28:	f043 0307 	orr.w	r3, r3, #7
 800de2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	68fa      	ldr	r2, [r7, #12]
 800de32:	609a      	str	r2, [r3, #8]
}
 800de34:	bf00      	nop
 800de36:	3714      	adds	r7, #20
 800de38:	46bd      	mov	sp, r7
 800de3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3e:	4770      	bx	lr

0800de40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800de40:	b480      	push	{r7}
 800de42:	b087      	sub	sp, #28
 800de44:	af00      	add	r7, sp, #0
 800de46:	60f8      	str	r0, [r7, #12]
 800de48:	60b9      	str	r1, [r7, #8]
 800de4a:	607a      	str	r2, [r7, #4]
 800de4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	689b      	ldr	r3, [r3, #8]
 800de52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de54:	697b      	ldr	r3, [r7, #20]
 800de56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800de5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	021a      	lsls	r2, r3, #8
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	431a      	orrs	r2, r3
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	4313      	orrs	r3, r2
 800de68:	697a      	ldr	r2, [r7, #20]
 800de6a:	4313      	orrs	r3, r2
 800de6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	697a      	ldr	r2, [r7, #20]
 800de72:	609a      	str	r2, [r3, #8]
}
 800de74:	bf00      	nop
 800de76:	371c      	adds	r7, #28
 800de78:	46bd      	mov	sp, r7
 800de7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7e:	4770      	bx	lr

0800de80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800de80:	b480      	push	{r7}
 800de82:	b087      	sub	sp, #28
 800de84:	af00      	add	r7, sp, #0
 800de86:	60f8      	str	r0, [r7, #12]
 800de88:	60b9      	str	r1, [r7, #8]
 800de8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800de8c:	68bb      	ldr	r3, [r7, #8]
 800de8e:	f003 031f 	and.w	r3, r3, #31
 800de92:	2201      	movs	r2, #1
 800de94:	fa02 f303 	lsl.w	r3, r2, r3
 800de98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	6a1a      	ldr	r2, [r3, #32]
 800de9e:	697b      	ldr	r3, [r7, #20]
 800dea0:	43db      	mvns	r3, r3
 800dea2:	401a      	ands	r2, r3
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	6a1a      	ldr	r2, [r3, #32]
 800deac:	68bb      	ldr	r3, [r7, #8]
 800deae:	f003 031f 	and.w	r3, r3, #31
 800deb2:	6879      	ldr	r1, [r7, #4]
 800deb4:	fa01 f303 	lsl.w	r3, r1, r3
 800deb8:	431a      	orrs	r2, r3
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	621a      	str	r2, [r3, #32]
}
 800debe:	bf00      	nop
 800dec0:	371c      	adds	r7, #28
 800dec2:	46bd      	mov	sp, r7
 800dec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec8:	4770      	bx	lr
	...

0800decc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800decc:	b480      	push	{r7}
 800dece:	b085      	sub	sp, #20
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	6078      	str	r0, [r7, #4]
 800ded4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dedc:	2b01      	cmp	r3, #1
 800dede:	d101      	bne.n	800dee4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dee0:	2302      	movs	r3, #2
 800dee2:	e05a      	b.n	800df9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2201      	movs	r2, #1
 800dee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	2202      	movs	r2, #2
 800def0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	685b      	ldr	r3, [r3, #4]
 800defa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	689b      	ldr	r3, [r3, #8]
 800df02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	68fa      	ldr	r2, [r7, #12]
 800df12:	4313      	orrs	r3, r2
 800df14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	68fa      	ldr	r2, [r7, #12]
 800df1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	4a21      	ldr	r2, [pc, #132]	; (800dfa8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800df24:	4293      	cmp	r3, r2
 800df26:	d022      	beq.n	800df6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df30:	d01d      	beq.n	800df6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	4a1d      	ldr	r2, [pc, #116]	; (800dfac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d018      	beq.n	800df6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	4a1b      	ldr	r2, [pc, #108]	; (800dfb0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800df42:	4293      	cmp	r3, r2
 800df44:	d013      	beq.n	800df6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	4a1a      	ldr	r2, [pc, #104]	; (800dfb4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800df4c:	4293      	cmp	r3, r2
 800df4e:	d00e      	beq.n	800df6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	4a18      	ldr	r2, [pc, #96]	; (800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800df56:	4293      	cmp	r3, r2
 800df58:	d009      	beq.n	800df6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	4a17      	ldr	r2, [pc, #92]	; (800dfbc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800df60:	4293      	cmp	r3, r2
 800df62:	d004      	beq.n	800df6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	4a15      	ldr	r2, [pc, #84]	; (800dfc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	d10c      	bne.n	800df88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800df74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	685b      	ldr	r3, [r3, #4]
 800df7a:	68ba      	ldr	r2, [r7, #8]
 800df7c:	4313      	orrs	r3, r2
 800df7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	68ba      	ldr	r2, [r7, #8]
 800df86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2201      	movs	r2, #1
 800df8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2200      	movs	r2, #0
 800df94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800df98:	2300      	movs	r3, #0
}
 800df9a:	4618      	mov	r0, r3
 800df9c:	3714      	adds	r7, #20
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa4:	4770      	bx	lr
 800dfa6:	bf00      	nop
 800dfa8:	40010000 	.word	0x40010000
 800dfac:	40000400 	.word	0x40000400
 800dfb0:	40000800 	.word	0x40000800
 800dfb4:	40000c00 	.word	0x40000c00
 800dfb8:	40010400 	.word	0x40010400
 800dfbc:	40014000 	.word	0x40014000
 800dfc0:	40001800 	.word	0x40001800

0800dfc4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dfc4:	b480      	push	{r7}
 800dfc6:	b085      	sub	sp, #20
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
 800dfcc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dfce:	2300      	movs	r3, #0
 800dfd0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dfd8:	2b01      	cmp	r3, #1
 800dfda:	d101      	bne.n	800dfe0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dfdc:	2302      	movs	r3, #2
 800dfde:	e03d      	b.n	800e05c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2201      	movs	r2, #1
 800dfe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	68db      	ldr	r3, [r3, #12]
 800dff2:	4313      	orrs	r3, r2
 800dff4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	689b      	ldr	r3, [r3, #8]
 800e000:	4313      	orrs	r3, r2
 800e002:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	685b      	ldr	r3, [r3, #4]
 800e00e:	4313      	orrs	r3, r2
 800e010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	4313      	orrs	r3, r2
 800e01e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	691b      	ldr	r3, [r3, #16]
 800e02a:	4313      	orrs	r3, r2
 800e02c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	695b      	ldr	r3, [r3, #20]
 800e038:	4313      	orrs	r3, r2
 800e03a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	69db      	ldr	r3, [r3, #28]
 800e046:	4313      	orrs	r3, r2
 800e048:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	68fa      	ldr	r2, [r7, #12]
 800e050:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	2200      	movs	r2, #0
 800e056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e05a:	2300      	movs	r3, #0
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3714      	adds	r7, #20
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr

0800e068 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e068:	b480      	push	{r7}
 800e06a:	b083      	sub	sp, #12
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e070:	bf00      	nop
 800e072:	370c      	adds	r7, #12
 800e074:	46bd      	mov	sp, r7
 800e076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07a:	4770      	bx	lr

0800e07c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e07c:	b480      	push	{r7}
 800e07e:	b083      	sub	sp, #12
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e084:	bf00      	nop
 800e086:	370c      	adds	r7, #12
 800e088:	46bd      	mov	sp, r7
 800e08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08e:	4770      	bx	lr

0800e090 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b082      	sub	sp, #8
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d101      	bne.n	800e0a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e09e:	2301      	movs	r3, #1
 800e0a0:	e03f      	b.n	800e122 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e0a8:	b2db      	uxtb	r3, r3
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d106      	bne.n	800e0bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e0b6:	6878      	ldr	r0, [r7, #4]
 800e0b8:	f7f6 ff1c 	bl	8004ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2224      	movs	r2, #36	; 0x24
 800e0c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	68da      	ldr	r2, [r3, #12]
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e0d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f000 f829 	bl	800e12c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	691a      	ldr	r2, [r3, #16]
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e0e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	695a      	ldr	r2, [r3, #20]
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e0f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	68da      	ldr	r2, [r3, #12]
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e108:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2200      	movs	r2, #0
 800e10e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2220      	movs	r2, #32
 800e114:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	2220      	movs	r2, #32
 800e11c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800e120:	2300      	movs	r3, #0
}
 800e122:	4618      	mov	r0, r3
 800e124:	3708      	adds	r7, #8
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}
	...

0800e12c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e12c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e130:	b085      	sub	sp, #20
 800e132:	af00      	add	r7, sp, #0
 800e134:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	691b      	ldr	r3, [r3, #16]
 800e13c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	68da      	ldr	r2, [r3, #12]
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	430a      	orrs	r2, r1
 800e14a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	689a      	ldr	r2, [r3, #8]
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	691b      	ldr	r3, [r3, #16]
 800e154:	431a      	orrs	r2, r3
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	695b      	ldr	r3, [r3, #20]
 800e15a:	431a      	orrs	r2, r3
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	69db      	ldr	r3, [r3, #28]
 800e160:	4313      	orrs	r3, r2
 800e162:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	68db      	ldr	r3, [r3, #12]
 800e16a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800e16e:	f023 030c 	bic.w	r3, r3, #12
 800e172:	687a      	ldr	r2, [r7, #4]
 800e174:	6812      	ldr	r2, [r2, #0]
 800e176:	68f9      	ldr	r1, [r7, #12]
 800e178:	430b      	orrs	r3, r1
 800e17a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	695b      	ldr	r3, [r3, #20]
 800e182:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	699a      	ldr	r2, [r3, #24]
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	430a      	orrs	r2, r1
 800e190:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	69db      	ldr	r3, [r3, #28]
 800e196:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e19a:	f040 818b 	bne.w	800e4b4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	4ac1      	ldr	r2, [pc, #772]	; (800e4a8 <UART_SetConfig+0x37c>)
 800e1a4:	4293      	cmp	r3, r2
 800e1a6:	d005      	beq.n	800e1b4 <UART_SetConfig+0x88>
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4abf      	ldr	r2, [pc, #764]	; (800e4ac <UART_SetConfig+0x380>)
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	f040 80bd 	bne.w	800e32e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e1b4:	f7fd f878 	bl	800b2a8 <HAL_RCC_GetPCLK2Freq>
 800e1b8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e1ba:	68bb      	ldr	r3, [r7, #8]
 800e1bc:	461d      	mov	r5, r3
 800e1be:	f04f 0600 	mov.w	r6, #0
 800e1c2:	46a8      	mov	r8, r5
 800e1c4:	46b1      	mov	r9, r6
 800e1c6:	eb18 0308 	adds.w	r3, r8, r8
 800e1ca:	eb49 0409 	adc.w	r4, r9, r9
 800e1ce:	4698      	mov	r8, r3
 800e1d0:	46a1      	mov	r9, r4
 800e1d2:	eb18 0805 	adds.w	r8, r8, r5
 800e1d6:	eb49 0906 	adc.w	r9, r9, r6
 800e1da:	f04f 0100 	mov.w	r1, #0
 800e1de:	f04f 0200 	mov.w	r2, #0
 800e1e2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e1e6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e1ea:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e1ee:	4688      	mov	r8, r1
 800e1f0:	4691      	mov	r9, r2
 800e1f2:	eb18 0005 	adds.w	r0, r8, r5
 800e1f6:	eb49 0106 	adc.w	r1, r9, r6
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	685b      	ldr	r3, [r3, #4]
 800e1fe:	461d      	mov	r5, r3
 800e200:	f04f 0600 	mov.w	r6, #0
 800e204:	196b      	adds	r3, r5, r5
 800e206:	eb46 0406 	adc.w	r4, r6, r6
 800e20a:	461a      	mov	r2, r3
 800e20c:	4623      	mov	r3, r4
 800e20e:	f7f2 fc25 	bl	8000a5c <__aeabi_uldivmod>
 800e212:	4603      	mov	r3, r0
 800e214:	460c      	mov	r4, r1
 800e216:	461a      	mov	r2, r3
 800e218:	4ba5      	ldr	r3, [pc, #660]	; (800e4b0 <UART_SetConfig+0x384>)
 800e21a:	fba3 2302 	umull	r2, r3, r3, r2
 800e21e:	095b      	lsrs	r3, r3, #5
 800e220:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	461d      	mov	r5, r3
 800e228:	f04f 0600 	mov.w	r6, #0
 800e22c:	46a9      	mov	r9, r5
 800e22e:	46b2      	mov	sl, r6
 800e230:	eb19 0309 	adds.w	r3, r9, r9
 800e234:	eb4a 040a 	adc.w	r4, sl, sl
 800e238:	4699      	mov	r9, r3
 800e23a:	46a2      	mov	sl, r4
 800e23c:	eb19 0905 	adds.w	r9, r9, r5
 800e240:	eb4a 0a06 	adc.w	sl, sl, r6
 800e244:	f04f 0100 	mov.w	r1, #0
 800e248:	f04f 0200 	mov.w	r2, #0
 800e24c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e250:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e254:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e258:	4689      	mov	r9, r1
 800e25a:	4692      	mov	sl, r2
 800e25c:	eb19 0005 	adds.w	r0, r9, r5
 800e260:	eb4a 0106 	adc.w	r1, sl, r6
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	685b      	ldr	r3, [r3, #4]
 800e268:	461d      	mov	r5, r3
 800e26a:	f04f 0600 	mov.w	r6, #0
 800e26e:	196b      	adds	r3, r5, r5
 800e270:	eb46 0406 	adc.w	r4, r6, r6
 800e274:	461a      	mov	r2, r3
 800e276:	4623      	mov	r3, r4
 800e278:	f7f2 fbf0 	bl	8000a5c <__aeabi_uldivmod>
 800e27c:	4603      	mov	r3, r0
 800e27e:	460c      	mov	r4, r1
 800e280:	461a      	mov	r2, r3
 800e282:	4b8b      	ldr	r3, [pc, #556]	; (800e4b0 <UART_SetConfig+0x384>)
 800e284:	fba3 1302 	umull	r1, r3, r3, r2
 800e288:	095b      	lsrs	r3, r3, #5
 800e28a:	2164      	movs	r1, #100	; 0x64
 800e28c:	fb01 f303 	mul.w	r3, r1, r3
 800e290:	1ad3      	subs	r3, r2, r3
 800e292:	00db      	lsls	r3, r3, #3
 800e294:	3332      	adds	r3, #50	; 0x32
 800e296:	4a86      	ldr	r2, [pc, #536]	; (800e4b0 <UART_SetConfig+0x384>)
 800e298:	fba2 2303 	umull	r2, r3, r2, r3
 800e29c:	095b      	lsrs	r3, r3, #5
 800e29e:	005b      	lsls	r3, r3, #1
 800e2a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e2a4:	4498      	add	r8, r3
 800e2a6:	68bb      	ldr	r3, [r7, #8]
 800e2a8:	461d      	mov	r5, r3
 800e2aa:	f04f 0600 	mov.w	r6, #0
 800e2ae:	46a9      	mov	r9, r5
 800e2b0:	46b2      	mov	sl, r6
 800e2b2:	eb19 0309 	adds.w	r3, r9, r9
 800e2b6:	eb4a 040a 	adc.w	r4, sl, sl
 800e2ba:	4699      	mov	r9, r3
 800e2bc:	46a2      	mov	sl, r4
 800e2be:	eb19 0905 	adds.w	r9, r9, r5
 800e2c2:	eb4a 0a06 	adc.w	sl, sl, r6
 800e2c6:	f04f 0100 	mov.w	r1, #0
 800e2ca:	f04f 0200 	mov.w	r2, #0
 800e2ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e2d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e2d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e2da:	4689      	mov	r9, r1
 800e2dc:	4692      	mov	sl, r2
 800e2de:	eb19 0005 	adds.w	r0, r9, r5
 800e2e2:	eb4a 0106 	adc.w	r1, sl, r6
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	685b      	ldr	r3, [r3, #4]
 800e2ea:	461d      	mov	r5, r3
 800e2ec:	f04f 0600 	mov.w	r6, #0
 800e2f0:	196b      	adds	r3, r5, r5
 800e2f2:	eb46 0406 	adc.w	r4, r6, r6
 800e2f6:	461a      	mov	r2, r3
 800e2f8:	4623      	mov	r3, r4
 800e2fa:	f7f2 fbaf 	bl	8000a5c <__aeabi_uldivmod>
 800e2fe:	4603      	mov	r3, r0
 800e300:	460c      	mov	r4, r1
 800e302:	461a      	mov	r2, r3
 800e304:	4b6a      	ldr	r3, [pc, #424]	; (800e4b0 <UART_SetConfig+0x384>)
 800e306:	fba3 1302 	umull	r1, r3, r3, r2
 800e30a:	095b      	lsrs	r3, r3, #5
 800e30c:	2164      	movs	r1, #100	; 0x64
 800e30e:	fb01 f303 	mul.w	r3, r1, r3
 800e312:	1ad3      	subs	r3, r2, r3
 800e314:	00db      	lsls	r3, r3, #3
 800e316:	3332      	adds	r3, #50	; 0x32
 800e318:	4a65      	ldr	r2, [pc, #404]	; (800e4b0 <UART_SetConfig+0x384>)
 800e31a:	fba2 2303 	umull	r2, r3, r2, r3
 800e31e:	095b      	lsrs	r3, r3, #5
 800e320:	f003 0207 	and.w	r2, r3, #7
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	4442      	add	r2, r8
 800e32a:	609a      	str	r2, [r3, #8]
 800e32c:	e26f      	b.n	800e80e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e32e:	f7fc ffa7 	bl	800b280 <HAL_RCC_GetPCLK1Freq>
 800e332:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e334:	68bb      	ldr	r3, [r7, #8]
 800e336:	461d      	mov	r5, r3
 800e338:	f04f 0600 	mov.w	r6, #0
 800e33c:	46a8      	mov	r8, r5
 800e33e:	46b1      	mov	r9, r6
 800e340:	eb18 0308 	adds.w	r3, r8, r8
 800e344:	eb49 0409 	adc.w	r4, r9, r9
 800e348:	4698      	mov	r8, r3
 800e34a:	46a1      	mov	r9, r4
 800e34c:	eb18 0805 	adds.w	r8, r8, r5
 800e350:	eb49 0906 	adc.w	r9, r9, r6
 800e354:	f04f 0100 	mov.w	r1, #0
 800e358:	f04f 0200 	mov.w	r2, #0
 800e35c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e360:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e364:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e368:	4688      	mov	r8, r1
 800e36a:	4691      	mov	r9, r2
 800e36c:	eb18 0005 	adds.w	r0, r8, r5
 800e370:	eb49 0106 	adc.w	r1, r9, r6
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	685b      	ldr	r3, [r3, #4]
 800e378:	461d      	mov	r5, r3
 800e37a:	f04f 0600 	mov.w	r6, #0
 800e37e:	196b      	adds	r3, r5, r5
 800e380:	eb46 0406 	adc.w	r4, r6, r6
 800e384:	461a      	mov	r2, r3
 800e386:	4623      	mov	r3, r4
 800e388:	f7f2 fb68 	bl	8000a5c <__aeabi_uldivmod>
 800e38c:	4603      	mov	r3, r0
 800e38e:	460c      	mov	r4, r1
 800e390:	461a      	mov	r2, r3
 800e392:	4b47      	ldr	r3, [pc, #284]	; (800e4b0 <UART_SetConfig+0x384>)
 800e394:	fba3 2302 	umull	r2, r3, r3, r2
 800e398:	095b      	lsrs	r3, r3, #5
 800e39a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e39e:	68bb      	ldr	r3, [r7, #8]
 800e3a0:	461d      	mov	r5, r3
 800e3a2:	f04f 0600 	mov.w	r6, #0
 800e3a6:	46a9      	mov	r9, r5
 800e3a8:	46b2      	mov	sl, r6
 800e3aa:	eb19 0309 	adds.w	r3, r9, r9
 800e3ae:	eb4a 040a 	adc.w	r4, sl, sl
 800e3b2:	4699      	mov	r9, r3
 800e3b4:	46a2      	mov	sl, r4
 800e3b6:	eb19 0905 	adds.w	r9, r9, r5
 800e3ba:	eb4a 0a06 	adc.w	sl, sl, r6
 800e3be:	f04f 0100 	mov.w	r1, #0
 800e3c2:	f04f 0200 	mov.w	r2, #0
 800e3c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e3ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e3ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e3d2:	4689      	mov	r9, r1
 800e3d4:	4692      	mov	sl, r2
 800e3d6:	eb19 0005 	adds.w	r0, r9, r5
 800e3da:	eb4a 0106 	adc.w	r1, sl, r6
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	685b      	ldr	r3, [r3, #4]
 800e3e2:	461d      	mov	r5, r3
 800e3e4:	f04f 0600 	mov.w	r6, #0
 800e3e8:	196b      	adds	r3, r5, r5
 800e3ea:	eb46 0406 	adc.w	r4, r6, r6
 800e3ee:	461a      	mov	r2, r3
 800e3f0:	4623      	mov	r3, r4
 800e3f2:	f7f2 fb33 	bl	8000a5c <__aeabi_uldivmod>
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	460c      	mov	r4, r1
 800e3fa:	461a      	mov	r2, r3
 800e3fc:	4b2c      	ldr	r3, [pc, #176]	; (800e4b0 <UART_SetConfig+0x384>)
 800e3fe:	fba3 1302 	umull	r1, r3, r3, r2
 800e402:	095b      	lsrs	r3, r3, #5
 800e404:	2164      	movs	r1, #100	; 0x64
 800e406:	fb01 f303 	mul.w	r3, r1, r3
 800e40a:	1ad3      	subs	r3, r2, r3
 800e40c:	00db      	lsls	r3, r3, #3
 800e40e:	3332      	adds	r3, #50	; 0x32
 800e410:	4a27      	ldr	r2, [pc, #156]	; (800e4b0 <UART_SetConfig+0x384>)
 800e412:	fba2 2303 	umull	r2, r3, r2, r3
 800e416:	095b      	lsrs	r3, r3, #5
 800e418:	005b      	lsls	r3, r3, #1
 800e41a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e41e:	4498      	add	r8, r3
 800e420:	68bb      	ldr	r3, [r7, #8]
 800e422:	461d      	mov	r5, r3
 800e424:	f04f 0600 	mov.w	r6, #0
 800e428:	46a9      	mov	r9, r5
 800e42a:	46b2      	mov	sl, r6
 800e42c:	eb19 0309 	adds.w	r3, r9, r9
 800e430:	eb4a 040a 	adc.w	r4, sl, sl
 800e434:	4699      	mov	r9, r3
 800e436:	46a2      	mov	sl, r4
 800e438:	eb19 0905 	adds.w	r9, r9, r5
 800e43c:	eb4a 0a06 	adc.w	sl, sl, r6
 800e440:	f04f 0100 	mov.w	r1, #0
 800e444:	f04f 0200 	mov.w	r2, #0
 800e448:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e44c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e450:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e454:	4689      	mov	r9, r1
 800e456:	4692      	mov	sl, r2
 800e458:	eb19 0005 	adds.w	r0, r9, r5
 800e45c:	eb4a 0106 	adc.w	r1, sl, r6
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	685b      	ldr	r3, [r3, #4]
 800e464:	461d      	mov	r5, r3
 800e466:	f04f 0600 	mov.w	r6, #0
 800e46a:	196b      	adds	r3, r5, r5
 800e46c:	eb46 0406 	adc.w	r4, r6, r6
 800e470:	461a      	mov	r2, r3
 800e472:	4623      	mov	r3, r4
 800e474:	f7f2 faf2 	bl	8000a5c <__aeabi_uldivmod>
 800e478:	4603      	mov	r3, r0
 800e47a:	460c      	mov	r4, r1
 800e47c:	461a      	mov	r2, r3
 800e47e:	4b0c      	ldr	r3, [pc, #48]	; (800e4b0 <UART_SetConfig+0x384>)
 800e480:	fba3 1302 	umull	r1, r3, r3, r2
 800e484:	095b      	lsrs	r3, r3, #5
 800e486:	2164      	movs	r1, #100	; 0x64
 800e488:	fb01 f303 	mul.w	r3, r1, r3
 800e48c:	1ad3      	subs	r3, r2, r3
 800e48e:	00db      	lsls	r3, r3, #3
 800e490:	3332      	adds	r3, #50	; 0x32
 800e492:	4a07      	ldr	r2, [pc, #28]	; (800e4b0 <UART_SetConfig+0x384>)
 800e494:	fba2 2303 	umull	r2, r3, r2, r3
 800e498:	095b      	lsrs	r3, r3, #5
 800e49a:	f003 0207 	and.w	r2, r3, #7
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	4442      	add	r2, r8
 800e4a4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800e4a6:	e1b2      	b.n	800e80e <UART_SetConfig+0x6e2>
 800e4a8:	40011000 	.word	0x40011000
 800e4ac:	40011400 	.word	0x40011400
 800e4b0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	4ad7      	ldr	r2, [pc, #860]	; (800e818 <UART_SetConfig+0x6ec>)
 800e4ba:	4293      	cmp	r3, r2
 800e4bc:	d005      	beq.n	800e4ca <UART_SetConfig+0x39e>
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	4ad6      	ldr	r2, [pc, #856]	; (800e81c <UART_SetConfig+0x6f0>)
 800e4c4:	4293      	cmp	r3, r2
 800e4c6:	f040 80d1 	bne.w	800e66c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800e4ca:	f7fc feed 	bl	800b2a8 <HAL_RCC_GetPCLK2Freq>
 800e4ce:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	469a      	mov	sl, r3
 800e4d4:	f04f 0b00 	mov.w	fp, #0
 800e4d8:	46d0      	mov	r8, sl
 800e4da:	46d9      	mov	r9, fp
 800e4dc:	eb18 0308 	adds.w	r3, r8, r8
 800e4e0:	eb49 0409 	adc.w	r4, r9, r9
 800e4e4:	4698      	mov	r8, r3
 800e4e6:	46a1      	mov	r9, r4
 800e4e8:	eb18 080a 	adds.w	r8, r8, sl
 800e4ec:	eb49 090b 	adc.w	r9, r9, fp
 800e4f0:	f04f 0100 	mov.w	r1, #0
 800e4f4:	f04f 0200 	mov.w	r2, #0
 800e4f8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e4fc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e500:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e504:	4688      	mov	r8, r1
 800e506:	4691      	mov	r9, r2
 800e508:	eb1a 0508 	adds.w	r5, sl, r8
 800e50c:	eb4b 0609 	adc.w	r6, fp, r9
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	685b      	ldr	r3, [r3, #4]
 800e514:	4619      	mov	r1, r3
 800e516:	f04f 0200 	mov.w	r2, #0
 800e51a:	f04f 0300 	mov.w	r3, #0
 800e51e:	f04f 0400 	mov.w	r4, #0
 800e522:	0094      	lsls	r4, r2, #2
 800e524:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e528:	008b      	lsls	r3, r1, #2
 800e52a:	461a      	mov	r2, r3
 800e52c:	4623      	mov	r3, r4
 800e52e:	4628      	mov	r0, r5
 800e530:	4631      	mov	r1, r6
 800e532:	f7f2 fa93 	bl	8000a5c <__aeabi_uldivmod>
 800e536:	4603      	mov	r3, r0
 800e538:	460c      	mov	r4, r1
 800e53a:	461a      	mov	r2, r3
 800e53c:	4bb8      	ldr	r3, [pc, #736]	; (800e820 <UART_SetConfig+0x6f4>)
 800e53e:	fba3 2302 	umull	r2, r3, r3, r2
 800e542:	095b      	lsrs	r3, r3, #5
 800e544:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e548:	68bb      	ldr	r3, [r7, #8]
 800e54a:	469b      	mov	fp, r3
 800e54c:	f04f 0c00 	mov.w	ip, #0
 800e550:	46d9      	mov	r9, fp
 800e552:	46e2      	mov	sl, ip
 800e554:	eb19 0309 	adds.w	r3, r9, r9
 800e558:	eb4a 040a 	adc.w	r4, sl, sl
 800e55c:	4699      	mov	r9, r3
 800e55e:	46a2      	mov	sl, r4
 800e560:	eb19 090b 	adds.w	r9, r9, fp
 800e564:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e568:	f04f 0100 	mov.w	r1, #0
 800e56c:	f04f 0200 	mov.w	r2, #0
 800e570:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e574:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e578:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e57c:	4689      	mov	r9, r1
 800e57e:	4692      	mov	sl, r2
 800e580:	eb1b 0509 	adds.w	r5, fp, r9
 800e584:	eb4c 060a 	adc.w	r6, ip, sl
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	685b      	ldr	r3, [r3, #4]
 800e58c:	4619      	mov	r1, r3
 800e58e:	f04f 0200 	mov.w	r2, #0
 800e592:	f04f 0300 	mov.w	r3, #0
 800e596:	f04f 0400 	mov.w	r4, #0
 800e59a:	0094      	lsls	r4, r2, #2
 800e59c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e5a0:	008b      	lsls	r3, r1, #2
 800e5a2:	461a      	mov	r2, r3
 800e5a4:	4623      	mov	r3, r4
 800e5a6:	4628      	mov	r0, r5
 800e5a8:	4631      	mov	r1, r6
 800e5aa:	f7f2 fa57 	bl	8000a5c <__aeabi_uldivmod>
 800e5ae:	4603      	mov	r3, r0
 800e5b0:	460c      	mov	r4, r1
 800e5b2:	461a      	mov	r2, r3
 800e5b4:	4b9a      	ldr	r3, [pc, #616]	; (800e820 <UART_SetConfig+0x6f4>)
 800e5b6:	fba3 1302 	umull	r1, r3, r3, r2
 800e5ba:	095b      	lsrs	r3, r3, #5
 800e5bc:	2164      	movs	r1, #100	; 0x64
 800e5be:	fb01 f303 	mul.w	r3, r1, r3
 800e5c2:	1ad3      	subs	r3, r2, r3
 800e5c4:	011b      	lsls	r3, r3, #4
 800e5c6:	3332      	adds	r3, #50	; 0x32
 800e5c8:	4a95      	ldr	r2, [pc, #596]	; (800e820 <UART_SetConfig+0x6f4>)
 800e5ca:	fba2 2303 	umull	r2, r3, r2, r3
 800e5ce:	095b      	lsrs	r3, r3, #5
 800e5d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e5d4:	4498      	add	r8, r3
 800e5d6:	68bb      	ldr	r3, [r7, #8]
 800e5d8:	469b      	mov	fp, r3
 800e5da:	f04f 0c00 	mov.w	ip, #0
 800e5de:	46d9      	mov	r9, fp
 800e5e0:	46e2      	mov	sl, ip
 800e5e2:	eb19 0309 	adds.w	r3, r9, r9
 800e5e6:	eb4a 040a 	adc.w	r4, sl, sl
 800e5ea:	4699      	mov	r9, r3
 800e5ec:	46a2      	mov	sl, r4
 800e5ee:	eb19 090b 	adds.w	r9, r9, fp
 800e5f2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e5f6:	f04f 0100 	mov.w	r1, #0
 800e5fa:	f04f 0200 	mov.w	r2, #0
 800e5fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e602:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e606:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e60a:	4689      	mov	r9, r1
 800e60c:	4692      	mov	sl, r2
 800e60e:	eb1b 0509 	adds.w	r5, fp, r9
 800e612:	eb4c 060a 	adc.w	r6, ip, sl
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	685b      	ldr	r3, [r3, #4]
 800e61a:	4619      	mov	r1, r3
 800e61c:	f04f 0200 	mov.w	r2, #0
 800e620:	f04f 0300 	mov.w	r3, #0
 800e624:	f04f 0400 	mov.w	r4, #0
 800e628:	0094      	lsls	r4, r2, #2
 800e62a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e62e:	008b      	lsls	r3, r1, #2
 800e630:	461a      	mov	r2, r3
 800e632:	4623      	mov	r3, r4
 800e634:	4628      	mov	r0, r5
 800e636:	4631      	mov	r1, r6
 800e638:	f7f2 fa10 	bl	8000a5c <__aeabi_uldivmod>
 800e63c:	4603      	mov	r3, r0
 800e63e:	460c      	mov	r4, r1
 800e640:	461a      	mov	r2, r3
 800e642:	4b77      	ldr	r3, [pc, #476]	; (800e820 <UART_SetConfig+0x6f4>)
 800e644:	fba3 1302 	umull	r1, r3, r3, r2
 800e648:	095b      	lsrs	r3, r3, #5
 800e64a:	2164      	movs	r1, #100	; 0x64
 800e64c:	fb01 f303 	mul.w	r3, r1, r3
 800e650:	1ad3      	subs	r3, r2, r3
 800e652:	011b      	lsls	r3, r3, #4
 800e654:	3332      	adds	r3, #50	; 0x32
 800e656:	4a72      	ldr	r2, [pc, #456]	; (800e820 <UART_SetConfig+0x6f4>)
 800e658:	fba2 2303 	umull	r2, r3, r2, r3
 800e65c:	095b      	lsrs	r3, r3, #5
 800e65e:	f003 020f 	and.w	r2, r3, #15
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	4442      	add	r2, r8
 800e668:	609a      	str	r2, [r3, #8]
 800e66a:	e0d0      	b.n	800e80e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800e66c:	f7fc fe08 	bl	800b280 <HAL_RCC_GetPCLK1Freq>
 800e670:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e672:	68bb      	ldr	r3, [r7, #8]
 800e674:	469a      	mov	sl, r3
 800e676:	f04f 0b00 	mov.w	fp, #0
 800e67a:	46d0      	mov	r8, sl
 800e67c:	46d9      	mov	r9, fp
 800e67e:	eb18 0308 	adds.w	r3, r8, r8
 800e682:	eb49 0409 	adc.w	r4, r9, r9
 800e686:	4698      	mov	r8, r3
 800e688:	46a1      	mov	r9, r4
 800e68a:	eb18 080a 	adds.w	r8, r8, sl
 800e68e:	eb49 090b 	adc.w	r9, r9, fp
 800e692:	f04f 0100 	mov.w	r1, #0
 800e696:	f04f 0200 	mov.w	r2, #0
 800e69a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e69e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e6a2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e6a6:	4688      	mov	r8, r1
 800e6a8:	4691      	mov	r9, r2
 800e6aa:	eb1a 0508 	adds.w	r5, sl, r8
 800e6ae:	eb4b 0609 	adc.w	r6, fp, r9
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	685b      	ldr	r3, [r3, #4]
 800e6b6:	4619      	mov	r1, r3
 800e6b8:	f04f 0200 	mov.w	r2, #0
 800e6bc:	f04f 0300 	mov.w	r3, #0
 800e6c0:	f04f 0400 	mov.w	r4, #0
 800e6c4:	0094      	lsls	r4, r2, #2
 800e6c6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e6ca:	008b      	lsls	r3, r1, #2
 800e6cc:	461a      	mov	r2, r3
 800e6ce:	4623      	mov	r3, r4
 800e6d0:	4628      	mov	r0, r5
 800e6d2:	4631      	mov	r1, r6
 800e6d4:	f7f2 f9c2 	bl	8000a5c <__aeabi_uldivmod>
 800e6d8:	4603      	mov	r3, r0
 800e6da:	460c      	mov	r4, r1
 800e6dc:	461a      	mov	r2, r3
 800e6de:	4b50      	ldr	r3, [pc, #320]	; (800e820 <UART_SetConfig+0x6f4>)
 800e6e0:	fba3 2302 	umull	r2, r3, r3, r2
 800e6e4:	095b      	lsrs	r3, r3, #5
 800e6e6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e6ea:	68bb      	ldr	r3, [r7, #8]
 800e6ec:	469b      	mov	fp, r3
 800e6ee:	f04f 0c00 	mov.w	ip, #0
 800e6f2:	46d9      	mov	r9, fp
 800e6f4:	46e2      	mov	sl, ip
 800e6f6:	eb19 0309 	adds.w	r3, r9, r9
 800e6fa:	eb4a 040a 	adc.w	r4, sl, sl
 800e6fe:	4699      	mov	r9, r3
 800e700:	46a2      	mov	sl, r4
 800e702:	eb19 090b 	adds.w	r9, r9, fp
 800e706:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e70a:	f04f 0100 	mov.w	r1, #0
 800e70e:	f04f 0200 	mov.w	r2, #0
 800e712:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e716:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e71a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e71e:	4689      	mov	r9, r1
 800e720:	4692      	mov	sl, r2
 800e722:	eb1b 0509 	adds.w	r5, fp, r9
 800e726:	eb4c 060a 	adc.w	r6, ip, sl
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	685b      	ldr	r3, [r3, #4]
 800e72e:	4619      	mov	r1, r3
 800e730:	f04f 0200 	mov.w	r2, #0
 800e734:	f04f 0300 	mov.w	r3, #0
 800e738:	f04f 0400 	mov.w	r4, #0
 800e73c:	0094      	lsls	r4, r2, #2
 800e73e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e742:	008b      	lsls	r3, r1, #2
 800e744:	461a      	mov	r2, r3
 800e746:	4623      	mov	r3, r4
 800e748:	4628      	mov	r0, r5
 800e74a:	4631      	mov	r1, r6
 800e74c:	f7f2 f986 	bl	8000a5c <__aeabi_uldivmod>
 800e750:	4603      	mov	r3, r0
 800e752:	460c      	mov	r4, r1
 800e754:	461a      	mov	r2, r3
 800e756:	4b32      	ldr	r3, [pc, #200]	; (800e820 <UART_SetConfig+0x6f4>)
 800e758:	fba3 1302 	umull	r1, r3, r3, r2
 800e75c:	095b      	lsrs	r3, r3, #5
 800e75e:	2164      	movs	r1, #100	; 0x64
 800e760:	fb01 f303 	mul.w	r3, r1, r3
 800e764:	1ad3      	subs	r3, r2, r3
 800e766:	011b      	lsls	r3, r3, #4
 800e768:	3332      	adds	r3, #50	; 0x32
 800e76a:	4a2d      	ldr	r2, [pc, #180]	; (800e820 <UART_SetConfig+0x6f4>)
 800e76c:	fba2 2303 	umull	r2, r3, r2, r3
 800e770:	095b      	lsrs	r3, r3, #5
 800e772:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e776:	4498      	add	r8, r3
 800e778:	68bb      	ldr	r3, [r7, #8]
 800e77a:	469b      	mov	fp, r3
 800e77c:	f04f 0c00 	mov.w	ip, #0
 800e780:	46d9      	mov	r9, fp
 800e782:	46e2      	mov	sl, ip
 800e784:	eb19 0309 	adds.w	r3, r9, r9
 800e788:	eb4a 040a 	adc.w	r4, sl, sl
 800e78c:	4699      	mov	r9, r3
 800e78e:	46a2      	mov	sl, r4
 800e790:	eb19 090b 	adds.w	r9, r9, fp
 800e794:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e798:	f04f 0100 	mov.w	r1, #0
 800e79c:	f04f 0200 	mov.w	r2, #0
 800e7a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e7a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e7a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e7ac:	4689      	mov	r9, r1
 800e7ae:	4692      	mov	sl, r2
 800e7b0:	eb1b 0509 	adds.w	r5, fp, r9
 800e7b4:	eb4c 060a 	adc.w	r6, ip, sl
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	685b      	ldr	r3, [r3, #4]
 800e7bc:	4619      	mov	r1, r3
 800e7be:	f04f 0200 	mov.w	r2, #0
 800e7c2:	f04f 0300 	mov.w	r3, #0
 800e7c6:	f04f 0400 	mov.w	r4, #0
 800e7ca:	0094      	lsls	r4, r2, #2
 800e7cc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e7d0:	008b      	lsls	r3, r1, #2
 800e7d2:	461a      	mov	r2, r3
 800e7d4:	4623      	mov	r3, r4
 800e7d6:	4628      	mov	r0, r5
 800e7d8:	4631      	mov	r1, r6
 800e7da:	f7f2 f93f 	bl	8000a5c <__aeabi_uldivmod>
 800e7de:	4603      	mov	r3, r0
 800e7e0:	460c      	mov	r4, r1
 800e7e2:	461a      	mov	r2, r3
 800e7e4:	4b0e      	ldr	r3, [pc, #56]	; (800e820 <UART_SetConfig+0x6f4>)
 800e7e6:	fba3 1302 	umull	r1, r3, r3, r2
 800e7ea:	095b      	lsrs	r3, r3, #5
 800e7ec:	2164      	movs	r1, #100	; 0x64
 800e7ee:	fb01 f303 	mul.w	r3, r1, r3
 800e7f2:	1ad3      	subs	r3, r2, r3
 800e7f4:	011b      	lsls	r3, r3, #4
 800e7f6:	3332      	adds	r3, #50	; 0x32
 800e7f8:	4a09      	ldr	r2, [pc, #36]	; (800e820 <UART_SetConfig+0x6f4>)
 800e7fa:	fba2 2303 	umull	r2, r3, r2, r3
 800e7fe:	095b      	lsrs	r3, r3, #5
 800e800:	f003 020f 	and.w	r2, r3, #15
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	4442      	add	r2, r8
 800e80a:	609a      	str	r2, [r3, #8]
}
 800e80c:	e7ff      	b.n	800e80e <UART_SetConfig+0x6e2>
 800e80e:	bf00      	nop
 800e810:	3714      	adds	r7, #20
 800e812:	46bd      	mov	sp, r7
 800e814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e818:	40011000 	.word	0x40011000
 800e81c:	40011400 	.word	0x40011400
 800e820:	51eb851f 	.word	0x51eb851f

0800e824 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e824:	b084      	sub	sp, #16
 800e826:	b580      	push	{r7, lr}
 800e828:	b084      	sub	sp, #16
 800e82a:	af00      	add	r7, sp, #0
 800e82c:	6078      	str	r0, [r7, #4]
 800e82e:	f107 001c 	add.w	r0, r7, #28
 800e832:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e838:	2b01      	cmp	r3, #1
 800e83a:	d122      	bne.n	800e882 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e840:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	68db      	ldr	r3, [r3, #12]
 800e84c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800e850:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e854:	687a      	ldr	r2, [r7, #4]
 800e856:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	68db      	ldr	r3, [r3, #12]
 800e85c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e864:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e866:	2b01      	cmp	r3, #1
 800e868:	d105      	bne.n	800e876 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	68db      	ldr	r3, [r3, #12]
 800e86e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f001 fac6 	bl	800fe08 <USB_CoreReset>
 800e87c:	4603      	mov	r3, r0
 800e87e:	73fb      	strb	r3, [r7, #15]
 800e880:	e01a      	b.n	800e8b8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	68db      	ldr	r3, [r3, #12]
 800e886:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e88e:	6878      	ldr	r0, [r7, #4]
 800e890:	f001 faba 	bl	800fe08 <USB_CoreReset>
 800e894:	4603      	mov	r3, r0
 800e896:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e898:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d106      	bne.n	800e8ac <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8a2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	639a      	str	r2, [r3, #56]	; 0x38
 800e8aa:	e005      	b.n	800e8b8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e8b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8ba:	2b01      	cmp	r3, #1
 800e8bc:	d10b      	bne.n	800e8d6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	689b      	ldr	r3, [r3, #8]
 800e8c2:	f043 0206 	orr.w	r2, r3, #6
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	689b      	ldr	r3, [r3, #8]
 800e8ce:	f043 0220 	orr.w	r2, r3, #32
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e8d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3710      	adds	r7, #16
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e8e2:	b004      	add	sp, #16
 800e8e4:	4770      	bx	lr
	...

0800e8e8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b087      	sub	sp, #28
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	60f8      	str	r0, [r7, #12]
 800e8f0:	60b9      	str	r1, [r7, #8]
 800e8f2:	4613      	mov	r3, r2
 800e8f4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e8f6:	79fb      	ldrb	r3, [r7, #7]
 800e8f8:	2b02      	cmp	r3, #2
 800e8fa:	d165      	bne.n	800e9c8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e8fc:	68bb      	ldr	r3, [r7, #8]
 800e8fe:	4a41      	ldr	r2, [pc, #260]	; (800ea04 <USB_SetTurnaroundTime+0x11c>)
 800e900:	4293      	cmp	r3, r2
 800e902:	d906      	bls.n	800e912 <USB_SetTurnaroundTime+0x2a>
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	4a40      	ldr	r2, [pc, #256]	; (800ea08 <USB_SetTurnaroundTime+0x120>)
 800e908:	4293      	cmp	r3, r2
 800e90a:	d802      	bhi.n	800e912 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e90c:	230f      	movs	r3, #15
 800e90e:	617b      	str	r3, [r7, #20]
 800e910:	e062      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e912:	68bb      	ldr	r3, [r7, #8]
 800e914:	4a3c      	ldr	r2, [pc, #240]	; (800ea08 <USB_SetTurnaroundTime+0x120>)
 800e916:	4293      	cmp	r3, r2
 800e918:	d906      	bls.n	800e928 <USB_SetTurnaroundTime+0x40>
 800e91a:	68bb      	ldr	r3, [r7, #8]
 800e91c:	4a3b      	ldr	r2, [pc, #236]	; (800ea0c <USB_SetTurnaroundTime+0x124>)
 800e91e:	4293      	cmp	r3, r2
 800e920:	d802      	bhi.n	800e928 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e922:	230e      	movs	r3, #14
 800e924:	617b      	str	r3, [r7, #20]
 800e926:	e057      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	4a38      	ldr	r2, [pc, #224]	; (800ea0c <USB_SetTurnaroundTime+0x124>)
 800e92c:	4293      	cmp	r3, r2
 800e92e:	d906      	bls.n	800e93e <USB_SetTurnaroundTime+0x56>
 800e930:	68bb      	ldr	r3, [r7, #8]
 800e932:	4a37      	ldr	r2, [pc, #220]	; (800ea10 <USB_SetTurnaroundTime+0x128>)
 800e934:	4293      	cmp	r3, r2
 800e936:	d802      	bhi.n	800e93e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e938:	230d      	movs	r3, #13
 800e93a:	617b      	str	r3, [r7, #20]
 800e93c:	e04c      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e93e:	68bb      	ldr	r3, [r7, #8]
 800e940:	4a33      	ldr	r2, [pc, #204]	; (800ea10 <USB_SetTurnaroundTime+0x128>)
 800e942:	4293      	cmp	r3, r2
 800e944:	d906      	bls.n	800e954 <USB_SetTurnaroundTime+0x6c>
 800e946:	68bb      	ldr	r3, [r7, #8]
 800e948:	4a32      	ldr	r2, [pc, #200]	; (800ea14 <USB_SetTurnaroundTime+0x12c>)
 800e94a:	4293      	cmp	r3, r2
 800e94c:	d802      	bhi.n	800e954 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e94e:	230c      	movs	r3, #12
 800e950:	617b      	str	r3, [r7, #20]
 800e952:	e041      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e954:	68bb      	ldr	r3, [r7, #8]
 800e956:	4a2f      	ldr	r2, [pc, #188]	; (800ea14 <USB_SetTurnaroundTime+0x12c>)
 800e958:	4293      	cmp	r3, r2
 800e95a:	d906      	bls.n	800e96a <USB_SetTurnaroundTime+0x82>
 800e95c:	68bb      	ldr	r3, [r7, #8]
 800e95e:	4a2e      	ldr	r2, [pc, #184]	; (800ea18 <USB_SetTurnaroundTime+0x130>)
 800e960:	4293      	cmp	r3, r2
 800e962:	d802      	bhi.n	800e96a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e964:	230b      	movs	r3, #11
 800e966:	617b      	str	r3, [r7, #20]
 800e968:	e036      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e96a:	68bb      	ldr	r3, [r7, #8]
 800e96c:	4a2a      	ldr	r2, [pc, #168]	; (800ea18 <USB_SetTurnaroundTime+0x130>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d906      	bls.n	800e980 <USB_SetTurnaroundTime+0x98>
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	4a29      	ldr	r2, [pc, #164]	; (800ea1c <USB_SetTurnaroundTime+0x134>)
 800e976:	4293      	cmp	r3, r2
 800e978:	d802      	bhi.n	800e980 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e97a:	230a      	movs	r3, #10
 800e97c:	617b      	str	r3, [r7, #20]
 800e97e:	e02b      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e980:	68bb      	ldr	r3, [r7, #8]
 800e982:	4a26      	ldr	r2, [pc, #152]	; (800ea1c <USB_SetTurnaroundTime+0x134>)
 800e984:	4293      	cmp	r3, r2
 800e986:	d906      	bls.n	800e996 <USB_SetTurnaroundTime+0xae>
 800e988:	68bb      	ldr	r3, [r7, #8]
 800e98a:	4a25      	ldr	r2, [pc, #148]	; (800ea20 <USB_SetTurnaroundTime+0x138>)
 800e98c:	4293      	cmp	r3, r2
 800e98e:	d802      	bhi.n	800e996 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e990:	2309      	movs	r3, #9
 800e992:	617b      	str	r3, [r7, #20]
 800e994:	e020      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	4a21      	ldr	r2, [pc, #132]	; (800ea20 <USB_SetTurnaroundTime+0x138>)
 800e99a:	4293      	cmp	r3, r2
 800e99c:	d906      	bls.n	800e9ac <USB_SetTurnaroundTime+0xc4>
 800e99e:	68bb      	ldr	r3, [r7, #8]
 800e9a0:	4a20      	ldr	r2, [pc, #128]	; (800ea24 <USB_SetTurnaroundTime+0x13c>)
 800e9a2:	4293      	cmp	r3, r2
 800e9a4:	d802      	bhi.n	800e9ac <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e9a6:	2308      	movs	r3, #8
 800e9a8:	617b      	str	r3, [r7, #20]
 800e9aa:	e015      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e9ac:	68bb      	ldr	r3, [r7, #8]
 800e9ae:	4a1d      	ldr	r2, [pc, #116]	; (800ea24 <USB_SetTurnaroundTime+0x13c>)
 800e9b0:	4293      	cmp	r3, r2
 800e9b2:	d906      	bls.n	800e9c2 <USB_SetTurnaroundTime+0xda>
 800e9b4:	68bb      	ldr	r3, [r7, #8]
 800e9b6:	4a1c      	ldr	r2, [pc, #112]	; (800ea28 <USB_SetTurnaroundTime+0x140>)
 800e9b8:	4293      	cmp	r3, r2
 800e9ba:	d802      	bhi.n	800e9c2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e9bc:	2307      	movs	r3, #7
 800e9be:	617b      	str	r3, [r7, #20]
 800e9c0:	e00a      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e9c2:	2306      	movs	r3, #6
 800e9c4:	617b      	str	r3, [r7, #20]
 800e9c6:	e007      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800e9c8:	79fb      	ldrb	r3, [r7, #7]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d102      	bne.n	800e9d4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800e9ce:	2309      	movs	r3, #9
 800e9d0:	617b      	str	r3, [r7, #20]
 800e9d2:	e001      	b.n	800e9d8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e9d4:	2309      	movs	r3, #9
 800e9d6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	68db      	ldr	r3, [r3, #12]
 800e9dc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	68da      	ldr	r2, [r3, #12]
 800e9e8:	697b      	ldr	r3, [r7, #20]
 800e9ea:	029b      	lsls	r3, r3, #10
 800e9ec:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800e9f0:	431a      	orrs	r2, r3
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e9f6:	2300      	movs	r3, #0
}
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	371c      	adds	r7, #28
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea02:	4770      	bx	lr
 800ea04:	00d8acbf 	.word	0x00d8acbf
 800ea08:	00e4e1bf 	.word	0x00e4e1bf
 800ea0c:	00f423ff 	.word	0x00f423ff
 800ea10:	0106737f 	.word	0x0106737f
 800ea14:	011a499f 	.word	0x011a499f
 800ea18:	01312cff 	.word	0x01312cff
 800ea1c:	014ca43f 	.word	0x014ca43f
 800ea20:	016e35ff 	.word	0x016e35ff
 800ea24:	01a6ab1f 	.word	0x01a6ab1f
 800ea28:	01e847ff 	.word	0x01e847ff

0800ea2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	b083      	sub	sp, #12
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	689b      	ldr	r3, [r3, #8]
 800ea38:	f043 0201 	orr.w	r2, r3, #1
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ea40:	2300      	movs	r3, #0
}
 800ea42:	4618      	mov	r0, r3
 800ea44:	370c      	adds	r7, #12
 800ea46:	46bd      	mov	sp, r7
 800ea48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4c:	4770      	bx	lr

0800ea4e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ea4e:	b480      	push	{r7}
 800ea50:	b083      	sub	sp, #12
 800ea52:	af00      	add	r7, sp, #0
 800ea54:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	689b      	ldr	r3, [r3, #8]
 800ea5a:	f023 0201 	bic.w	r2, r3, #1
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ea62:	2300      	movs	r3, #0
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	370c      	adds	r7, #12
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6e:	4770      	bx	lr

0800ea70 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b082      	sub	sp, #8
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
 800ea78:	460b      	mov	r3, r1
 800ea7a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	68db      	ldr	r3, [r3, #12]
 800ea80:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ea88:	78fb      	ldrb	r3, [r7, #3]
 800ea8a:	2b01      	cmp	r3, #1
 800ea8c:	d106      	bne.n	800ea9c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	68db      	ldr	r3, [r3, #12]
 800ea92:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	60da      	str	r2, [r3, #12]
 800ea9a:	e00b      	b.n	800eab4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800ea9c:	78fb      	ldrb	r3, [r7, #3]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d106      	bne.n	800eab0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	68db      	ldr	r3, [r3, #12]
 800eaa6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	60da      	str	r2, [r3, #12]
 800eaae:	e001      	b.n	800eab4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800eab0:	2301      	movs	r3, #1
 800eab2:	e003      	b.n	800eabc <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800eab4:	2032      	movs	r0, #50	; 0x32
 800eab6:	f7f6 fccf 	bl	8005458 <HAL_Delay>

  return HAL_OK;
 800eaba:	2300      	movs	r3, #0
}
 800eabc:	4618      	mov	r0, r3
 800eabe:	3708      	adds	r7, #8
 800eac0:	46bd      	mov	sp, r7
 800eac2:	bd80      	pop	{r7, pc}

0800eac4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800eac4:	b084      	sub	sp, #16
 800eac6:	b580      	push	{r7, lr}
 800eac8:	b086      	sub	sp, #24
 800eaca:	af00      	add	r7, sp, #0
 800eacc:	6078      	str	r0, [r7, #4]
 800eace:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ead2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ead6:	2300      	movs	r3, #0
 800ead8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800eade:	2300      	movs	r3, #0
 800eae0:	613b      	str	r3, [r7, #16]
 800eae2:	e009      	b.n	800eaf8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800eae4:	687a      	ldr	r2, [r7, #4]
 800eae6:	693b      	ldr	r3, [r7, #16]
 800eae8:	3340      	adds	r3, #64	; 0x40
 800eaea:	009b      	lsls	r3, r3, #2
 800eaec:	4413      	add	r3, r2
 800eaee:	2200      	movs	r2, #0
 800eaf0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800eaf2:	693b      	ldr	r3, [r7, #16]
 800eaf4:	3301      	adds	r3, #1
 800eaf6:	613b      	str	r3, [r7, #16]
 800eaf8:	693b      	ldr	r3, [r7, #16]
 800eafa:	2b0e      	cmp	r3, #14
 800eafc:	d9f2      	bls.n	800eae4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800eafe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d11c      	bne.n	800eb3e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb0a:	685b      	ldr	r3, [r3, #4]
 800eb0c:	68fa      	ldr	r2, [r7, #12]
 800eb0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800eb12:	f043 0302 	orr.w	r3, r3, #2
 800eb16:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb1c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb28:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb34:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	639a      	str	r2, [r3, #56]	; 0x38
 800eb3c:	e00b      	b.n	800eb56 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb42:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb4e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800eb5c:	461a      	mov	r2, r3
 800eb5e:	2300      	movs	r3, #0
 800eb60:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb68:	4619      	mov	r1, r3
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb70:	461a      	mov	r2, r3
 800eb72:	680b      	ldr	r3, [r1, #0]
 800eb74:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800eb76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb78:	2b01      	cmp	r3, #1
 800eb7a:	d10c      	bne.n	800eb96 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800eb7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d104      	bne.n	800eb8c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800eb82:	2100      	movs	r1, #0
 800eb84:	6878      	ldr	r0, [r7, #4]
 800eb86:	f000 f949 	bl	800ee1c <USB_SetDevSpeed>
 800eb8a:	e008      	b.n	800eb9e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800eb8c:	2101      	movs	r1, #1
 800eb8e:	6878      	ldr	r0, [r7, #4]
 800eb90:	f000 f944 	bl	800ee1c <USB_SetDevSpeed>
 800eb94:	e003      	b.n	800eb9e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800eb96:	2103      	movs	r1, #3
 800eb98:	6878      	ldr	r0, [r7, #4]
 800eb9a:	f000 f93f 	bl	800ee1c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800eb9e:	2110      	movs	r1, #16
 800eba0:	6878      	ldr	r0, [r7, #4]
 800eba2:	f000 f8f3 	bl	800ed8c <USB_FlushTxFifo>
 800eba6:	4603      	mov	r3, r0
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d001      	beq.n	800ebb0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800ebac:	2301      	movs	r3, #1
 800ebae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ebb0:	6878      	ldr	r0, [r7, #4]
 800ebb2:	f000 f911 	bl	800edd8 <USB_FlushRxFifo>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d001      	beq.n	800ebc0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800ebbc:	2301      	movs	r3, #1
 800ebbe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ebc6:	461a      	mov	r2, r3
 800ebc8:	2300      	movs	r3, #0
 800ebca:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ebd2:	461a      	mov	r2, r3
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ebde:	461a      	mov	r2, r3
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	613b      	str	r3, [r7, #16]
 800ebe8:	e043      	b.n	800ec72 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ebea:	693b      	ldr	r3, [r7, #16]
 800ebec:	015a      	lsls	r2, r3, #5
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	4413      	add	r3, r2
 800ebf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ebfc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ec00:	d118      	bne.n	800ec34 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800ec02:	693b      	ldr	r3, [r7, #16]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d10a      	bne.n	800ec1e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ec08:	693b      	ldr	r3, [r7, #16]
 800ec0a:	015a      	lsls	r2, r3, #5
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	4413      	add	r3, r2
 800ec10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec14:	461a      	mov	r2, r3
 800ec16:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ec1a:	6013      	str	r3, [r2, #0]
 800ec1c:	e013      	b.n	800ec46 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ec1e:	693b      	ldr	r3, [r7, #16]
 800ec20:	015a      	lsls	r2, r3, #5
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	4413      	add	r3, r2
 800ec26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec2a:	461a      	mov	r2, r3
 800ec2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ec30:	6013      	str	r3, [r2, #0]
 800ec32:	e008      	b.n	800ec46 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ec34:	693b      	ldr	r3, [r7, #16]
 800ec36:	015a      	lsls	r2, r3, #5
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	4413      	add	r3, r2
 800ec3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec40:	461a      	mov	r2, r3
 800ec42:	2300      	movs	r3, #0
 800ec44:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ec46:	693b      	ldr	r3, [r7, #16]
 800ec48:	015a      	lsls	r2, r3, #5
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	4413      	add	r3, r2
 800ec4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec52:	461a      	mov	r2, r3
 800ec54:	2300      	movs	r3, #0
 800ec56:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ec58:	693b      	ldr	r3, [r7, #16]
 800ec5a:	015a      	lsls	r2, r3, #5
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	4413      	add	r3, r2
 800ec60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec64:	461a      	mov	r2, r3
 800ec66:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ec6a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ec6c:	693b      	ldr	r3, [r7, #16]
 800ec6e:	3301      	adds	r3, #1
 800ec70:	613b      	str	r3, [r7, #16]
 800ec72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec74:	693a      	ldr	r2, [r7, #16]
 800ec76:	429a      	cmp	r2, r3
 800ec78:	d3b7      	bcc.n	800ebea <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	613b      	str	r3, [r7, #16]
 800ec7e:	e043      	b.n	800ed08 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ec80:	693b      	ldr	r3, [r7, #16]
 800ec82:	015a      	lsls	r2, r3, #5
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	4413      	add	r3, r2
 800ec88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ec92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ec96:	d118      	bne.n	800ecca <USB_DevInit+0x206>
    {
      if (i == 0U)
 800ec98:	693b      	ldr	r3, [r7, #16]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d10a      	bne.n	800ecb4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ec9e:	693b      	ldr	r3, [r7, #16]
 800eca0:	015a      	lsls	r2, r3, #5
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	4413      	add	r3, r2
 800eca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ecaa:	461a      	mov	r2, r3
 800ecac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ecb0:	6013      	str	r3, [r2, #0]
 800ecb2:	e013      	b.n	800ecdc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ecb4:	693b      	ldr	r3, [r7, #16]
 800ecb6:	015a      	lsls	r2, r3, #5
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	4413      	add	r3, r2
 800ecbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ecc0:	461a      	mov	r2, r3
 800ecc2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ecc6:	6013      	str	r3, [r2, #0]
 800ecc8:	e008      	b.n	800ecdc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ecca:	693b      	ldr	r3, [r7, #16]
 800eccc:	015a      	lsls	r2, r3, #5
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	4413      	add	r3, r2
 800ecd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ecd6:	461a      	mov	r2, r3
 800ecd8:	2300      	movs	r3, #0
 800ecda:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ecdc:	693b      	ldr	r3, [r7, #16]
 800ecde:	015a      	lsls	r2, r3, #5
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	4413      	add	r3, r2
 800ece4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ece8:	461a      	mov	r2, r3
 800ecea:	2300      	movs	r3, #0
 800ecec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ecee:	693b      	ldr	r3, [r7, #16]
 800ecf0:	015a      	lsls	r2, r3, #5
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	4413      	add	r3, r2
 800ecf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ecfa:	461a      	mov	r2, r3
 800ecfc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ed00:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ed02:	693b      	ldr	r3, [r7, #16]
 800ed04:	3301      	adds	r3, #1
 800ed06:	613b      	str	r3, [r7, #16]
 800ed08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed0a:	693a      	ldr	r2, [r7, #16]
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	d3b7      	bcc.n	800ec80 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed16:	691b      	ldr	r3, [r3, #16]
 800ed18:	68fa      	ldr	r2, [r7, #12]
 800ed1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ed1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ed22:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	2200      	movs	r2, #0
 800ed28:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ed30:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ed32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d105      	bne.n	800ed44 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	699b      	ldr	r3, [r3, #24]
 800ed3c:	f043 0210 	orr.w	r2, r3, #16
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	699a      	ldr	r2, [r3, #24]
 800ed48:	4b0f      	ldr	r3, [pc, #60]	; (800ed88 <USB_DevInit+0x2c4>)
 800ed4a:	4313      	orrs	r3, r2
 800ed4c:	687a      	ldr	r2, [r7, #4]
 800ed4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ed50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d005      	beq.n	800ed62 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	699b      	ldr	r3, [r3, #24]
 800ed5a:	f043 0208 	orr.w	r2, r3, #8
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ed62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed64:	2b01      	cmp	r3, #1
 800ed66:	d107      	bne.n	800ed78 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	699b      	ldr	r3, [r3, #24]
 800ed6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ed70:	f043 0304 	orr.w	r3, r3, #4
 800ed74:	687a      	ldr	r2, [r7, #4]
 800ed76:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ed78:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	3718      	adds	r7, #24
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ed84:	b004      	add	sp, #16
 800ed86:	4770      	bx	lr
 800ed88:	803c3800 	.word	0x803c3800

0800ed8c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	b085      	sub	sp, #20
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	6078      	str	r0, [r7, #4]
 800ed94:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ed96:	2300      	movs	r3, #0
 800ed98:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ed9a:	683b      	ldr	r3, [r7, #0]
 800ed9c:	019b      	lsls	r3, r3, #6
 800ed9e:	f043 0220 	orr.w	r2, r3, #32
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	3301      	adds	r3, #1
 800edaa:	60fb      	str	r3, [r7, #12]
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	4a09      	ldr	r2, [pc, #36]	; (800edd4 <USB_FlushTxFifo+0x48>)
 800edb0:	4293      	cmp	r3, r2
 800edb2:	d901      	bls.n	800edb8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800edb4:	2303      	movs	r3, #3
 800edb6:	e006      	b.n	800edc6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	691b      	ldr	r3, [r3, #16]
 800edbc:	f003 0320 	and.w	r3, r3, #32
 800edc0:	2b20      	cmp	r3, #32
 800edc2:	d0f0      	beq.n	800eda6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800edc4:	2300      	movs	r3, #0
}
 800edc6:	4618      	mov	r0, r3
 800edc8:	3714      	adds	r7, #20
 800edca:	46bd      	mov	sp, r7
 800edcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd0:	4770      	bx	lr
 800edd2:	bf00      	nop
 800edd4:	00030d40 	.word	0x00030d40

0800edd8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800edd8:	b480      	push	{r7}
 800edda:	b085      	sub	sp, #20
 800eddc:	af00      	add	r7, sp, #0
 800edde:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ede0:	2300      	movs	r3, #0
 800ede2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2210      	movs	r2, #16
 800ede8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	3301      	adds	r3, #1
 800edee:	60fb      	str	r3, [r7, #12]
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	4a09      	ldr	r2, [pc, #36]	; (800ee18 <USB_FlushRxFifo+0x40>)
 800edf4:	4293      	cmp	r3, r2
 800edf6:	d901      	bls.n	800edfc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800edf8:	2303      	movs	r3, #3
 800edfa:	e006      	b.n	800ee0a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	691b      	ldr	r3, [r3, #16]
 800ee00:	f003 0310 	and.w	r3, r3, #16
 800ee04:	2b10      	cmp	r3, #16
 800ee06:	d0f0      	beq.n	800edea <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ee08:	2300      	movs	r3, #0
}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	3714      	adds	r7, #20
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee14:	4770      	bx	lr
 800ee16:	bf00      	nop
 800ee18:	00030d40 	.word	0x00030d40

0800ee1c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ee1c:	b480      	push	{r7}
 800ee1e:	b085      	sub	sp, #20
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
 800ee24:	460b      	mov	r3, r1
 800ee26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee32:	681a      	ldr	r2, [r3, #0]
 800ee34:	78fb      	ldrb	r3, [r7, #3]
 800ee36:	68f9      	ldr	r1, [r7, #12]
 800ee38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ee3c:	4313      	orrs	r3, r2
 800ee3e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ee40:	2300      	movs	r3, #0
}
 800ee42:	4618      	mov	r0, r3
 800ee44:	3714      	adds	r7, #20
 800ee46:	46bd      	mov	sp, r7
 800ee48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4c:	4770      	bx	lr

0800ee4e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ee4e:	b480      	push	{r7}
 800ee50:	b087      	sub	sp, #28
 800ee52:	af00      	add	r7, sp, #0
 800ee54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ee5a:	693b      	ldr	r3, [r7, #16]
 800ee5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee60:	689b      	ldr	r3, [r3, #8]
 800ee62:	f003 0306 	and.w	r3, r3, #6
 800ee66:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d102      	bne.n	800ee74 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ee6e:	2300      	movs	r3, #0
 800ee70:	75fb      	strb	r3, [r7, #23]
 800ee72:	e00a      	b.n	800ee8a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	2b02      	cmp	r3, #2
 800ee78:	d002      	beq.n	800ee80 <USB_GetDevSpeed+0x32>
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	2b06      	cmp	r3, #6
 800ee7e:	d102      	bne.n	800ee86 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ee80:	2302      	movs	r3, #2
 800ee82:	75fb      	strb	r3, [r7, #23]
 800ee84:	e001      	b.n	800ee8a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ee86:	230f      	movs	r3, #15
 800ee88:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ee8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	371c      	adds	r7, #28
 800ee90:	46bd      	mov	sp, r7
 800ee92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee96:	4770      	bx	lr

0800ee98 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ee98:	b480      	push	{r7}
 800ee9a:	b085      	sub	sp, #20
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	6078      	str	r0, [r7, #4]
 800eea0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800eea6:	683b      	ldr	r3, [r7, #0]
 800eea8:	781b      	ldrb	r3, [r3, #0]
 800eeaa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	785b      	ldrb	r3, [r3, #1]
 800eeb0:	2b01      	cmp	r3, #1
 800eeb2:	d13a      	bne.n	800ef2a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eeba:	69da      	ldr	r2, [r3, #28]
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	781b      	ldrb	r3, [r3, #0]
 800eec0:	f003 030f 	and.w	r3, r3, #15
 800eec4:	2101      	movs	r1, #1
 800eec6:	fa01 f303 	lsl.w	r3, r1, r3
 800eeca:	b29b      	uxth	r3, r3
 800eecc:	68f9      	ldr	r1, [r7, #12]
 800eece:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eed2:	4313      	orrs	r3, r2
 800eed4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800eed6:	68bb      	ldr	r3, [r7, #8]
 800eed8:	015a      	lsls	r2, r3, #5
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	4413      	add	r3, r2
 800eede:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d155      	bne.n	800ef98 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800eeec:	68bb      	ldr	r3, [r7, #8]
 800eeee:	015a      	lsls	r2, r3, #5
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	4413      	add	r3, r2
 800eef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eef8:	681a      	ldr	r2, [r3, #0]
 800eefa:	683b      	ldr	r3, [r7, #0]
 800eefc:	689b      	ldr	r3, [r3, #8]
 800eefe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	78db      	ldrb	r3, [r3, #3]
 800ef06:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ef08:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ef0a:	68bb      	ldr	r3, [r7, #8]
 800ef0c:	059b      	lsls	r3, r3, #22
 800ef0e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ef10:	4313      	orrs	r3, r2
 800ef12:	68ba      	ldr	r2, [r7, #8]
 800ef14:	0151      	lsls	r1, r2, #5
 800ef16:	68fa      	ldr	r2, [r7, #12]
 800ef18:	440a      	add	r2, r1
 800ef1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ef1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ef22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ef26:	6013      	str	r3, [r2, #0]
 800ef28:	e036      	b.n	800ef98 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef30:	69da      	ldr	r2, [r3, #28]
 800ef32:	683b      	ldr	r3, [r7, #0]
 800ef34:	781b      	ldrb	r3, [r3, #0]
 800ef36:	f003 030f 	and.w	r3, r3, #15
 800ef3a:	2101      	movs	r1, #1
 800ef3c:	fa01 f303 	lsl.w	r3, r1, r3
 800ef40:	041b      	lsls	r3, r3, #16
 800ef42:	68f9      	ldr	r1, [r7, #12]
 800ef44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ef48:	4313      	orrs	r3, r2
 800ef4a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ef4c:	68bb      	ldr	r3, [r7, #8]
 800ef4e:	015a      	lsls	r2, r3, #5
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	4413      	add	r3, r2
 800ef54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d11a      	bne.n	800ef98 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ef62:	68bb      	ldr	r3, [r7, #8]
 800ef64:	015a      	lsls	r2, r3, #5
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	4413      	add	r3, r2
 800ef6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef6e:	681a      	ldr	r2, [r3, #0]
 800ef70:	683b      	ldr	r3, [r7, #0]
 800ef72:	689b      	ldr	r3, [r3, #8]
 800ef74:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ef78:	683b      	ldr	r3, [r7, #0]
 800ef7a:	78db      	ldrb	r3, [r3, #3]
 800ef7c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ef7e:	430b      	orrs	r3, r1
 800ef80:	4313      	orrs	r3, r2
 800ef82:	68ba      	ldr	r2, [r7, #8]
 800ef84:	0151      	lsls	r1, r2, #5
 800ef86:	68fa      	ldr	r2, [r7, #12]
 800ef88:	440a      	add	r2, r1
 800ef8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ef92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ef96:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ef98:	2300      	movs	r3, #0
}
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	3714      	adds	r7, #20
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa4:	4770      	bx	lr
	...

0800efa8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800efa8:	b480      	push	{r7}
 800efaa:	b085      	sub	sp, #20
 800efac:	af00      	add	r7, sp, #0
 800efae:	6078      	str	r0, [r7, #4]
 800efb0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	781b      	ldrb	r3, [r3, #0]
 800efba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	785b      	ldrb	r3, [r3, #1]
 800efc0:	2b01      	cmp	r3, #1
 800efc2:	d161      	bne.n	800f088 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	015a      	lsls	r2, r3, #5
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	4413      	add	r3, r2
 800efcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800efd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800efda:	d11f      	bne.n	800f01c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800efdc:	68bb      	ldr	r3, [r7, #8]
 800efde:	015a      	lsls	r2, r3, #5
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	4413      	add	r3, r2
 800efe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	68ba      	ldr	r2, [r7, #8]
 800efec:	0151      	lsls	r1, r2, #5
 800efee:	68fa      	ldr	r2, [r7, #12]
 800eff0:	440a      	add	r2, r1
 800eff2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800eff6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800effa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800effc:	68bb      	ldr	r3, [r7, #8]
 800effe:	015a      	lsls	r2, r3, #5
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	4413      	add	r3, r2
 800f004:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	68ba      	ldr	r2, [r7, #8]
 800f00c:	0151      	lsls	r1, r2, #5
 800f00e:	68fa      	ldr	r2, [r7, #12]
 800f010:	440a      	add	r2, r1
 800f012:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f016:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f01a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f022:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	f003 030f 	and.w	r3, r3, #15
 800f02c:	2101      	movs	r1, #1
 800f02e:	fa01 f303 	lsl.w	r3, r1, r3
 800f032:	b29b      	uxth	r3, r3
 800f034:	43db      	mvns	r3, r3
 800f036:	68f9      	ldr	r1, [r7, #12]
 800f038:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f03c:	4013      	ands	r3, r2
 800f03e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f046:	69da      	ldr	r2, [r3, #28]
 800f048:	683b      	ldr	r3, [r7, #0]
 800f04a:	781b      	ldrb	r3, [r3, #0]
 800f04c:	f003 030f 	and.w	r3, r3, #15
 800f050:	2101      	movs	r1, #1
 800f052:	fa01 f303 	lsl.w	r3, r1, r3
 800f056:	b29b      	uxth	r3, r3
 800f058:	43db      	mvns	r3, r3
 800f05a:	68f9      	ldr	r1, [r7, #12]
 800f05c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f060:	4013      	ands	r3, r2
 800f062:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	015a      	lsls	r2, r3, #5
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	4413      	add	r3, r2
 800f06c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f070:	681a      	ldr	r2, [r3, #0]
 800f072:	68bb      	ldr	r3, [r7, #8]
 800f074:	0159      	lsls	r1, r3, #5
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	440b      	add	r3, r1
 800f07a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f07e:	4619      	mov	r1, r3
 800f080:	4b35      	ldr	r3, [pc, #212]	; (800f158 <USB_DeactivateEndpoint+0x1b0>)
 800f082:	4013      	ands	r3, r2
 800f084:	600b      	str	r3, [r1, #0]
 800f086:	e060      	b.n	800f14a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f088:	68bb      	ldr	r3, [r7, #8]
 800f08a:	015a      	lsls	r2, r3, #5
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	4413      	add	r3, r2
 800f090:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f09a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f09e:	d11f      	bne.n	800f0e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	015a      	lsls	r2, r3, #5
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	4413      	add	r3, r2
 800f0a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	68ba      	ldr	r2, [r7, #8]
 800f0b0:	0151      	lsls	r1, r2, #5
 800f0b2:	68fa      	ldr	r2, [r7, #12]
 800f0b4:	440a      	add	r2, r1
 800f0b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f0ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f0be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	015a      	lsls	r2, r3, #5
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	4413      	add	r3, r2
 800f0c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	68ba      	ldr	r2, [r7, #8]
 800f0d0:	0151      	lsls	r1, r2, #5
 800f0d2:	68fa      	ldr	r2, [r7, #12]
 800f0d4:	440a      	add	r2, r1
 800f0d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f0da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f0de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f0e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f0e8:	683b      	ldr	r3, [r7, #0]
 800f0ea:	781b      	ldrb	r3, [r3, #0]
 800f0ec:	f003 030f 	and.w	r3, r3, #15
 800f0f0:	2101      	movs	r1, #1
 800f0f2:	fa01 f303 	lsl.w	r3, r1, r3
 800f0f6:	041b      	lsls	r3, r3, #16
 800f0f8:	43db      	mvns	r3, r3
 800f0fa:	68f9      	ldr	r1, [r7, #12]
 800f0fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f100:	4013      	ands	r3, r2
 800f102:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f10a:	69da      	ldr	r2, [r3, #28]
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	781b      	ldrb	r3, [r3, #0]
 800f110:	f003 030f 	and.w	r3, r3, #15
 800f114:	2101      	movs	r1, #1
 800f116:	fa01 f303 	lsl.w	r3, r1, r3
 800f11a:	041b      	lsls	r3, r3, #16
 800f11c:	43db      	mvns	r3, r3
 800f11e:	68f9      	ldr	r1, [r7, #12]
 800f120:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f124:	4013      	ands	r3, r2
 800f126:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f128:	68bb      	ldr	r3, [r7, #8]
 800f12a:	015a      	lsls	r2, r3, #5
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	4413      	add	r3, r2
 800f130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f134:	681a      	ldr	r2, [r3, #0]
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	0159      	lsls	r1, r3, #5
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	440b      	add	r3, r1
 800f13e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f142:	4619      	mov	r1, r3
 800f144:	4b05      	ldr	r3, [pc, #20]	; (800f15c <USB_DeactivateEndpoint+0x1b4>)
 800f146:	4013      	ands	r3, r2
 800f148:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800f14a:	2300      	movs	r3, #0
}
 800f14c:	4618      	mov	r0, r3
 800f14e:	3714      	adds	r7, #20
 800f150:	46bd      	mov	sp, r7
 800f152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f156:	4770      	bx	lr
 800f158:	ec337800 	.word	0xec337800
 800f15c:	eff37800 	.word	0xeff37800

0800f160 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b08a      	sub	sp, #40	; 0x28
 800f164:	af02      	add	r7, sp, #8
 800f166:	60f8      	str	r0, [r7, #12]
 800f168:	60b9      	str	r1, [r7, #8]
 800f16a:	4613      	mov	r3, r2
 800f16c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800f172:	68bb      	ldr	r3, [r7, #8]
 800f174:	781b      	ldrb	r3, [r3, #0]
 800f176:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f178:	68bb      	ldr	r3, [r7, #8]
 800f17a:	785b      	ldrb	r3, [r3, #1]
 800f17c:	2b01      	cmp	r3, #1
 800f17e:	f040 815c 	bne.w	800f43a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f182:	68bb      	ldr	r3, [r7, #8]
 800f184:	695b      	ldr	r3, [r3, #20]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d132      	bne.n	800f1f0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f18a:	69bb      	ldr	r3, [r7, #24]
 800f18c:	015a      	lsls	r2, r3, #5
 800f18e:	69fb      	ldr	r3, [r7, #28]
 800f190:	4413      	add	r3, r2
 800f192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f196:	691b      	ldr	r3, [r3, #16]
 800f198:	69ba      	ldr	r2, [r7, #24]
 800f19a:	0151      	lsls	r1, r2, #5
 800f19c:	69fa      	ldr	r2, [r7, #28]
 800f19e:	440a      	add	r2, r1
 800f1a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f1a4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f1a8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f1ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f1ae:	69bb      	ldr	r3, [r7, #24]
 800f1b0:	015a      	lsls	r2, r3, #5
 800f1b2:	69fb      	ldr	r3, [r7, #28]
 800f1b4:	4413      	add	r3, r2
 800f1b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1ba:	691b      	ldr	r3, [r3, #16]
 800f1bc:	69ba      	ldr	r2, [r7, #24]
 800f1be:	0151      	lsls	r1, r2, #5
 800f1c0:	69fa      	ldr	r2, [r7, #28]
 800f1c2:	440a      	add	r2, r1
 800f1c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f1c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f1cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f1ce:	69bb      	ldr	r3, [r7, #24]
 800f1d0:	015a      	lsls	r2, r3, #5
 800f1d2:	69fb      	ldr	r3, [r7, #28]
 800f1d4:	4413      	add	r3, r2
 800f1d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1da:	691b      	ldr	r3, [r3, #16]
 800f1dc:	69ba      	ldr	r2, [r7, #24]
 800f1de:	0151      	lsls	r1, r2, #5
 800f1e0:	69fa      	ldr	r2, [r7, #28]
 800f1e2:	440a      	add	r2, r1
 800f1e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f1e8:	0cdb      	lsrs	r3, r3, #19
 800f1ea:	04db      	lsls	r3, r3, #19
 800f1ec:	6113      	str	r3, [r2, #16]
 800f1ee:	e074      	b.n	800f2da <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f1f0:	69bb      	ldr	r3, [r7, #24]
 800f1f2:	015a      	lsls	r2, r3, #5
 800f1f4:	69fb      	ldr	r3, [r7, #28]
 800f1f6:	4413      	add	r3, r2
 800f1f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f1fc:	691b      	ldr	r3, [r3, #16]
 800f1fe:	69ba      	ldr	r2, [r7, #24]
 800f200:	0151      	lsls	r1, r2, #5
 800f202:	69fa      	ldr	r2, [r7, #28]
 800f204:	440a      	add	r2, r1
 800f206:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f20a:	0cdb      	lsrs	r3, r3, #19
 800f20c:	04db      	lsls	r3, r3, #19
 800f20e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f210:	69bb      	ldr	r3, [r7, #24]
 800f212:	015a      	lsls	r2, r3, #5
 800f214:	69fb      	ldr	r3, [r7, #28]
 800f216:	4413      	add	r3, r2
 800f218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f21c:	691b      	ldr	r3, [r3, #16]
 800f21e:	69ba      	ldr	r2, [r7, #24]
 800f220:	0151      	lsls	r1, r2, #5
 800f222:	69fa      	ldr	r2, [r7, #28]
 800f224:	440a      	add	r2, r1
 800f226:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f22a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f22e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f232:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f234:	69bb      	ldr	r3, [r7, #24]
 800f236:	015a      	lsls	r2, r3, #5
 800f238:	69fb      	ldr	r3, [r7, #28]
 800f23a:	4413      	add	r3, r2
 800f23c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f240:	691a      	ldr	r2, [r3, #16]
 800f242:	68bb      	ldr	r3, [r7, #8]
 800f244:	6959      	ldr	r1, [r3, #20]
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	689b      	ldr	r3, [r3, #8]
 800f24a:	440b      	add	r3, r1
 800f24c:	1e59      	subs	r1, r3, #1
 800f24e:	68bb      	ldr	r3, [r7, #8]
 800f250:	689b      	ldr	r3, [r3, #8]
 800f252:	fbb1 f3f3 	udiv	r3, r1, r3
 800f256:	04d9      	lsls	r1, r3, #19
 800f258:	4b9d      	ldr	r3, [pc, #628]	; (800f4d0 <USB_EPStartXfer+0x370>)
 800f25a:	400b      	ands	r3, r1
 800f25c:	69b9      	ldr	r1, [r7, #24]
 800f25e:	0148      	lsls	r0, r1, #5
 800f260:	69f9      	ldr	r1, [r7, #28]
 800f262:	4401      	add	r1, r0
 800f264:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f268:	4313      	orrs	r3, r2
 800f26a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f26c:	69bb      	ldr	r3, [r7, #24]
 800f26e:	015a      	lsls	r2, r3, #5
 800f270:	69fb      	ldr	r3, [r7, #28]
 800f272:	4413      	add	r3, r2
 800f274:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f278:	691a      	ldr	r2, [r3, #16]
 800f27a:	68bb      	ldr	r3, [r7, #8]
 800f27c:	695b      	ldr	r3, [r3, #20]
 800f27e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f282:	69b9      	ldr	r1, [r7, #24]
 800f284:	0148      	lsls	r0, r1, #5
 800f286:	69f9      	ldr	r1, [r7, #28]
 800f288:	4401      	add	r1, r0
 800f28a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f28e:	4313      	orrs	r3, r2
 800f290:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800f292:	68bb      	ldr	r3, [r7, #8]
 800f294:	78db      	ldrb	r3, [r3, #3]
 800f296:	2b01      	cmp	r3, #1
 800f298:	d11f      	bne.n	800f2da <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f29a:	69bb      	ldr	r3, [r7, #24]
 800f29c:	015a      	lsls	r2, r3, #5
 800f29e:	69fb      	ldr	r3, [r7, #28]
 800f2a0:	4413      	add	r3, r2
 800f2a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2a6:	691b      	ldr	r3, [r3, #16]
 800f2a8:	69ba      	ldr	r2, [r7, #24]
 800f2aa:	0151      	lsls	r1, r2, #5
 800f2ac:	69fa      	ldr	r2, [r7, #28]
 800f2ae:	440a      	add	r2, r1
 800f2b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f2b4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f2b8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f2ba:	69bb      	ldr	r3, [r7, #24]
 800f2bc:	015a      	lsls	r2, r3, #5
 800f2be:	69fb      	ldr	r3, [r7, #28]
 800f2c0:	4413      	add	r3, r2
 800f2c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2c6:	691b      	ldr	r3, [r3, #16]
 800f2c8:	69ba      	ldr	r2, [r7, #24]
 800f2ca:	0151      	lsls	r1, r2, #5
 800f2cc:	69fa      	ldr	r2, [r7, #28]
 800f2ce:	440a      	add	r2, r1
 800f2d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f2d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f2d8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800f2da:	79fb      	ldrb	r3, [r7, #7]
 800f2dc:	2b01      	cmp	r3, #1
 800f2de:	d14b      	bne.n	800f378 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f2e0:	68bb      	ldr	r3, [r7, #8]
 800f2e2:	691b      	ldr	r3, [r3, #16]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d009      	beq.n	800f2fc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f2e8:	69bb      	ldr	r3, [r7, #24]
 800f2ea:	015a      	lsls	r2, r3, #5
 800f2ec:	69fb      	ldr	r3, [r7, #28]
 800f2ee:	4413      	add	r3, r2
 800f2f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2f4:	461a      	mov	r2, r3
 800f2f6:	68bb      	ldr	r3, [r7, #8]
 800f2f8:	691b      	ldr	r3, [r3, #16]
 800f2fa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	78db      	ldrb	r3, [r3, #3]
 800f300:	2b01      	cmp	r3, #1
 800f302:	d128      	bne.n	800f356 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f304:	69fb      	ldr	r3, [r7, #28]
 800f306:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f30a:	689b      	ldr	r3, [r3, #8]
 800f30c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f310:	2b00      	cmp	r3, #0
 800f312:	d110      	bne.n	800f336 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f314:	69bb      	ldr	r3, [r7, #24]
 800f316:	015a      	lsls	r2, r3, #5
 800f318:	69fb      	ldr	r3, [r7, #28]
 800f31a:	4413      	add	r3, r2
 800f31c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	69ba      	ldr	r2, [r7, #24]
 800f324:	0151      	lsls	r1, r2, #5
 800f326:	69fa      	ldr	r2, [r7, #28]
 800f328:	440a      	add	r2, r1
 800f32a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f32e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f332:	6013      	str	r3, [r2, #0]
 800f334:	e00f      	b.n	800f356 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f336:	69bb      	ldr	r3, [r7, #24]
 800f338:	015a      	lsls	r2, r3, #5
 800f33a:	69fb      	ldr	r3, [r7, #28]
 800f33c:	4413      	add	r3, r2
 800f33e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	69ba      	ldr	r2, [r7, #24]
 800f346:	0151      	lsls	r1, r2, #5
 800f348:	69fa      	ldr	r2, [r7, #28]
 800f34a:	440a      	add	r2, r1
 800f34c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f354:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f356:	69bb      	ldr	r3, [r7, #24]
 800f358:	015a      	lsls	r2, r3, #5
 800f35a:	69fb      	ldr	r3, [r7, #28]
 800f35c:	4413      	add	r3, r2
 800f35e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	69ba      	ldr	r2, [r7, #24]
 800f366:	0151      	lsls	r1, r2, #5
 800f368:	69fa      	ldr	r2, [r7, #28]
 800f36a:	440a      	add	r2, r1
 800f36c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f370:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f374:	6013      	str	r3, [r2, #0]
 800f376:	e12f      	b.n	800f5d8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f378:	69bb      	ldr	r3, [r7, #24]
 800f37a:	015a      	lsls	r2, r3, #5
 800f37c:	69fb      	ldr	r3, [r7, #28]
 800f37e:	4413      	add	r3, r2
 800f380:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	69ba      	ldr	r2, [r7, #24]
 800f388:	0151      	lsls	r1, r2, #5
 800f38a:	69fa      	ldr	r2, [r7, #28]
 800f38c:	440a      	add	r2, r1
 800f38e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f392:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f396:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f398:	68bb      	ldr	r3, [r7, #8]
 800f39a:	78db      	ldrb	r3, [r3, #3]
 800f39c:	2b01      	cmp	r3, #1
 800f39e:	d015      	beq.n	800f3cc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f3a0:	68bb      	ldr	r3, [r7, #8]
 800f3a2:	695b      	ldr	r3, [r3, #20]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	f000 8117 	beq.w	800f5d8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f3aa:	69fb      	ldr	r3, [r7, #28]
 800f3ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f3b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f3b2:	68bb      	ldr	r3, [r7, #8]
 800f3b4:	781b      	ldrb	r3, [r3, #0]
 800f3b6:	f003 030f 	and.w	r3, r3, #15
 800f3ba:	2101      	movs	r1, #1
 800f3bc:	fa01 f303 	lsl.w	r3, r1, r3
 800f3c0:	69f9      	ldr	r1, [r7, #28]
 800f3c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f3c6:	4313      	orrs	r3, r2
 800f3c8:	634b      	str	r3, [r1, #52]	; 0x34
 800f3ca:	e105      	b.n	800f5d8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f3cc:	69fb      	ldr	r3, [r7, #28]
 800f3ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f3d2:	689b      	ldr	r3, [r3, #8]
 800f3d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d110      	bne.n	800f3fe <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f3dc:	69bb      	ldr	r3, [r7, #24]
 800f3de:	015a      	lsls	r2, r3, #5
 800f3e0:	69fb      	ldr	r3, [r7, #28]
 800f3e2:	4413      	add	r3, r2
 800f3e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	69ba      	ldr	r2, [r7, #24]
 800f3ec:	0151      	lsls	r1, r2, #5
 800f3ee:	69fa      	ldr	r2, [r7, #28]
 800f3f0:	440a      	add	r2, r1
 800f3f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f3f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f3fa:	6013      	str	r3, [r2, #0]
 800f3fc:	e00f      	b.n	800f41e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f3fe:	69bb      	ldr	r3, [r7, #24]
 800f400:	015a      	lsls	r2, r3, #5
 800f402:	69fb      	ldr	r3, [r7, #28]
 800f404:	4413      	add	r3, r2
 800f406:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	69ba      	ldr	r2, [r7, #24]
 800f40e:	0151      	lsls	r1, r2, #5
 800f410:	69fa      	ldr	r2, [r7, #28]
 800f412:	440a      	add	r2, r1
 800f414:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f41c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	68d9      	ldr	r1, [r3, #12]
 800f422:	68bb      	ldr	r3, [r7, #8]
 800f424:	781a      	ldrb	r2, [r3, #0]
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	695b      	ldr	r3, [r3, #20]
 800f42a:	b298      	uxth	r0, r3
 800f42c:	79fb      	ldrb	r3, [r7, #7]
 800f42e:	9300      	str	r3, [sp, #0]
 800f430:	4603      	mov	r3, r0
 800f432:	68f8      	ldr	r0, [r7, #12]
 800f434:	f000 fa2b 	bl	800f88e <USB_WritePacket>
 800f438:	e0ce      	b.n	800f5d8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f43a:	69bb      	ldr	r3, [r7, #24]
 800f43c:	015a      	lsls	r2, r3, #5
 800f43e:	69fb      	ldr	r3, [r7, #28]
 800f440:	4413      	add	r3, r2
 800f442:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f446:	691b      	ldr	r3, [r3, #16]
 800f448:	69ba      	ldr	r2, [r7, #24]
 800f44a:	0151      	lsls	r1, r2, #5
 800f44c:	69fa      	ldr	r2, [r7, #28]
 800f44e:	440a      	add	r2, r1
 800f450:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f454:	0cdb      	lsrs	r3, r3, #19
 800f456:	04db      	lsls	r3, r3, #19
 800f458:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f45a:	69bb      	ldr	r3, [r7, #24]
 800f45c:	015a      	lsls	r2, r3, #5
 800f45e:	69fb      	ldr	r3, [r7, #28]
 800f460:	4413      	add	r3, r2
 800f462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f466:	691b      	ldr	r3, [r3, #16]
 800f468:	69ba      	ldr	r2, [r7, #24]
 800f46a:	0151      	lsls	r1, r2, #5
 800f46c:	69fa      	ldr	r2, [r7, #28]
 800f46e:	440a      	add	r2, r1
 800f470:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f474:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f478:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f47c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	695b      	ldr	r3, [r3, #20]
 800f482:	2b00      	cmp	r3, #0
 800f484:	d126      	bne.n	800f4d4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f486:	69bb      	ldr	r3, [r7, #24]
 800f488:	015a      	lsls	r2, r3, #5
 800f48a:	69fb      	ldr	r3, [r7, #28]
 800f48c:	4413      	add	r3, r2
 800f48e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f492:	691a      	ldr	r2, [r3, #16]
 800f494:	68bb      	ldr	r3, [r7, #8]
 800f496:	689b      	ldr	r3, [r3, #8]
 800f498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f49c:	69b9      	ldr	r1, [r7, #24]
 800f49e:	0148      	lsls	r0, r1, #5
 800f4a0:	69f9      	ldr	r1, [r7, #28]
 800f4a2:	4401      	add	r1, r0
 800f4a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f4a8:	4313      	orrs	r3, r2
 800f4aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f4ac:	69bb      	ldr	r3, [r7, #24]
 800f4ae:	015a      	lsls	r2, r3, #5
 800f4b0:	69fb      	ldr	r3, [r7, #28]
 800f4b2:	4413      	add	r3, r2
 800f4b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4b8:	691b      	ldr	r3, [r3, #16]
 800f4ba:	69ba      	ldr	r2, [r7, #24]
 800f4bc:	0151      	lsls	r1, r2, #5
 800f4be:	69fa      	ldr	r2, [r7, #28]
 800f4c0:	440a      	add	r2, r1
 800f4c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f4c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f4ca:	6113      	str	r3, [r2, #16]
 800f4cc:	e036      	b.n	800f53c <USB_EPStartXfer+0x3dc>
 800f4ce:	bf00      	nop
 800f4d0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f4d4:	68bb      	ldr	r3, [r7, #8]
 800f4d6:	695a      	ldr	r2, [r3, #20]
 800f4d8:	68bb      	ldr	r3, [r7, #8]
 800f4da:	689b      	ldr	r3, [r3, #8]
 800f4dc:	4413      	add	r3, r2
 800f4de:	1e5a      	subs	r2, r3, #1
 800f4e0:	68bb      	ldr	r3, [r7, #8]
 800f4e2:	689b      	ldr	r3, [r3, #8]
 800f4e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4e8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f4ea:	69bb      	ldr	r3, [r7, #24]
 800f4ec:	015a      	lsls	r2, r3, #5
 800f4ee:	69fb      	ldr	r3, [r7, #28]
 800f4f0:	4413      	add	r3, r2
 800f4f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4f6:	691a      	ldr	r2, [r3, #16]
 800f4f8:	8afb      	ldrh	r3, [r7, #22]
 800f4fa:	04d9      	lsls	r1, r3, #19
 800f4fc:	4b39      	ldr	r3, [pc, #228]	; (800f5e4 <USB_EPStartXfer+0x484>)
 800f4fe:	400b      	ands	r3, r1
 800f500:	69b9      	ldr	r1, [r7, #24]
 800f502:	0148      	lsls	r0, r1, #5
 800f504:	69f9      	ldr	r1, [r7, #28]
 800f506:	4401      	add	r1, r0
 800f508:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f50c:	4313      	orrs	r3, r2
 800f50e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f510:	69bb      	ldr	r3, [r7, #24]
 800f512:	015a      	lsls	r2, r3, #5
 800f514:	69fb      	ldr	r3, [r7, #28]
 800f516:	4413      	add	r3, r2
 800f518:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f51c:	691a      	ldr	r2, [r3, #16]
 800f51e:	68bb      	ldr	r3, [r7, #8]
 800f520:	689b      	ldr	r3, [r3, #8]
 800f522:	8af9      	ldrh	r1, [r7, #22]
 800f524:	fb01 f303 	mul.w	r3, r1, r3
 800f528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f52c:	69b9      	ldr	r1, [r7, #24]
 800f52e:	0148      	lsls	r0, r1, #5
 800f530:	69f9      	ldr	r1, [r7, #28]
 800f532:	4401      	add	r1, r0
 800f534:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f538:	4313      	orrs	r3, r2
 800f53a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f53c:	79fb      	ldrb	r3, [r7, #7]
 800f53e:	2b01      	cmp	r3, #1
 800f540:	d10d      	bne.n	800f55e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f542:	68bb      	ldr	r3, [r7, #8]
 800f544:	68db      	ldr	r3, [r3, #12]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d009      	beq.n	800f55e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f54a:	68bb      	ldr	r3, [r7, #8]
 800f54c:	68d9      	ldr	r1, [r3, #12]
 800f54e:	69bb      	ldr	r3, [r7, #24]
 800f550:	015a      	lsls	r2, r3, #5
 800f552:	69fb      	ldr	r3, [r7, #28]
 800f554:	4413      	add	r3, r2
 800f556:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f55a:	460a      	mov	r2, r1
 800f55c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f55e:	68bb      	ldr	r3, [r7, #8]
 800f560:	78db      	ldrb	r3, [r3, #3]
 800f562:	2b01      	cmp	r3, #1
 800f564:	d128      	bne.n	800f5b8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f566:	69fb      	ldr	r3, [r7, #28]
 800f568:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f56c:	689b      	ldr	r3, [r3, #8]
 800f56e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f572:	2b00      	cmp	r3, #0
 800f574:	d110      	bne.n	800f598 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f576:	69bb      	ldr	r3, [r7, #24]
 800f578:	015a      	lsls	r2, r3, #5
 800f57a:	69fb      	ldr	r3, [r7, #28]
 800f57c:	4413      	add	r3, r2
 800f57e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	69ba      	ldr	r2, [r7, #24]
 800f586:	0151      	lsls	r1, r2, #5
 800f588:	69fa      	ldr	r2, [r7, #28]
 800f58a:	440a      	add	r2, r1
 800f58c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f590:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f594:	6013      	str	r3, [r2, #0]
 800f596:	e00f      	b.n	800f5b8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f598:	69bb      	ldr	r3, [r7, #24]
 800f59a:	015a      	lsls	r2, r3, #5
 800f59c:	69fb      	ldr	r3, [r7, #28]
 800f59e:	4413      	add	r3, r2
 800f5a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	69ba      	ldr	r2, [r7, #24]
 800f5a8:	0151      	lsls	r1, r2, #5
 800f5aa:	69fa      	ldr	r2, [r7, #28]
 800f5ac:	440a      	add	r2, r1
 800f5ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f5b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f5b6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f5b8:	69bb      	ldr	r3, [r7, #24]
 800f5ba:	015a      	lsls	r2, r3, #5
 800f5bc:	69fb      	ldr	r3, [r7, #28]
 800f5be:	4413      	add	r3, r2
 800f5c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	69ba      	ldr	r2, [r7, #24]
 800f5c8:	0151      	lsls	r1, r2, #5
 800f5ca:	69fa      	ldr	r2, [r7, #28]
 800f5cc:	440a      	add	r2, r1
 800f5ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f5d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f5d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f5d8:	2300      	movs	r3, #0
}
 800f5da:	4618      	mov	r0, r3
 800f5dc:	3720      	adds	r7, #32
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	bd80      	pop	{r7, pc}
 800f5e2:	bf00      	nop
 800f5e4:	1ff80000 	.word	0x1ff80000

0800f5e8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f5e8:	b480      	push	{r7}
 800f5ea:	b087      	sub	sp, #28
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	60f8      	str	r0, [r7, #12]
 800f5f0:	60b9      	str	r1, [r7, #8]
 800f5f2:	4613      	mov	r3, r2
 800f5f4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800f5fa:	68bb      	ldr	r3, [r7, #8]
 800f5fc:	781b      	ldrb	r3, [r3, #0]
 800f5fe:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f600:	68bb      	ldr	r3, [r7, #8]
 800f602:	785b      	ldrb	r3, [r3, #1]
 800f604:	2b01      	cmp	r3, #1
 800f606:	f040 80cd 	bne.w	800f7a4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f60a:	68bb      	ldr	r3, [r7, #8]
 800f60c:	695b      	ldr	r3, [r3, #20]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d132      	bne.n	800f678 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f612:	693b      	ldr	r3, [r7, #16]
 800f614:	015a      	lsls	r2, r3, #5
 800f616:	697b      	ldr	r3, [r7, #20]
 800f618:	4413      	add	r3, r2
 800f61a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f61e:	691b      	ldr	r3, [r3, #16]
 800f620:	693a      	ldr	r2, [r7, #16]
 800f622:	0151      	lsls	r1, r2, #5
 800f624:	697a      	ldr	r2, [r7, #20]
 800f626:	440a      	add	r2, r1
 800f628:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f62c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f630:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f634:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f636:	693b      	ldr	r3, [r7, #16]
 800f638:	015a      	lsls	r2, r3, #5
 800f63a:	697b      	ldr	r3, [r7, #20]
 800f63c:	4413      	add	r3, r2
 800f63e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f642:	691b      	ldr	r3, [r3, #16]
 800f644:	693a      	ldr	r2, [r7, #16]
 800f646:	0151      	lsls	r1, r2, #5
 800f648:	697a      	ldr	r2, [r7, #20]
 800f64a:	440a      	add	r2, r1
 800f64c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f650:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f654:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f656:	693b      	ldr	r3, [r7, #16]
 800f658:	015a      	lsls	r2, r3, #5
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	4413      	add	r3, r2
 800f65e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f662:	691b      	ldr	r3, [r3, #16]
 800f664:	693a      	ldr	r2, [r7, #16]
 800f666:	0151      	lsls	r1, r2, #5
 800f668:	697a      	ldr	r2, [r7, #20]
 800f66a:	440a      	add	r2, r1
 800f66c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f670:	0cdb      	lsrs	r3, r3, #19
 800f672:	04db      	lsls	r3, r3, #19
 800f674:	6113      	str	r3, [r2, #16]
 800f676:	e04e      	b.n	800f716 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f678:	693b      	ldr	r3, [r7, #16]
 800f67a:	015a      	lsls	r2, r3, #5
 800f67c:	697b      	ldr	r3, [r7, #20]
 800f67e:	4413      	add	r3, r2
 800f680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f684:	691b      	ldr	r3, [r3, #16]
 800f686:	693a      	ldr	r2, [r7, #16]
 800f688:	0151      	lsls	r1, r2, #5
 800f68a:	697a      	ldr	r2, [r7, #20]
 800f68c:	440a      	add	r2, r1
 800f68e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f692:	0cdb      	lsrs	r3, r3, #19
 800f694:	04db      	lsls	r3, r3, #19
 800f696:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f698:	693b      	ldr	r3, [r7, #16]
 800f69a:	015a      	lsls	r2, r3, #5
 800f69c:	697b      	ldr	r3, [r7, #20]
 800f69e:	4413      	add	r3, r2
 800f6a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6a4:	691b      	ldr	r3, [r3, #16]
 800f6a6:	693a      	ldr	r2, [r7, #16]
 800f6a8:	0151      	lsls	r1, r2, #5
 800f6aa:	697a      	ldr	r2, [r7, #20]
 800f6ac:	440a      	add	r2, r1
 800f6ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f6b2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f6b6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f6ba:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800f6bc:	68bb      	ldr	r3, [r7, #8]
 800f6be:	695a      	ldr	r2, [r3, #20]
 800f6c0:	68bb      	ldr	r3, [r7, #8]
 800f6c2:	689b      	ldr	r3, [r3, #8]
 800f6c4:	429a      	cmp	r2, r3
 800f6c6:	d903      	bls.n	800f6d0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	689a      	ldr	r2, [r3, #8]
 800f6cc:	68bb      	ldr	r3, [r7, #8]
 800f6ce:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f6d0:	693b      	ldr	r3, [r7, #16]
 800f6d2:	015a      	lsls	r2, r3, #5
 800f6d4:	697b      	ldr	r3, [r7, #20]
 800f6d6:	4413      	add	r3, r2
 800f6d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6dc:	691b      	ldr	r3, [r3, #16]
 800f6de:	693a      	ldr	r2, [r7, #16]
 800f6e0:	0151      	lsls	r1, r2, #5
 800f6e2:	697a      	ldr	r2, [r7, #20]
 800f6e4:	440a      	add	r2, r1
 800f6e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f6ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f6ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f6f0:	693b      	ldr	r3, [r7, #16]
 800f6f2:	015a      	lsls	r2, r3, #5
 800f6f4:	697b      	ldr	r3, [r7, #20]
 800f6f6:	4413      	add	r3, r2
 800f6f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6fc:	691a      	ldr	r2, [r3, #16]
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	695b      	ldr	r3, [r3, #20]
 800f702:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f706:	6939      	ldr	r1, [r7, #16]
 800f708:	0148      	lsls	r0, r1, #5
 800f70a:	6979      	ldr	r1, [r7, #20]
 800f70c:	4401      	add	r1, r0
 800f70e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f712:	4313      	orrs	r3, r2
 800f714:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f716:	79fb      	ldrb	r3, [r7, #7]
 800f718:	2b01      	cmp	r3, #1
 800f71a:	d11e      	bne.n	800f75a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f71c:	68bb      	ldr	r3, [r7, #8]
 800f71e:	691b      	ldr	r3, [r3, #16]
 800f720:	2b00      	cmp	r3, #0
 800f722:	d009      	beq.n	800f738 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f724:	693b      	ldr	r3, [r7, #16]
 800f726:	015a      	lsls	r2, r3, #5
 800f728:	697b      	ldr	r3, [r7, #20]
 800f72a:	4413      	add	r3, r2
 800f72c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f730:	461a      	mov	r2, r3
 800f732:	68bb      	ldr	r3, [r7, #8]
 800f734:	691b      	ldr	r3, [r3, #16]
 800f736:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f738:	693b      	ldr	r3, [r7, #16]
 800f73a:	015a      	lsls	r2, r3, #5
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	4413      	add	r3, r2
 800f740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	693a      	ldr	r2, [r7, #16]
 800f748:	0151      	lsls	r1, r2, #5
 800f74a:	697a      	ldr	r2, [r7, #20]
 800f74c:	440a      	add	r2, r1
 800f74e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f752:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f756:	6013      	str	r3, [r2, #0]
 800f758:	e092      	b.n	800f880 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f75a:	693b      	ldr	r3, [r7, #16]
 800f75c:	015a      	lsls	r2, r3, #5
 800f75e:	697b      	ldr	r3, [r7, #20]
 800f760:	4413      	add	r3, r2
 800f762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	693a      	ldr	r2, [r7, #16]
 800f76a:	0151      	lsls	r1, r2, #5
 800f76c:	697a      	ldr	r2, [r7, #20]
 800f76e:	440a      	add	r2, r1
 800f770:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f774:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f778:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	695b      	ldr	r3, [r3, #20]
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d07e      	beq.n	800f880 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f782:	697b      	ldr	r3, [r7, #20]
 800f784:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f788:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	781b      	ldrb	r3, [r3, #0]
 800f78e:	f003 030f 	and.w	r3, r3, #15
 800f792:	2101      	movs	r1, #1
 800f794:	fa01 f303 	lsl.w	r3, r1, r3
 800f798:	6979      	ldr	r1, [r7, #20]
 800f79a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f79e:	4313      	orrs	r3, r2
 800f7a0:	634b      	str	r3, [r1, #52]	; 0x34
 800f7a2:	e06d      	b.n	800f880 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	015a      	lsls	r2, r3, #5
 800f7a8:	697b      	ldr	r3, [r7, #20]
 800f7aa:	4413      	add	r3, r2
 800f7ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7b0:	691b      	ldr	r3, [r3, #16]
 800f7b2:	693a      	ldr	r2, [r7, #16]
 800f7b4:	0151      	lsls	r1, r2, #5
 800f7b6:	697a      	ldr	r2, [r7, #20]
 800f7b8:	440a      	add	r2, r1
 800f7ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f7be:	0cdb      	lsrs	r3, r3, #19
 800f7c0:	04db      	lsls	r3, r3, #19
 800f7c2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	015a      	lsls	r2, r3, #5
 800f7c8:	697b      	ldr	r3, [r7, #20]
 800f7ca:	4413      	add	r3, r2
 800f7cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7d0:	691b      	ldr	r3, [r3, #16]
 800f7d2:	693a      	ldr	r2, [r7, #16]
 800f7d4:	0151      	lsls	r1, r2, #5
 800f7d6:	697a      	ldr	r2, [r7, #20]
 800f7d8:	440a      	add	r2, r1
 800f7da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f7de:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f7e2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f7e6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800f7e8:	68bb      	ldr	r3, [r7, #8]
 800f7ea:	695b      	ldr	r3, [r3, #20]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d003      	beq.n	800f7f8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800f7f0:	68bb      	ldr	r3, [r7, #8]
 800f7f2:	689a      	ldr	r2, [r3, #8]
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f7f8:	693b      	ldr	r3, [r7, #16]
 800f7fa:	015a      	lsls	r2, r3, #5
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	4413      	add	r3, r2
 800f800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f804:	691b      	ldr	r3, [r3, #16]
 800f806:	693a      	ldr	r2, [r7, #16]
 800f808:	0151      	lsls	r1, r2, #5
 800f80a:	697a      	ldr	r2, [r7, #20]
 800f80c:	440a      	add	r2, r1
 800f80e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f812:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f816:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800f818:	693b      	ldr	r3, [r7, #16]
 800f81a:	015a      	lsls	r2, r3, #5
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	4413      	add	r3, r2
 800f820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f824:	691a      	ldr	r2, [r3, #16]
 800f826:	68bb      	ldr	r3, [r7, #8]
 800f828:	689b      	ldr	r3, [r3, #8]
 800f82a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f82e:	6939      	ldr	r1, [r7, #16]
 800f830:	0148      	lsls	r0, r1, #5
 800f832:	6979      	ldr	r1, [r7, #20]
 800f834:	4401      	add	r1, r0
 800f836:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f83a:	4313      	orrs	r3, r2
 800f83c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800f83e:	79fb      	ldrb	r3, [r7, #7]
 800f840:	2b01      	cmp	r3, #1
 800f842:	d10d      	bne.n	800f860 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	68db      	ldr	r3, [r3, #12]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d009      	beq.n	800f860 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f84c:	68bb      	ldr	r3, [r7, #8]
 800f84e:	68d9      	ldr	r1, [r3, #12]
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	015a      	lsls	r2, r3, #5
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	4413      	add	r3, r2
 800f858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f85c:	460a      	mov	r2, r1
 800f85e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f860:	693b      	ldr	r3, [r7, #16]
 800f862:	015a      	lsls	r2, r3, #5
 800f864:	697b      	ldr	r3, [r7, #20]
 800f866:	4413      	add	r3, r2
 800f868:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	693a      	ldr	r2, [r7, #16]
 800f870:	0151      	lsls	r1, r2, #5
 800f872:	697a      	ldr	r2, [r7, #20]
 800f874:	440a      	add	r2, r1
 800f876:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f87a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f87e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f880:	2300      	movs	r3, #0
}
 800f882:	4618      	mov	r0, r3
 800f884:	371c      	adds	r7, #28
 800f886:	46bd      	mov	sp, r7
 800f888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88c:	4770      	bx	lr

0800f88e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f88e:	b480      	push	{r7}
 800f890:	b089      	sub	sp, #36	; 0x24
 800f892:	af00      	add	r7, sp, #0
 800f894:	60f8      	str	r0, [r7, #12]
 800f896:	60b9      	str	r1, [r7, #8]
 800f898:	4611      	mov	r1, r2
 800f89a:	461a      	mov	r2, r3
 800f89c:	460b      	mov	r3, r1
 800f89e:	71fb      	strb	r3, [r7, #7]
 800f8a0:	4613      	mov	r3, r2
 800f8a2:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800f8ac:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d11a      	bne.n	800f8ea <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800f8b4:	88bb      	ldrh	r3, [r7, #4]
 800f8b6:	3303      	adds	r3, #3
 800f8b8:	089b      	lsrs	r3, r3, #2
 800f8ba:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800f8bc:	2300      	movs	r3, #0
 800f8be:	61bb      	str	r3, [r7, #24]
 800f8c0:	e00f      	b.n	800f8e2 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f8c2:	79fb      	ldrb	r3, [r7, #7]
 800f8c4:	031a      	lsls	r2, r3, #12
 800f8c6:	697b      	ldr	r3, [r7, #20]
 800f8c8:	4413      	add	r3, r2
 800f8ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f8ce:	461a      	mov	r2, r3
 800f8d0:	69fb      	ldr	r3, [r7, #28]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	6013      	str	r3, [r2, #0]
      pSrc++;
 800f8d6:	69fb      	ldr	r3, [r7, #28]
 800f8d8:	3304      	adds	r3, #4
 800f8da:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800f8dc:	69bb      	ldr	r3, [r7, #24]
 800f8de:	3301      	adds	r3, #1
 800f8e0:	61bb      	str	r3, [r7, #24]
 800f8e2:	69ba      	ldr	r2, [r7, #24]
 800f8e4:	693b      	ldr	r3, [r7, #16]
 800f8e6:	429a      	cmp	r2, r3
 800f8e8:	d3eb      	bcc.n	800f8c2 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800f8ea:	2300      	movs	r3, #0
}
 800f8ec:	4618      	mov	r0, r3
 800f8ee:	3724      	adds	r7, #36	; 0x24
 800f8f0:	46bd      	mov	sp, r7
 800f8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f6:	4770      	bx	lr

0800f8f8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f8f8:	b480      	push	{r7}
 800f8fa:	b089      	sub	sp, #36	; 0x24
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	60f8      	str	r0, [r7, #12]
 800f900:	60b9      	str	r1, [r7, #8]
 800f902:	4613      	mov	r3, r2
 800f904:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800f90a:	68bb      	ldr	r3, [r7, #8]
 800f90c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800f90e:	88fb      	ldrh	r3, [r7, #6]
 800f910:	3303      	adds	r3, #3
 800f912:	089b      	lsrs	r3, r3, #2
 800f914:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800f916:	2300      	movs	r3, #0
 800f918:	61bb      	str	r3, [r7, #24]
 800f91a:	e00b      	b.n	800f934 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f91c:	697b      	ldr	r3, [r7, #20]
 800f91e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f922:	681a      	ldr	r2, [r3, #0]
 800f924:	69fb      	ldr	r3, [r7, #28]
 800f926:	601a      	str	r2, [r3, #0]
    pDest++;
 800f928:	69fb      	ldr	r3, [r7, #28]
 800f92a:	3304      	adds	r3, #4
 800f92c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800f92e:	69bb      	ldr	r3, [r7, #24]
 800f930:	3301      	adds	r3, #1
 800f932:	61bb      	str	r3, [r7, #24]
 800f934:	69ba      	ldr	r2, [r7, #24]
 800f936:	693b      	ldr	r3, [r7, #16]
 800f938:	429a      	cmp	r2, r3
 800f93a:	d3ef      	bcc.n	800f91c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800f93c:	69fb      	ldr	r3, [r7, #28]
}
 800f93e:	4618      	mov	r0, r3
 800f940:	3724      	adds	r7, #36	; 0x24
 800f942:	46bd      	mov	sp, r7
 800f944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f948:	4770      	bx	lr

0800f94a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f94a:	b480      	push	{r7}
 800f94c:	b085      	sub	sp, #20
 800f94e:	af00      	add	r7, sp, #0
 800f950:	6078      	str	r0, [r7, #4]
 800f952:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f958:	683b      	ldr	r3, [r7, #0]
 800f95a:	781b      	ldrb	r3, [r3, #0]
 800f95c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f95e:	683b      	ldr	r3, [r7, #0]
 800f960:	785b      	ldrb	r3, [r3, #1]
 800f962:	2b01      	cmp	r3, #1
 800f964:	d12c      	bne.n	800f9c0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f966:	68bb      	ldr	r3, [r7, #8]
 800f968:	015a      	lsls	r2, r3, #5
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	4413      	add	r3, r2
 800f96e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	2b00      	cmp	r3, #0
 800f976:	db12      	blt.n	800f99e <USB_EPSetStall+0x54>
 800f978:	68bb      	ldr	r3, [r7, #8]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d00f      	beq.n	800f99e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f97e:	68bb      	ldr	r3, [r7, #8]
 800f980:	015a      	lsls	r2, r3, #5
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	4413      	add	r3, r2
 800f986:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	68ba      	ldr	r2, [r7, #8]
 800f98e:	0151      	lsls	r1, r2, #5
 800f990:	68fa      	ldr	r2, [r7, #12]
 800f992:	440a      	add	r2, r1
 800f994:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f998:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f99c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f99e:	68bb      	ldr	r3, [r7, #8]
 800f9a0:	015a      	lsls	r2, r3, #5
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	4413      	add	r3, r2
 800f9a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	68ba      	ldr	r2, [r7, #8]
 800f9ae:	0151      	lsls	r1, r2, #5
 800f9b0:	68fa      	ldr	r2, [r7, #12]
 800f9b2:	440a      	add	r2, r1
 800f9b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f9b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f9bc:	6013      	str	r3, [r2, #0]
 800f9be:	e02b      	b.n	800fa18 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f9c0:	68bb      	ldr	r3, [r7, #8]
 800f9c2:	015a      	lsls	r2, r3, #5
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	4413      	add	r3, r2
 800f9c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	db12      	blt.n	800f9f8 <USB_EPSetStall+0xae>
 800f9d2:	68bb      	ldr	r3, [r7, #8]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d00f      	beq.n	800f9f8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	015a      	lsls	r2, r3, #5
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	4413      	add	r3, r2
 800f9e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	68ba      	ldr	r2, [r7, #8]
 800f9e8:	0151      	lsls	r1, r2, #5
 800f9ea:	68fa      	ldr	r2, [r7, #12]
 800f9ec:	440a      	add	r2, r1
 800f9ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f9f2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f9f6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f9f8:	68bb      	ldr	r3, [r7, #8]
 800f9fa:	015a      	lsls	r2, r3, #5
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	4413      	add	r3, r2
 800fa00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	68ba      	ldr	r2, [r7, #8]
 800fa08:	0151      	lsls	r1, r2, #5
 800fa0a:	68fa      	ldr	r2, [r7, #12]
 800fa0c:	440a      	add	r2, r1
 800fa0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fa12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fa16:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fa18:	2300      	movs	r3, #0
}
 800fa1a:	4618      	mov	r0, r3
 800fa1c:	3714      	adds	r7, #20
 800fa1e:	46bd      	mov	sp, r7
 800fa20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa24:	4770      	bx	lr

0800fa26 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fa26:	b480      	push	{r7}
 800fa28:	b085      	sub	sp, #20
 800fa2a:	af00      	add	r7, sp, #0
 800fa2c:	6078      	str	r0, [r7, #4]
 800fa2e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	781b      	ldrb	r3, [r3, #0]
 800fa38:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	785b      	ldrb	r3, [r3, #1]
 800fa3e:	2b01      	cmp	r3, #1
 800fa40:	d128      	bne.n	800fa94 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800fa42:	68bb      	ldr	r3, [r7, #8]
 800fa44:	015a      	lsls	r2, r3, #5
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	4413      	add	r3, r2
 800fa4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	68ba      	ldr	r2, [r7, #8]
 800fa52:	0151      	lsls	r1, r2, #5
 800fa54:	68fa      	ldr	r2, [r7, #12]
 800fa56:	440a      	add	r2, r1
 800fa58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fa60:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	78db      	ldrb	r3, [r3, #3]
 800fa66:	2b03      	cmp	r3, #3
 800fa68:	d003      	beq.n	800fa72 <USB_EPClearStall+0x4c>
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	78db      	ldrb	r3, [r3, #3]
 800fa6e:	2b02      	cmp	r3, #2
 800fa70:	d138      	bne.n	800fae4 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fa72:	68bb      	ldr	r3, [r7, #8]
 800fa74:	015a      	lsls	r2, r3, #5
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	4413      	add	r3, r2
 800fa7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	68ba      	ldr	r2, [r7, #8]
 800fa82:	0151      	lsls	r1, r2, #5
 800fa84:	68fa      	ldr	r2, [r7, #12]
 800fa86:	440a      	add	r2, r1
 800fa88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fa90:	6013      	str	r3, [r2, #0]
 800fa92:	e027      	b.n	800fae4 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	015a      	lsls	r2, r3, #5
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	4413      	add	r3, r2
 800fa9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	68ba      	ldr	r2, [r7, #8]
 800faa4:	0151      	lsls	r1, r2, #5
 800faa6:	68fa      	ldr	r2, [r7, #12]
 800faa8:	440a      	add	r2, r1
 800faaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800faae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fab2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fab4:	683b      	ldr	r3, [r7, #0]
 800fab6:	78db      	ldrb	r3, [r3, #3]
 800fab8:	2b03      	cmp	r3, #3
 800faba:	d003      	beq.n	800fac4 <USB_EPClearStall+0x9e>
 800fabc:	683b      	ldr	r3, [r7, #0]
 800fabe:	78db      	ldrb	r3, [r3, #3]
 800fac0:	2b02      	cmp	r3, #2
 800fac2:	d10f      	bne.n	800fae4 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	015a      	lsls	r2, r3, #5
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	4413      	add	r3, r2
 800facc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	68ba      	ldr	r2, [r7, #8]
 800fad4:	0151      	lsls	r1, r2, #5
 800fad6:	68fa      	ldr	r2, [r7, #12]
 800fad8:	440a      	add	r2, r1
 800fada:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fae2:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800fae4:	2300      	movs	r3, #0
}
 800fae6:	4618      	mov	r0, r3
 800fae8:	3714      	adds	r7, #20
 800faea:	46bd      	mov	sp, r7
 800faec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf0:	4770      	bx	lr

0800faf2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800faf2:	b480      	push	{r7}
 800faf4:	b085      	sub	sp, #20
 800faf6:	af00      	add	r7, sp, #0
 800faf8:	6078      	str	r0, [r7, #4]
 800fafa:	460b      	mov	r3, r1
 800fafc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	68fa      	ldr	r2, [r7, #12]
 800fb0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb10:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800fb14:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb1c:	681a      	ldr	r2, [r3, #0]
 800fb1e:	78fb      	ldrb	r3, [r7, #3]
 800fb20:	011b      	lsls	r3, r3, #4
 800fb22:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800fb26:	68f9      	ldr	r1, [r7, #12]
 800fb28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb2c:	4313      	orrs	r3, r2
 800fb2e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800fb30:	2300      	movs	r3, #0
}
 800fb32:	4618      	mov	r0, r3
 800fb34:	3714      	adds	r7, #20
 800fb36:	46bd      	mov	sp, r7
 800fb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3c:	4770      	bx	lr

0800fb3e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800fb3e:	b480      	push	{r7}
 800fb40:	b085      	sub	sp, #20
 800fb42:	af00      	add	r7, sp, #0
 800fb44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	68fa      	ldr	r2, [r7, #12]
 800fb54:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fb58:	f023 0303 	bic.w	r3, r3, #3
 800fb5c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb64:	685b      	ldr	r3, [r3, #4]
 800fb66:	68fa      	ldr	r2, [r7, #12]
 800fb68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb6c:	f023 0302 	bic.w	r3, r3, #2
 800fb70:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fb72:	2300      	movs	r3, #0
}
 800fb74:	4618      	mov	r0, r3
 800fb76:	3714      	adds	r7, #20
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7e:	4770      	bx	lr

0800fb80 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800fb80:	b480      	push	{r7}
 800fb82:	b085      	sub	sp, #20
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	68fa      	ldr	r2, [r7, #12]
 800fb96:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fb9a:	f023 0303 	bic.w	r3, r3, #3
 800fb9e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fba6:	685b      	ldr	r3, [r3, #4]
 800fba8:	68fa      	ldr	r2, [r7, #12]
 800fbaa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fbae:	f043 0302 	orr.w	r3, r3, #2
 800fbb2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fbb4:	2300      	movs	r3, #0
}
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	3714      	adds	r7, #20
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc0:	4770      	bx	lr

0800fbc2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800fbc2:	b480      	push	{r7}
 800fbc4:	b085      	sub	sp, #20
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	695b      	ldr	r3, [r3, #20]
 800fbce:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	699b      	ldr	r3, [r3, #24]
 800fbd4:	68fa      	ldr	r2, [r7, #12]
 800fbd6:	4013      	ands	r3, r2
 800fbd8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800fbda:	68fb      	ldr	r3, [r7, #12]
}
 800fbdc:	4618      	mov	r0, r3
 800fbde:	3714      	adds	r7, #20
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe6:	4770      	bx	lr

0800fbe8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800fbe8:	b480      	push	{r7}
 800fbea:	b085      	sub	sp, #20
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fbfa:	699b      	ldr	r3, [r3, #24]
 800fbfc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc04:	69db      	ldr	r3, [r3, #28]
 800fc06:	68ba      	ldr	r2, [r7, #8]
 800fc08:	4013      	ands	r3, r2
 800fc0a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	0c1b      	lsrs	r3, r3, #16
}
 800fc10:	4618      	mov	r0, r3
 800fc12:	3714      	adds	r7, #20
 800fc14:	46bd      	mov	sp, r7
 800fc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1a:	4770      	bx	lr

0800fc1c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800fc1c:	b480      	push	{r7}
 800fc1e:	b085      	sub	sp, #20
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc2e:	699b      	ldr	r3, [r3, #24]
 800fc30:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc38:	69db      	ldr	r3, [r3, #28]
 800fc3a:	68ba      	ldr	r2, [r7, #8]
 800fc3c:	4013      	ands	r3, r2
 800fc3e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800fc40:	68bb      	ldr	r3, [r7, #8]
 800fc42:	b29b      	uxth	r3, r3
}
 800fc44:	4618      	mov	r0, r3
 800fc46:	3714      	adds	r7, #20
 800fc48:	46bd      	mov	sp, r7
 800fc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc4e:	4770      	bx	lr

0800fc50 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fc50:	b480      	push	{r7}
 800fc52:	b085      	sub	sp, #20
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
 800fc58:	460b      	mov	r3, r1
 800fc5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fc60:	78fb      	ldrb	r3, [r7, #3]
 800fc62:	015a      	lsls	r2, r3, #5
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	4413      	add	r3, r2
 800fc68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc6c:	689b      	ldr	r3, [r3, #8]
 800fc6e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc76:	695b      	ldr	r3, [r3, #20]
 800fc78:	68ba      	ldr	r2, [r7, #8]
 800fc7a:	4013      	ands	r3, r2
 800fc7c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fc7e:	68bb      	ldr	r3, [r7, #8]
}
 800fc80:	4618      	mov	r0, r3
 800fc82:	3714      	adds	r7, #20
 800fc84:	46bd      	mov	sp, r7
 800fc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc8a:	4770      	bx	lr

0800fc8c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	b087      	sub	sp, #28
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]
 800fc94:	460b      	mov	r3, r1
 800fc96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800fc9c:	697b      	ldr	r3, [r7, #20]
 800fc9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fca2:	691b      	ldr	r3, [r3, #16]
 800fca4:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fcac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fcae:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fcb0:	78fb      	ldrb	r3, [r7, #3]
 800fcb2:	f003 030f 	and.w	r3, r3, #15
 800fcb6:	68fa      	ldr	r2, [r7, #12]
 800fcb8:	fa22 f303 	lsr.w	r3, r2, r3
 800fcbc:	01db      	lsls	r3, r3, #7
 800fcbe:	b2db      	uxtb	r3, r3
 800fcc0:	693a      	ldr	r2, [r7, #16]
 800fcc2:	4313      	orrs	r3, r2
 800fcc4:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fcc6:	78fb      	ldrb	r3, [r7, #3]
 800fcc8:	015a      	lsls	r2, r3, #5
 800fcca:	697b      	ldr	r3, [r7, #20]
 800fccc:	4413      	add	r3, r2
 800fcce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fcd2:	689b      	ldr	r3, [r3, #8]
 800fcd4:	693a      	ldr	r2, [r7, #16]
 800fcd6:	4013      	ands	r3, r2
 800fcd8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fcda:	68bb      	ldr	r3, [r7, #8]
}
 800fcdc:	4618      	mov	r0, r3
 800fcde:	371c      	adds	r7, #28
 800fce0:	46bd      	mov	sp, r7
 800fce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce6:	4770      	bx	lr

0800fce8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800fce8:	b480      	push	{r7}
 800fcea:	b083      	sub	sp, #12
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	695b      	ldr	r3, [r3, #20]
 800fcf4:	f003 0301 	and.w	r3, r3, #1
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	370c      	adds	r7, #12
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd02:	4770      	bx	lr

0800fd04 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800fd04:	b480      	push	{r7}
 800fd06:	b085      	sub	sp, #20
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	68fa      	ldr	r2, [r7, #12]
 800fd1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd1e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800fd22:	f023 0307 	bic.w	r3, r3, #7
 800fd26:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd2e:	685b      	ldr	r3, [r3, #4]
 800fd30:	68fa      	ldr	r2, [r7, #12]
 800fd32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fd36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fd3a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fd3c:	2300      	movs	r3, #0
}
 800fd3e:	4618      	mov	r0, r3
 800fd40:	3714      	adds	r7, #20
 800fd42:	46bd      	mov	sp, r7
 800fd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd48:	4770      	bx	lr
	...

0800fd4c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800fd4c:	b480      	push	{r7}
 800fd4e:	b087      	sub	sp, #28
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	60f8      	str	r0, [r7, #12]
 800fd54:	460b      	mov	r3, r1
 800fd56:	607a      	str	r2, [r7, #4]
 800fd58:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	333c      	adds	r3, #60	; 0x3c
 800fd62:	3304      	adds	r3, #4
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fd68:	693b      	ldr	r3, [r7, #16]
 800fd6a:	4a26      	ldr	r2, [pc, #152]	; (800fe04 <USB_EP0_OutStart+0xb8>)
 800fd6c:	4293      	cmp	r3, r2
 800fd6e:	d90a      	bls.n	800fd86 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fd70:	697b      	ldr	r3, [r7, #20]
 800fd72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fd7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fd80:	d101      	bne.n	800fd86 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800fd82:	2300      	movs	r3, #0
 800fd84:	e037      	b.n	800fdf6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fd86:	697b      	ldr	r3, [r7, #20]
 800fd88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd8c:	461a      	mov	r2, r3
 800fd8e:	2300      	movs	r3, #0
 800fd90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fd92:	697b      	ldr	r3, [r7, #20]
 800fd94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd98:	691b      	ldr	r3, [r3, #16]
 800fd9a:	697a      	ldr	r2, [r7, #20]
 800fd9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fda0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fda4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fda6:	697b      	ldr	r3, [r7, #20]
 800fda8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdac:	691b      	ldr	r3, [r3, #16]
 800fdae:	697a      	ldr	r2, [r7, #20]
 800fdb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fdb4:	f043 0318 	orr.w	r3, r3, #24
 800fdb8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800fdba:	697b      	ldr	r3, [r7, #20]
 800fdbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdc0:	691b      	ldr	r3, [r3, #16]
 800fdc2:	697a      	ldr	r2, [r7, #20]
 800fdc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fdc8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800fdcc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800fdce:	7afb      	ldrb	r3, [r7, #11]
 800fdd0:	2b01      	cmp	r3, #1
 800fdd2:	d10f      	bne.n	800fdf4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fdd4:	697b      	ldr	r3, [r7, #20]
 800fdd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdda:	461a      	mov	r2, r3
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800fde0:	697b      	ldr	r3, [r7, #20]
 800fde2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	697a      	ldr	r2, [r7, #20]
 800fdea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fdee:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800fdf2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fdf4:	2300      	movs	r3, #0
}
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	371c      	adds	r7, #28
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe00:	4770      	bx	lr
 800fe02:	bf00      	nop
 800fe04:	4f54300a 	.word	0x4f54300a

0800fe08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800fe08:	b480      	push	{r7}
 800fe0a:	b085      	sub	sp, #20
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800fe10:	2300      	movs	r3, #0
 800fe12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	3301      	adds	r3, #1
 800fe18:	60fb      	str	r3, [r7, #12]
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	4a13      	ldr	r2, [pc, #76]	; (800fe6c <USB_CoreReset+0x64>)
 800fe1e:	4293      	cmp	r3, r2
 800fe20:	d901      	bls.n	800fe26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800fe22:	2303      	movs	r3, #3
 800fe24:	e01b      	b.n	800fe5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	691b      	ldr	r3, [r3, #16]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	daf2      	bge.n	800fe14 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800fe2e:	2300      	movs	r3, #0
 800fe30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	691b      	ldr	r3, [r3, #16]
 800fe36:	f043 0201 	orr.w	r2, r3, #1
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	3301      	adds	r3, #1
 800fe42:	60fb      	str	r3, [r7, #12]
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	4a09      	ldr	r2, [pc, #36]	; (800fe6c <USB_CoreReset+0x64>)
 800fe48:	4293      	cmp	r3, r2
 800fe4a:	d901      	bls.n	800fe50 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800fe4c:	2303      	movs	r3, #3
 800fe4e:	e006      	b.n	800fe5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	691b      	ldr	r3, [r3, #16]
 800fe54:	f003 0301 	and.w	r3, r3, #1
 800fe58:	2b01      	cmp	r3, #1
 800fe5a:	d0f0      	beq.n	800fe3e <USB_CoreReset+0x36>

  return HAL_OK;
 800fe5c:	2300      	movs	r3, #0
}
 800fe5e:	4618      	mov	r0, r3
 800fe60:	3714      	adds	r7, #20
 800fe62:	46bd      	mov	sp, r7
 800fe64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe68:	4770      	bx	lr
 800fe6a:	bf00      	nop
 800fe6c:	00030d40 	.word	0x00030d40

0800fe70 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b084      	sub	sp, #16
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	6078      	str	r0, [r7, #4]
 800fe78:	460b      	mov	r3, r1
 800fe7a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fe7c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800fe80:	f002 f9fc 	bl	801227c <malloc>
 800fe84:	4603      	mov	r3, r0
 800fe86:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d105      	bne.n	800fe9a <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	2200      	movs	r2, #0
 800fe92:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800fe96:	2302      	movs	r3, #2
 800fe98:	e066      	b.n	800ff68 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	68fa      	ldr	r2, [r7, #12]
 800fe9e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	7c1b      	ldrb	r3, [r3, #16]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d119      	bne.n	800fede <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800feaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800feae:	2202      	movs	r2, #2
 800feb0:	2181      	movs	r1, #129	; 0x81
 800feb2:	6878      	ldr	r0, [r7, #4]
 800feb4:	f002 f839 	bl	8011f2a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	2201      	movs	r2, #1
 800febc:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800febe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fec2:	2202      	movs	r2, #2
 800fec4:	2101      	movs	r1, #1
 800fec6:	6878      	ldr	r0, [r7, #4]
 800fec8:	f002 f82f 	bl	8011f2a <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	2201      	movs	r2, #1
 800fed0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2210      	movs	r2, #16
 800fed8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800fedc:	e016      	b.n	800ff0c <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fede:	2340      	movs	r3, #64	; 0x40
 800fee0:	2202      	movs	r2, #2
 800fee2:	2181      	movs	r1, #129	; 0x81
 800fee4:	6878      	ldr	r0, [r7, #4]
 800fee6:	f002 f820 	bl	8011f2a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	2201      	movs	r2, #1
 800feee:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fef0:	2340      	movs	r3, #64	; 0x40
 800fef2:	2202      	movs	r2, #2
 800fef4:	2101      	movs	r1, #1
 800fef6:	6878      	ldr	r0, [r7, #4]
 800fef8:	f002 f817 	bl	8011f2a <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	2201      	movs	r2, #1
 800ff00:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	2210      	movs	r2, #16
 800ff08:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ff0c:	2308      	movs	r3, #8
 800ff0e:	2203      	movs	r2, #3
 800ff10:	2182      	movs	r1, #130	; 0x82
 800ff12:	6878      	ldr	r0, [r7, #4]
 800ff14:	f002 f809 	bl	8011f2a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	2201      	movs	r2, #1
 800ff1c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	2200      	movs	r2, #0
 800ff36:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	7c1b      	ldrb	r3, [r3, #16]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d109      	bne.n	800ff56 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ff48:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ff4c:	2101      	movs	r1, #1
 800ff4e:	6878      	ldr	r0, [r7, #4]
 800ff50:	f002 f8da 	bl	8012108 <USBD_LL_PrepareReceive>
 800ff54:	e007      	b.n	800ff66 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ff5c:	2340      	movs	r3, #64	; 0x40
 800ff5e:	2101      	movs	r1, #1
 800ff60:	6878      	ldr	r0, [r7, #4]
 800ff62:	f002 f8d1 	bl	8012108 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ff66:	2300      	movs	r3, #0
}
 800ff68:	4618      	mov	r0, r3
 800ff6a:	3710      	adds	r7, #16
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	bd80      	pop	{r7, pc}

0800ff70 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ff70:	b580      	push	{r7, lr}
 800ff72:	b084      	sub	sp, #16
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
 800ff78:	460b      	mov	r3, r1
 800ff7a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ff80:	2181      	movs	r1, #129	; 0x81
 800ff82:	6878      	ldr	r0, [r7, #4]
 800ff84:	f001 fff7 	bl	8011f76 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ff8e:	2101      	movs	r1, #1
 800ff90:	6878      	ldr	r0, [r7, #4]
 800ff92:	f001 fff0 	bl	8011f76 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	2200      	movs	r2, #0
 800ff9a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ff9e:	2182      	movs	r1, #130	; 0x82
 800ffa0:	6878      	ldr	r0, [r7, #4]
 800ffa2:	f001 ffe8 	bl	8011f76 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	2200      	movs	r2, #0
 800ffb2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d00e      	beq.n	800ffde <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ffc6:	685b      	ldr	r3, [r3, #4]
 800ffc8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	f002 f95b 	bl	801228c <free>
    pdev->pClassData = NULL;
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	2200      	movs	r2, #0
 800ffda:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800ffde:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	3710      	adds	r7, #16
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	bd80      	pop	{r7, pc}

0800ffe8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b086      	sub	sp, #24
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
 800fff0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fff8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800fffa:	2300      	movs	r3, #0
 800fffc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800fffe:	2300      	movs	r3, #0
 8010000:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8010002:	2300      	movs	r3, #0
 8010004:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010006:	683b      	ldr	r3, [r7, #0]
 8010008:	781b      	ldrb	r3, [r3, #0]
 801000a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801000e:	2b00      	cmp	r3, #0
 8010010:	d03a      	beq.n	8010088 <USBD_CDC_Setup+0xa0>
 8010012:	2b20      	cmp	r3, #32
 8010014:	f040 8097 	bne.w	8010146 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	88db      	ldrh	r3, [r3, #6]
 801001c:	2b00      	cmp	r3, #0
 801001e:	d029      	beq.n	8010074 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8010020:	683b      	ldr	r3, [r7, #0]
 8010022:	781b      	ldrb	r3, [r3, #0]
 8010024:	b25b      	sxtb	r3, r3
 8010026:	2b00      	cmp	r3, #0
 8010028:	da11      	bge.n	801004e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010030:	689b      	ldr	r3, [r3, #8]
 8010032:	683a      	ldr	r2, [r7, #0]
 8010034:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8010036:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010038:	683a      	ldr	r2, [r7, #0]
 801003a:	88d2      	ldrh	r2, [r2, #6]
 801003c:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 801003e:	6939      	ldr	r1, [r7, #16]
 8010040:	683b      	ldr	r3, [r7, #0]
 8010042:	88db      	ldrh	r3, [r3, #6]
 8010044:	461a      	mov	r2, r3
 8010046:	6878      	ldr	r0, [r7, #4]
 8010048:	f001 fa9d 	bl	8011586 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 801004c:	e082      	b.n	8010154 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 801004e:	683b      	ldr	r3, [r7, #0]
 8010050:	785a      	ldrb	r2, [r3, #1]
 8010052:	693b      	ldr	r3, [r7, #16]
 8010054:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8010058:	683b      	ldr	r3, [r7, #0]
 801005a:	88db      	ldrh	r3, [r3, #6]
 801005c:	b2da      	uxtb	r2, r3
 801005e:	693b      	ldr	r3, [r7, #16]
 8010060:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8010064:	6939      	ldr	r1, [r7, #16]
 8010066:	683b      	ldr	r3, [r7, #0]
 8010068:	88db      	ldrh	r3, [r3, #6]
 801006a:	461a      	mov	r2, r3
 801006c:	6878      	ldr	r0, [r7, #4]
 801006e:	f001 fab6 	bl	80115de <USBD_CtlPrepareRx>
    break;
 8010072:	e06f      	b.n	8010154 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801007a:	689b      	ldr	r3, [r3, #8]
 801007c:	683a      	ldr	r2, [r7, #0]
 801007e:	7850      	ldrb	r0, [r2, #1]
 8010080:	2200      	movs	r2, #0
 8010082:	6839      	ldr	r1, [r7, #0]
 8010084:	4798      	blx	r3
    break;
 8010086:	e065      	b.n	8010154 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	785b      	ldrb	r3, [r3, #1]
 801008c:	2b0b      	cmp	r3, #11
 801008e:	d84f      	bhi.n	8010130 <USBD_CDC_Setup+0x148>
 8010090:	a201      	add	r2, pc, #4	; (adr r2, 8010098 <USBD_CDC_Setup+0xb0>)
 8010092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010096:	bf00      	nop
 8010098:	080100c9 	.word	0x080100c9
 801009c:	0801013f 	.word	0x0801013f
 80100a0:	08010131 	.word	0x08010131
 80100a4:	08010131 	.word	0x08010131
 80100a8:	08010131 	.word	0x08010131
 80100ac:	08010131 	.word	0x08010131
 80100b0:	08010131 	.word	0x08010131
 80100b4:	08010131 	.word	0x08010131
 80100b8:	08010131 	.word	0x08010131
 80100bc:	08010131 	.word	0x08010131
 80100c0:	080100f1 	.word	0x080100f1
 80100c4:	08010119 	.word	0x08010119
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80100ce:	2b03      	cmp	r3, #3
 80100d0:	d107      	bne.n	80100e2 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80100d2:	f107 030c 	add.w	r3, r7, #12
 80100d6:	2202      	movs	r2, #2
 80100d8:	4619      	mov	r1, r3
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f001 fa53 	bl	8011586 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80100e0:	e030      	b.n	8010144 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80100e2:	6839      	ldr	r1, [r7, #0]
 80100e4:	6878      	ldr	r0, [r7, #4]
 80100e6:	f001 f9dd 	bl	80114a4 <USBD_CtlError>
        ret = USBD_FAIL;
 80100ea:	2303      	movs	r3, #3
 80100ec:	75fb      	strb	r3, [r7, #23]
      break;
 80100ee:	e029      	b.n	8010144 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80100f6:	2b03      	cmp	r3, #3
 80100f8:	d107      	bne.n	801010a <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80100fa:	f107 030f 	add.w	r3, r7, #15
 80100fe:	2201      	movs	r2, #1
 8010100:	4619      	mov	r1, r3
 8010102:	6878      	ldr	r0, [r7, #4]
 8010104:	f001 fa3f 	bl	8011586 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8010108:	e01c      	b.n	8010144 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 801010a:	6839      	ldr	r1, [r7, #0]
 801010c:	6878      	ldr	r0, [r7, #4]
 801010e:	f001 f9c9 	bl	80114a4 <USBD_CtlError>
        ret = USBD_FAIL;
 8010112:	2303      	movs	r3, #3
 8010114:	75fb      	strb	r3, [r7, #23]
      break;
 8010116:	e015      	b.n	8010144 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801011e:	2b03      	cmp	r3, #3
 8010120:	d00f      	beq.n	8010142 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8010122:	6839      	ldr	r1, [r7, #0]
 8010124:	6878      	ldr	r0, [r7, #4]
 8010126:	f001 f9bd 	bl	80114a4 <USBD_CtlError>
        ret = USBD_FAIL;
 801012a:	2303      	movs	r3, #3
 801012c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 801012e:	e008      	b.n	8010142 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8010130:	6839      	ldr	r1, [r7, #0]
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f001 f9b6 	bl	80114a4 <USBD_CtlError>
      ret = USBD_FAIL;
 8010138:	2303      	movs	r3, #3
 801013a:	75fb      	strb	r3, [r7, #23]
      break;
 801013c:	e002      	b.n	8010144 <USBD_CDC_Setup+0x15c>
      break;
 801013e:	bf00      	nop
 8010140:	e008      	b.n	8010154 <USBD_CDC_Setup+0x16c>
      break;
 8010142:	bf00      	nop
    }
    break;
 8010144:	e006      	b.n	8010154 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8010146:	6839      	ldr	r1, [r7, #0]
 8010148:	6878      	ldr	r0, [r7, #4]
 801014a:	f001 f9ab 	bl	80114a4 <USBD_CtlError>
    ret = USBD_FAIL;
 801014e:	2303      	movs	r3, #3
 8010150:	75fb      	strb	r3, [r7, #23]
    break;
 8010152:	bf00      	nop
  }

  return (uint8_t)ret;
 8010154:	7dfb      	ldrb	r3, [r7, #23]
}
 8010156:	4618      	mov	r0, r3
 8010158:	3718      	adds	r7, #24
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}
 801015e:	bf00      	nop

08010160 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010160:	b580      	push	{r7, lr}
 8010162:	b084      	sub	sp, #16
 8010164:	af00      	add	r7, sp, #0
 8010166:	6078      	str	r0, [r7, #4]
 8010168:	460b      	mov	r3, r1
 801016a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010172:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801017a:	2b00      	cmp	r3, #0
 801017c:	d101      	bne.n	8010182 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801017e:	2303      	movs	r3, #3
 8010180:	e049      	b.n	8010216 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010188:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801018a:	78fa      	ldrb	r2, [r7, #3]
 801018c:	6879      	ldr	r1, [r7, #4]
 801018e:	4613      	mov	r3, r2
 8010190:	009b      	lsls	r3, r3, #2
 8010192:	4413      	add	r3, r2
 8010194:	009b      	lsls	r3, r3, #2
 8010196:	440b      	add	r3, r1
 8010198:	3318      	adds	r3, #24
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d029      	beq.n	80101f4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80101a0:	78fa      	ldrb	r2, [r7, #3]
 80101a2:	6879      	ldr	r1, [r7, #4]
 80101a4:	4613      	mov	r3, r2
 80101a6:	009b      	lsls	r3, r3, #2
 80101a8:	4413      	add	r3, r2
 80101aa:	009b      	lsls	r3, r3, #2
 80101ac:	440b      	add	r3, r1
 80101ae:	3318      	adds	r3, #24
 80101b0:	681a      	ldr	r2, [r3, #0]
 80101b2:	78f9      	ldrb	r1, [r7, #3]
 80101b4:	68f8      	ldr	r0, [r7, #12]
 80101b6:	460b      	mov	r3, r1
 80101b8:	00db      	lsls	r3, r3, #3
 80101ba:	1a5b      	subs	r3, r3, r1
 80101bc:	009b      	lsls	r3, r3, #2
 80101be:	4403      	add	r3, r0
 80101c0:	3344      	adds	r3, #68	; 0x44
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	fbb2 f1f3 	udiv	r1, r2, r3
 80101c8:	fb03 f301 	mul.w	r3, r3, r1
 80101cc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d110      	bne.n	80101f4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80101d2:	78fa      	ldrb	r2, [r7, #3]
 80101d4:	6879      	ldr	r1, [r7, #4]
 80101d6:	4613      	mov	r3, r2
 80101d8:	009b      	lsls	r3, r3, #2
 80101da:	4413      	add	r3, r2
 80101dc:	009b      	lsls	r3, r3, #2
 80101de:	440b      	add	r3, r1
 80101e0:	3318      	adds	r3, #24
 80101e2:	2200      	movs	r2, #0
 80101e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80101e6:	78f9      	ldrb	r1, [r7, #3]
 80101e8:	2300      	movs	r3, #0
 80101ea:	2200      	movs	r2, #0
 80101ec:	6878      	ldr	r0, [r7, #4]
 80101ee:	f001 ff6a 	bl	80120c6 <USBD_LL_Transmit>
 80101f2:	e00f      	b.n	8010214 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80101f4:	68bb      	ldr	r3, [r7, #8]
 80101f6:	2200      	movs	r2, #0
 80101f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010202:	691b      	ldr	r3, [r3, #16]
 8010204:	68ba      	ldr	r2, [r7, #8]
 8010206:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 801020a:	68ba      	ldr	r2, [r7, #8]
 801020c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8010210:	78fa      	ldrb	r2, [r7, #3]
 8010212:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8010214:	2300      	movs	r3, #0
}
 8010216:	4618      	mov	r0, r3
 8010218:	3710      	adds	r7, #16
 801021a:	46bd      	mov	sp, r7
 801021c:	bd80      	pop	{r7, pc}

0801021e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801021e:	b580      	push	{r7, lr}
 8010220:	b084      	sub	sp, #16
 8010222:	af00      	add	r7, sp, #0
 8010224:	6078      	str	r0, [r7, #4]
 8010226:	460b      	mov	r3, r1
 8010228:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010230:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010238:	2b00      	cmp	r3, #0
 801023a:	d101      	bne.n	8010240 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801023c:	2303      	movs	r3, #3
 801023e:	e015      	b.n	801026c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010240:	78fb      	ldrb	r3, [r7, #3]
 8010242:	4619      	mov	r1, r3
 8010244:	6878      	ldr	r0, [r7, #4]
 8010246:	f001 ff80 	bl	801214a <USBD_LL_GetRxDataSize>
 801024a:	4602      	mov	r2, r0
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010258:	68db      	ldr	r3, [r3, #12]
 801025a:	68fa      	ldr	r2, [r7, #12]
 801025c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8010260:	68fa      	ldr	r2, [r7, #12]
 8010262:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8010266:	4611      	mov	r1, r2
 8010268:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801026a:	2300      	movs	r3, #0
}
 801026c:	4618      	mov	r0, r3
 801026e:	3710      	adds	r7, #16
 8010270:	46bd      	mov	sp, r7
 8010272:	bd80      	pop	{r7, pc}

08010274 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010274:	b580      	push	{r7, lr}
 8010276:	b084      	sub	sp, #16
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010282:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801028a:	2b00      	cmp	r3, #0
 801028c:	d015      	beq.n	80102ba <USBD_CDC_EP0_RxReady+0x46>
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010294:	2bff      	cmp	r3, #255	; 0xff
 8010296:	d010      	beq.n	80102ba <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801029e:	689b      	ldr	r3, [r3, #8]
 80102a0:	68fa      	ldr	r2, [r7, #12]
 80102a2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80102a6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80102a8:	68fa      	ldr	r2, [r7, #12]
 80102aa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80102ae:	b292      	uxth	r2, r2
 80102b0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	22ff      	movs	r2, #255	; 0xff
 80102b6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 80102ba:	2300      	movs	r3, #0
}
 80102bc:	4618      	mov	r0, r3
 80102be:	3710      	adds	r7, #16
 80102c0:	46bd      	mov	sp, r7
 80102c2:	bd80      	pop	{r7, pc}

080102c4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80102c4:	b480      	push	{r7}
 80102c6:	b083      	sub	sp, #12
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	2243      	movs	r2, #67	; 0x43
 80102d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80102d2:	4b03      	ldr	r3, [pc, #12]	; (80102e0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80102d4:	4618      	mov	r0, r3
 80102d6:	370c      	adds	r7, #12
 80102d8:	46bd      	mov	sp, r7
 80102da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102de:	4770      	bx	lr
 80102e0:	2000016c 	.word	0x2000016c

080102e4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80102e4:	b480      	push	{r7}
 80102e6:	b083      	sub	sp, #12
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	2243      	movs	r2, #67	; 0x43
 80102f0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80102f2:	4b03      	ldr	r3, [pc, #12]	; (8010300 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	370c      	adds	r7, #12
 80102f8:	46bd      	mov	sp, r7
 80102fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102fe:	4770      	bx	lr
 8010300:	20000128 	.word	0x20000128

08010304 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8010304:	b480      	push	{r7}
 8010306:	b083      	sub	sp, #12
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	2243      	movs	r2, #67	; 0x43
 8010310:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8010312:	4b03      	ldr	r3, [pc, #12]	; (8010320 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8010314:	4618      	mov	r0, r3
 8010316:	370c      	adds	r7, #12
 8010318:	46bd      	mov	sp, r7
 801031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031e:	4770      	bx	lr
 8010320:	200001b0 	.word	0x200001b0

08010324 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010324:	b480      	push	{r7}
 8010326:	b083      	sub	sp, #12
 8010328:	af00      	add	r7, sp, #0
 801032a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	220a      	movs	r2, #10
 8010330:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8010332:	4b03      	ldr	r3, [pc, #12]	; (8010340 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010334:	4618      	mov	r0, r3
 8010336:	370c      	adds	r7, #12
 8010338:	46bd      	mov	sp, r7
 801033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033e:	4770      	bx	lr
 8010340:	200000e4 	.word	0x200000e4

08010344 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010344:	b480      	push	{r7}
 8010346:	b083      	sub	sp, #12
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
 801034c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801034e:	683b      	ldr	r3, [r7, #0]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d101      	bne.n	8010358 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010354:	2303      	movs	r3, #3
 8010356:	e004      	b.n	8010362 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	683a      	ldr	r2, [r7, #0]
 801035c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8010360:	2300      	movs	r3, #0
}
 8010362:	4618      	mov	r0, r3
 8010364:	370c      	adds	r7, #12
 8010366:	46bd      	mov	sp, r7
 8010368:	f85d 7b04 	ldr.w	r7, [sp], #4
 801036c:	4770      	bx	lr

0801036e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801036e:	b480      	push	{r7}
 8010370:	b087      	sub	sp, #28
 8010372:	af00      	add	r7, sp, #0
 8010374:	60f8      	str	r0, [r7, #12]
 8010376:	60b9      	str	r1, [r7, #8]
 8010378:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010380:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8010382:	697b      	ldr	r3, [r7, #20]
 8010384:	68ba      	ldr	r2, [r7, #8]
 8010386:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 801038a:	697b      	ldr	r3, [r7, #20]
 801038c:	687a      	ldr	r2, [r7, #4]
 801038e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8010392:	2300      	movs	r3, #0
}
 8010394:	4618      	mov	r0, r3
 8010396:	371c      	adds	r7, #28
 8010398:	46bd      	mov	sp, r7
 801039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801039e:	4770      	bx	lr

080103a0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80103a0:	b480      	push	{r7}
 80103a2:	b085      	sub	sp, #20
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
 80103a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80103b0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	683a      	ldr	r2, [r7, #0]
 80103b6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80103ba:	2300      	movs	r3, #0
}
 80103bc:	4618      	mov	r0, r3
 80103be:	3714      	adds	r7, #20
 80103c0:	46bd      	mov	sp, r7
 80103c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c6:	4770      	bx	lr

080103c8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80103c8:	b580      	push	{r7, lr}
 80103ca:	b084      	sub	sp, #16
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80103d6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80103d8:	2301      	movs	r3, #1
 80103da:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d101      	bne.n	80103ea <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80103e6:	2303      	movs	r3, #3
 80103e8:	e01a      	b.n	8010420 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d114      	bne.n	801041e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80103f4:	68bb      	ldr	r3, [r7, #8]
 80103f6:	2201      	movs	r2, #1
 80103f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80103fc:	68bb      	ldr	r3, [r7, #8]
 80103fe:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8010406:	68bb      	ldr	r3, [r7, #8]
 8010408:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801040c:	68bb      	ldr	r3, [r7, #8]
 801040e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010412:	2181      	movs	r1, #129	; 0x81
 8010414:	6878      	ldr	r0, [r7, #4]
 8010416:	f001 fe56 	bl	80120c6 <USBD_LL_Transmit>

    ret = USBD_OK;
 801041a:	2300      	movs	r3, #0
 801041c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801041e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010420:	4618      	mov	r0, r3
 8010422:	3710      	adds	r7, #16
 8010424:	46bd      	mov	sp, r7
 8010426:	bd80      	pop	{r7, pc}

08010428 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010428:	b580      	push	{r7, lr}
 801042a:	b084      	sub	sp, #16
 801042c:	af00      	add	r7, sp, #0
 801042e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010436:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801043e:	2b00      	cmp	r3, #0
 8010440:	d101      	bne.n	8010446 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8010442:	2303      	movs	r3, #3
 8010444:	e016      	b.n	8010474 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	7c1b      	ldrb	r3, [r3, #16]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d109      	bne.n	8010462 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801044e:	68fb      	ldr	r3, [r7, #12]
 8010450:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010454:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010458:	2101      	movs	r1, #1
 801045a:	6878      	ldr	r0, [r7, #4]
 801045c:	f001 fe54 	bl	8012108 <USBD_LL_PrepareReceive>
 8010460:	e007      	b.n	8010472 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010468:	2340      	movs	r3, #64	; 0x40
 801046a:	2101      	movs	r1, #1
 801046c:	6878      	ldr	r0, [r7, #4]
 801046e:	f001 fe4b 	bl	8012108 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010472:	2300      	movs	r3, #0
}
 8010474:	4618      	mov	r0, r3
 8010476:	3710      	adds	r7, #16
 8010478:	46bd      	mov	sp, r7
 801047a:	bd80      	pop	{r7, pc}

0801047c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801047c:	b580      	push	{r7, lr}
 801047e:	b086      	sub	sp, #24
 8010480:	af00      	add	r7, sp, #0
 8010482:	60f8      	str	r0, [r7, #12]
 8010484:	60b9      	str	r1, [r7, #8]
 8010486:	4613      	mov	r3, r2
 8010488:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	2b00      	cmp	r3, #0
 801048e:	d101      	bne.n	8010494 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8010490:	2303      	movs	r3, #3
 8010492:	e025      	b.n	80104e0 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801049a:	2b00      	cmp	r3, #0
 801049c:	d003      	beq.n	80104a6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	2200      	movs	r2, #0
 80104a2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d003      	beq.n	80104b8 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2200      	movs	r2, #0
 80104b4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80104b8:	68bb      	ldr	r3, [r7, #8]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d003      	beq.n	80104c6 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	68ba      	ldr	r2, [r7, #8]
 80104c2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	2201      	movs	r2, #1
 80104ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	79fa      	ldrb	r2, [r7, #7]
 80104d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80104d4:	68f8      	ldr	r0, [r7, #12]
 80104d6:	f001 fcc1 	bl	8011e5c <USBD_LL_Init>
 80104da:	4603      	mov	r3, r0
 80104dc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80104de:	7dfb      	ldrb	r3, [r7, #23]
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	3718      	adds	r7, #24
 80104e4:	46bd      	mov	sp, r7
 80104e6:	bd80      	pop	{r7, pc}

080104e8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b084      	sub	sp, #16
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
 80104f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80104f2:	2300      	movs	r3, #0
 80104f4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80104f6:	683b      	ldr	r3, [r7, #0]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d101      	bne.n	8010500 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80104fc:	2303      	movs	r3, #3
 80104fe:	e010      	b.n	8010522 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	683a      	ldr	r2, [r7, #0]
 8010504:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801050e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010510:	f107 020e 	add.w	r2, r7, #14
 8010514:	4610      	mov	r0, r2
 8010516:	4798      	blx	r3
 8010518:	4602      	mov	r2, r0
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8010520:	2300      	movs	r3, #0
}
 8010522:	4618      	mov	r0, r3
 8010524:	3710      	adds	r7, #16
 8010526:	46bd      	mov	sp, r7
 8010528:	bd80      	pop	{r7, pc}

0801052a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801052a:	b580      	push	{r7, lr}
 801052c:	b082      	sub	sp, #8
 801052e:	af00      	add	r7, sp, #0
 8010530:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010532:	6878      	ldr	r0, [r7, #4]
 8010534:	f001 fcde 	bl	8011ef4 <USBD_LL_Start>
 8010538:	4603      	mov	r3, r0
}
 801053a:	4618      	mov	r0, r3
 801053c:	3708      	adds	r7, #8
 801053e:	46bd      	mov	sp, r7
 8010540:	bd80      	pop	{r7, pc}

08010542 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8010542:	b480      	push	{r7}
 8010544:	b083      	sub	sp, #12
 8010546:	af00      	add	r7, sp, #0
 8010548:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801054a:	2300      	movs	r3, #0
}
 801054c:	4618      	mov	r0, r3
 801054e:	370c      	adds	r7, #12
 8010550:	46bd      	mov	sp, r7
 8010552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010556:	4770      	bx	lr

08010558 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b084      	sub	sp, #16
 801055c:	af00      	add	r7, sp, #0
 801055e:	6078      	str	r0, [r7, #4]
 8010560:	460b      	mov	r3, r1
 8010562:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8010564:	2303      	movs	r3, #3
 8010566:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801056e:	2b00      	cmp	r3, #0
 8010570:	d009      	beq.n	8010586 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	78fa      	ldrb	r2, [r7, #3]
 801057c:	4611      	mov	r1, r2
 801057e:	6878      	ldr	r0, [r7, #4]
 8010580:	4798      	blx	r3
 8010582:	4603      	mov	r3, r0
 8010584:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8010586:	7bfb      	ldrb	r3, [r7, #15]
}
 8010588:	4618      	mov	r0, r3
 801058a:	3710      	adds	r7, #16
 801058c:	46bd      	mov	sp, r7
 801058e:	bd80      	pop	{r7, pc}

08010590 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010590:	b580      	push	{r7, lr}
 8010592:	b082      	sub	sp, #8
 8010594:	af00      	add	r7, sp, #0
 8010596:	6078      	str	r0, [r7, #4]
 8010598:	460b      	mov	r3, r1
 801059a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d007      	beq.n	80105b6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80105ac:	685b      	ldr	r3, [r3, #4]
 80105ae:	78fa      	ldrb	r2, [r7, #3]
 80105b0:	4611      	mov	r1, r2
 80105b2:	6878      	ldr	r0, [r7, #4]
 80105b4:	4798      	blx	r3
  }

  return USBD_OK;
 80105b6:	2300      	movs	r3, #0
}
 80105b8:	4618      	mov	r0, r3
 80105ba:	3708      	adds	r7, #8
 80105bc:	46bd      	mov	sp, r7
 80105be:	bd80      	pop	{r7, pc}

080105c0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b084      	sub	sp, #16
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]
 80105c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80105d0:	6839      	ldr	r1, [r7, #0]
 80105d2:	4618      	mov	r0, r3
 80105d4:	f000 ff2c 	bl	8011430 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2201      	movs	r2, #1
 80105dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80105e6:	461a      	mov	r2, r3
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80105f4:	f003 031f 	and.w	r3, r3, #31
 80105f8:	2b01      	cmp	r3, #1
 80105fa:	d00e      	beq.n	801061a <USBD_LL_SetupStage+0x5a>
 80105fc:	2b01      	cmp	r3, #1
 80105fe:	d302      	bcc.n	8010606 <USBD_LL_SetupStage+0x46>
 8010600:	2b02      	cmp	r3, #2
 8010602:	d014      	beq.n	801062e <USBD_LL_SetupStage+0x6e>
 8010604:	e01d      	b.n	8010642 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801060c:	4619      	mov	r1, r3
 801060e:	6878      	ldr	r0, [r7, #4]
 8010610:	f000 fa18 	bl	8010a44 <USBD_StdDevReq>
 8010614:	4603      	mov	r3, r0
 8010616:	73fb      	strb	r3, [r7, #15]
      break;
 8010618:	e020      	b.n	801065c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8010620:	4619      	mov	r1, r3
 8010622:	6878      	ldr	r0, [r7, #4]
 8010624:	f000 fa7c 	bl	8010b20 <USBD_StdItfReq>
 8010628:	4603      	mov	r3, r0
 801062a:	73fb      	strb	r3, [r7, #15]
      break;
 801062c:	e016      	b.n	801065c <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8010634:	4619      	mov	r1, r3
 8010636:	6878      	ldr	r0, [r7, #4]
 8010638:	f000 fab8 	bl	8010bac <USBD_StdEPReq>
 801063c:	4603      	mov	r3, r0
 801063e:	73fb      	strb	r3, [r7, #15]
      break;
 8010640:	e00c      	b.n	801065c <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8010648:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801064c:	b2db      	uxtb	r3, r3
 801064e:	4619      	mov	r1, r3
 8010650:	6878      	ldr	r0, [r7, #4]
 8010652:	f001 fcaf 	bl	8011fb4 <USBD_LL_StallEP>
 8010656:	4603      	mov	r3, r0
 8010658:	73fb      	strb	r3, [r7, #15]
      break;
 801065a:	bf00      	nop
  }

  return ret;
 801065c:	7bfb      	ldrb	r3, [r7, #15]
}
 801065e:	4618      	mov	r0, r3
 8010660:	3710      	adds	r7, #16
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}

08010666 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010666:	b580      	push	{r7, lr}
 8010668:	b086      	sub	sp, #24
 801066a:	af00      	add	r7, sp, #0
 801066c:	60f8      	str	r0, [r7, #12]
 801066e:	460b      	mov	r3, r1
 8010670:	607a      	str	r2, [r7, #4]
 8010672:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010674:	7afb      	ldrb	r3, [r7, #11]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d137      	bne.n	80106ea <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8010680:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8010688:	2b03      	cmp	r3, #3
 801068a:	d14a      	bne.n	8010722 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801068c:	693b      	ldr	r3, [r7, #16]
 801068e:	689a      	ldr	r2, [r3, #8]
 8010690:	693b      	ldr	r3, [r7, #16]
 8010692:	68db      	ldr	r3, [r3, #12]
 8010694:	429a      	cmp	r2, r3
 8010696:	d913      	bls.n	80106c0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010698:	693b      	ldr	r3, [r7, #16]
 801069a:	689a      	ldr	r2, [r3, #8]
 801069c:	693b      	ldr	r3, [r7, #16]
 801069e:	68db      	ldr	r3, [r3, #12]
 80106a0:	1ad2      	subs	r2, r2, r3
 80106a2:	693b      	ldr	r3, [r7, #16]
 80106a4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80106a6:	693b      	ldr	r3, [r7, #16]
 80106a8:	68da      	ldr	r2, [r3, #12]
 80106aa:	693b      	ldr	r3, [r7, #16]
 80106ac:	689b      	ldr	r3, [r3, #8]
 80106ae:	4293      	cmp	r3, r2
 80106b0:	bf28      	it	cs
 80106b2:	4613      	movcs	r3, r2
 80106b4:	461a      	mov	r2, r3
 80106b6:	6879      	ldr	r1, [r7, #4]
 80106b8:	68f8      	ldr	r0, [r7, #12]
 80106ba:	f000 ffad 	bl	8011618 <USBD_CtlContinueRx>
 80106be:	e030      	b.n	8010722 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80106c6:	691b      	ldr	r3, [r3, #16]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d00a      	beq.n	80106e2 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80106d2:	2b03      	cmp	r3, #3
 80106d4:	d105      	bne.n	80106e2 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80106dc:	691b      	ldr	r3, [r3, #16]
 80106de:	68f8      	ldr	r0, [r7, #12]
 80106e0:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80106e2:	68f8      	ldr	r0, [r7, #12]
 80106e4:	f000 ffa9 	bl	801163a <USBD_CtlSendStatus>
 80106e8:	e01b      	b.n	8010722 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80106f0:	699b      	ldr	r3, [r3, #24]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d013      	beq.n	801071e <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80106fc:	2b03      	cmp	r3, #3
 80106fe:	d10e      	bne.n	801071e <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010706:	699b      	ldr	r3, [r3, #24]
 8010708:	7afa      	ldrb	r2, [r7, #11]
 801070a:	4611      	mov	r1, r2
 801070c:	68f8      	ldr	r0, [r7, #12]
 801070e:	4798      	blx	r3
 8010710:	4603      	mov	r3, r0
 8010712:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8010714:	7dfb      	ldrb	r3, [r7, #23]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d003      	beq.n	8010722 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 801071a:	7dfb      	ldrb	r3, [r7, #23]
 801071c:	e002      	b.n	8010724 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801071e:	2303      	movs	r3, #3
 8010720:	e000      	b.n	8010724 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8010722:	2300      	movs	r3, #0
}
 8010724:	4618      	mov	r0, r3
 8010726:	3718      	adds	r7, #24
 8010728:	46bd      	mov	sp, r7
 801072a:	bd80      	pop	{r7, pc}

0801072c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801072c:	b580      	push	{r7, lr}
 801072e:	b086      	sub	sp, #24
 8010730:	af00      	add	r7, sp, #0
 8010732:	60f8      	str	r0, [r7, #12]
 8010734:	460b      	mov	r3, r1
 8010736:	607a      	str	r2, [r7, #4]
 8010738:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801073a:	7afb      	ldrb	r3, [r7, #11]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d16a      	bne.n	8010816 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	3314      	adds	r3, #20
 8010744:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801074c:	2b02      	cmp	r3, #2
 801074e:	d155      	bne.n	80107fc <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8010750:	693b      	ldr	r3, [r7, #16]
 8010752:	689a      	ldr	r2, [r3, #8]
 8010754:	693b      	ldr	r3, [r7, #16]
 8010756:	68db      	ldr	r3, [r3, #12]
 8010758:	429a      	cmp	r2, r3
 801075a:	d914      	bls.n	8010786 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801075c:	693b      	ldr	r3, [r7, #16]
 801075e:	689a      	ldr	r2, [r3, #8]
 8010760:	693b      	ldr	r3, [r7, #16]
 8010762:	68db      	ldr	r3, [r3, #12]
 8010764:	1ad2      	subs	r2, r2, r3
 8010766:	693b      	ldr	r3, [r7, #16]
 8010768:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801076a:	693b      	ldr	r3, [r7, #16]
 801076c:	689b      	ldr	r3, [r3, #8]
 801076e:	461a      	mov	r2, r3
 8010770:	6879      	ldr	r1, [r7, #4]
 8010772:	68f8      	ldr	r0, [r7, #12]
 8010774:	f000 ff22 	bl	80115bc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010778:	2300      	movs	r3, #0
 801077a:	2200      	movs	r2, #0
 801077c:	2100      	movs	r1, #0
 801077e:	68f8      	ldr	r0, [r7, #12]
 8010780:	f001 fcc2 	bl	8012108 <USBD_LL_PrepareReceive>
 8010784:	e03a      	b.n	80107fc <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010786:	693b      	ldr	r3, [r7, #16]
 8010788:	68da      	ldr	r2, [r3, #12]
 801078a:	693b      	ldr	r3, [r7, #16]
 801078c:	689b      	ldr	r3, [r3, #8]
 801078e:	429a      	cmp	r2, r3
 8010790:	d11c      	bne.n	80107cc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010792:	693b      	ldr	r3, [r7, #16]
 8010794:	685a      	ldr	r2, [r3, #4]
 8010796:	693b      	ldr	r3, [r7, #16]
 8010798:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801079a:	429a      	cmp	r2, r3
 801079c:	d316      	bcc.n	80107cc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801079e:	693b      	ldr	r3, [r7, #16]
 80107a0:	685a      	ldr	r2, [r3, #4]
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80107a8:	429a      	cmp	r2, r3
 80107aa:	d20f      	bcs.n	80107cc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80107ac:	2200      	movs	r2, #0
 80107ae:	2100      	movs	r1, #0
 80107b0:	68f8      	ldr	r0, [r7, #12]
 80107b2:	f000 ff03 	bl	80115bc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	2200      	movs	r2, #0
 80107ba:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80107be:	2300      	movs	r3, #0
 80107c0:	2200      	movs	r2, #0
 80107c2:	2100      	movs	r1, #0
 80107c4:	68f8      	ldr	r0, [r7, #12]
 80107c6:	f001 fc9f 	bl	8012108 <USBD_LL_PrepareReceive>
 80107ca:	e017      	b.n	80107fc <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80107d2:	68db      	ldr	r3, [r3, #12]
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d00a      	beq.n	80107ee <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80107de:	2b03      	cmp	r3, #3
 80107e0:	d105      	bne.n	80107ee <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80107e8:	68db      	ldr	r3, [r3, #12]
 80107ea:	68f8      	ldr	r0, [r7, #12]
 80107ec:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80107ee:	2180      	movs	r1, #128	; 0x80
 80107f0:	68f8      	ldr	r0, [r7, #12]
 80107f2:	f001 fbdf 	bl	8011fb4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80107f6:	68f8      	ldr	r0, [r7, #12]
 80107f8:	f000 ff32 	bl	8011660 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8010802:	2b01      	cmp	r3, #1
 8010804:	d123      	bne.n	801084e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8010806:	68f8      	ldr	r0, [r7, #12]
 8010808:	f7ff fe9b 	bl	8010542 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	2200      	movs	r2, #0
 8010810:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8010814:	e01b      	b.n	801084e <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801081c:	695b      	ldr	r3, [r3, #20]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d013      	beq.n	801084a <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8010828:	2b03      	cmp	r3, #3
 801082a:	d10e      	bne.n	801084a <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010832:	695b      	ldr	r3, [r3, #20]
 8010834:	7afa      	ldrb	r2, [r7, #11]
 8010836:	4611      	mov	r1, r2
 8010838:	68f8      	ldr	r0, [r7, #12]
 801083a:	4798      	blx	r3
 801083c:	4603      	mov	r3, r0
 801083e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8010840:	7dfb      	ldrb	r3, [r7, #23]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d003      	beq.n	801084e <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8010846:	7dfb      	ldrb	r3, [r7, #23]
 8010848:	e002      	b.n	8010850 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801084a:	2303      	movs	r3, #3
 801084c:	e000      	b.n	8010850 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 801084e:	2300      	movs	r3, #0
}
 8010850:	4618      	mov	r0, r3
 8010852:	3718      	adds	r7, #24
 8010854:	46bd      	mov	sp, r7
 8010856:	bd80      	pop	{r7, pc}

08010858 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b082      	sub	sp, #8
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	2201      	movs	r2, #1
 8010864:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2200      	movs	r2, #0
 801086c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	2200      	movs	r2, #0
 8010874:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	2200      	movs	r2, #0
 801087a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010884:	2b00      	cmp	r3, #0
 8010886:	d009      	beq.n	801089c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801088e:	685b      	ldr	r3, [r3, #4]
 8010890:	687a      	ldr	r2, [r7, #4]
 8010892:	6852      	ldr	r2, [r2, #4]
 8010894:	b2d2      	uxtb	r2, r2
 8010896:	4611      	mov	r1, r2
 8010898:	6878      	ldr	r0, [r7, #4]
 801089a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801089c:	2340      	movs	r3, #64	; 0x40
 801089e:	2200      	movs	r2, #0
 80108a0:	2100      	movs	r1, #0
 80108a2:	6878      	ldr	r0, [r7, #4]
 80108a4:	f001 fb41 	bl	8011f2a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	2201      	movs	r2, #1
 80108ac:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	2240      	movs	r2, #64	; 0x40
 80108b4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80108b8:	2340      	movs	r3, #64	; 0x40
 80108ba:	2200      	movs	r2, #0
 80108bc:	2180      	movs	r1, #128	; 0x80
 80108be:	6878      	ldr	r0, [r7, #4]
 80108c0:	f001 fb33 	bl	8011f2a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	2201      	movs	r2, #1
 80108c8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	2240      	movs	r2, #64	; 0x40
 80108ce:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80108d0:	2300      	movs	r3, #0
}
 80108d2:	4618      	mov	r0, r3
 80108d4:	3708      	adds	r7, #8
 80108d6:	46bd      	mov	sp, r7
 80108d8:	bd80      	pop	{r7, pc}

080108da <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80108da:	b480      	push	{r7}
 80108dc:	b083      	sub	sp, #12
 80108de:	af00      	add	r7, sp, #0
 80108e0:	6078      	str	r0, [r7, #4]
 80108e2:	460b      	mov	r3, r1
 80108e4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	78fa      	ldrb	r2, [r7, #3]
 80108ea:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80108ec:	2300      	movs	r3, #0
}
 80108ee:	4618      	mov	r0, r3
 80108f0:	370c      	adds	r7, #12
 80108f2:	46bd      	mov	sp, r7
 80108f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f8:	4770      	bx	lr

080108fa <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80108fa:	b480      	push	{r7}
 80108fc:	b083      	sub	sp, #12
 80108fe:	af00      	add	r7, sp, #0
 8010900:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	2204      	movs	r2, #4
 8010912:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8010916:	2300      	movs	r3, #0
}
 8010918:	4618      	mov	r0, r3
 801091a:	370c      	adds	r7, #12
 801091c:	46bd      	mov	sp, r7
 801091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010922:	4770      	bx	lr

08010924 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010924:	b480      	push	{r7}
 8010926:	b083      	sub	sp, #12
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010932:	2b04      	cmp	r3, #4
 8010934:	d105      	bne.n	8010942 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8010942:	2300      	movs	r3, #0
}
 8010944:	4618      	mov	r0, r3
 8010946:	370c      	adds	r7, #12
 8010948:	46bd      	mov	sp, r7
 801094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094e:	4770      	bx	lr

08010950 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010950:	b580      	push	{r7, lr}
 8010952:	b082      	sub	sp, #8
 8010954:	af00      	add	r7, sp, #0
 8010956:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801095e:	2b03      	cmp	r3, #3
 8010960:	d10b      	bne.n	801097a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010968:	69db      	ldr	r3, [r3, #28]
 801096a:	2b00      	cmp	r3, #0
 801096c:	d005      	beq.n	801097a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010974:	69db      	ldr	r3, [r3, #28]
 8010976:	6878      	ldr	r0, [r7, #4]
 8010978:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801097a:	2300      	movs	r3, #0
}
 801097c:	4618      	mov	r0, r3
 801097e:	3708      	adds	r7, #8
 8010980:	46bd      	mov	sp, r7
 8010982:	bd80      	pop	{r7, pc}

08010984 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8010984:	b480      	push	{r7}
 8010986:	b083      	sub	sp, #12
 8010988:	af00      	add	r7, sp, #0
 801098a:	6078      	str	r0, [r7, #4]
 801098c:	460b      	mov	r3, r1
 801098e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8010990:	2300      	movs	r3, #0
}
 8010992:	4618      	mov	r0, r3
 8010994:	370c      	adds	r7, #12
 8010996:	46bd      	mov	sp, r7
 8010998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801099c:	4770      	bx	lr

0801099e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801099e:	b480      	push	{r7}
 80109a0:	b083      	sub	sp, #12
 80109a2:	af00      	add	r7, sp, #0
 80109a4:	6078      	str	r0, [r7, #4]
 80109a6:	460b      	mov	r3, r1
 80109a8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80109aa:	2300      	movs	r3, #0
}
 80109ac:	4618      	mov	r0, r3
 80109ae:	370c      	adds	r7, #12
 80109b0:	46bd      	mov	sp, r7
 80109b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b6:	4770      	bx	lr

080109b8 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80109b8:	b480      	push	{r7}
 80109ba:	b083      	sub	sp, #12
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80109c0:	2300      	movs	r3, #0
}
 80109c2:	4618      	mov	r0, r3
 80109c4:	370c      	adds	r7, #12
 80109c6:	46bd      	mov	sp, r7
 80109c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109cc:	4770      	bx	lr

080109ce <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80109ce:	b580      	push	{r7, lr}
 80109d0:	b082      	sub	sp, #8
 80109d2:	af00      	add	r7, sp, #0
 80109d4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	2201      	movs	r2, #1
 80109da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	d009      	beq.n	80109fc <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80109ee:	685b      	ldr	r3, [r3, #4]
 80109f0:	687a      	ldr	r2, [r7, #4]
 80109f2:	6852      	ldr	r2, [r2, #4]
 80109f4:	b2d2      	uxtb	r2, r2
 80109f6:	4611      	mov	r1, r2
 80109f8:	6878      	ldr	r0, [r7, #4]
 80109fa:	4798      	blx	r3
  }

  return USBD_OK;
 80109fc:	2300      	movs	r3, #0
}
 80109fe:	4618      	mov	r0, r3
 8010a00:	3708      	adds	r7, #8
 8010a02:	46bd      	mov	sp, r7
 8010a04:	bd80      	pop	{r7, pc}

08010a06 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010a06:	b480      	push	{r7}
 8010a08:	b087      	sub	sp, #28
 8010a0a:	af00      	add	r7, sp, #0
 8010a0c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010a12:	697b      	ldr	r3, [r7, #20]
 8010a14:	781b      	ldrb	r3, [r3, #0]
 8010a16:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010a18:	697b      	ldr	r3, [r7, #20]
 8010a1a:	3301      	adds	r3, #1
 8010a1c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010a1e:	697b      	ldr	r3, [r7, #20]
 8010a20:	781b      	ldrb	r3, [r3, #0]
 8010a22:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010a24:	8a3b      	ldrh	r3, [r7, #16]
 8010a26:	021b      	lsls	r3, r3, #8
 8010a28:	b21a      	sxth	r2, r3
 8010a2a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010a2e:	4313      	orrs	r3, r2
 8010a30:	b21b      	sxth	r3, r3
 8010a32:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010a34:	89fb      	ldrh	r3, [r7, #14]
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	371c      	adds	r7, #28
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a40:	4770      	bx	lr
	...

08010a44 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b084      	sub	sp, #16
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	6078      	str	r0, [r7, #4]
 8010a4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010a4e:	2300      	movs	r3, #0
 8010a50:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a52:	683b      	ldr	r3, [r7, #0]
 8010a54:	781b      	ldrb	r3, [r3, #0]
 8010a56:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010a5a:	2b20      	cmp	r3, #32
 8010a5c:	d004      	beq.n	8010a68 <USBD_StdDevReq+0x24>
 8010a5e:	2b40      	cmp	r3, #64	; 0x40
 8010a60:	d002      	beq.n	8010a68 <USBD_StdDevReq+0x24>
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d00a      	beq.n	8010a7c <USBD_StdDevReq+0x38>
 8010a66:	e050      	b.n	8010b0a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010a6e:	689b      	ldr	r3, [r3, #8]
 8010a70:	6839      	ldr	r1, [r7, #0]
 8010a72:	6878      	ldr	r0, [r7, #4]
 8010a74:	4798      	blx	r3
 8010a76:	4603      	mov	r3, r0
 8010a78:	73fb      	strb	r3, [r7, #15]
    break;
 8010a7a:	e04b      	b.n	8010b14 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010a7c:	683b      	ldr	r3, [r7, #0]
 8010a7e:	785b      	ldrb	r3, [r3, #1]
 8010a80:	2b09      	cmp	r3, #9
 8010a82:	d83c      	bhi.n	8010afe <USBD_StdDevReq+0xba>
 8010a84:	a201      	add	r2, pc, #4	; (adr r2, 8010a8c <USBD_StdDevReq+0x48>)
 8010a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a8a:	bf00      	nop
 8010a8c:	08010ae1 	.word	0x08010ae1
 8010a90:	08010af5 	.word	0x08010af5
 8010a94:	08010aff 	.word	0x08010aff
 8010a98:	08010aeb 	.word	0x08010aeb
 8010a9c:	08010aff 	.word	0x08010aff
 8010aa0:	08010abf 	.word	0x08010abf
 8010aa4:	08010ab5 	.word	0x08010ab5
 8010aa8:	08010aff 	.word	0x08010aff
 8010aac:	08010ad7 	.word	0x08010ad7
 8010ab0:	08010ac9 	.word	0x08010ac9
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8010ab4:	6839      	ldr	r1, [r7, #0]
 8010ab6:	6878      	ldr	r0, [r7, #4]
 8010ab8:	f000 f9ce 	bl	8010e58 <USBD_GetDescriptor>
      break;
 8010abc:	e024      	b.n	8010b08 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8010abe:	6839      	ldr	r1, [r7, #0]
 8010ac0:	6878      	ldr	r0, [r7, #4]
 8010ac2:	f000 fb33 	bl	801112c <USBD_SetAddress>
      break;
 8010ac6:	e01f      	b.n	8010b08 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8010ac8:	6839      	ldr	r1, [r7, #0]
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	f000 fb70 	bl	80111b0 <USBD_SetConfig>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8010ad4:	e018      	b.n	8010b08 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8010ad6:	6839      	ldr	r1, [r7, #0]
 8010ad8:	6878      	ldr	r0, [r7, #4]
 8010ada:	f000 fc0d 	bl	80112f8 <USBD_GetConfig>
      break;
 8010ade:	e013      	b.n	8010b08 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8010ae0:	6839      	ldr	r1, [r7, #0]
 8010ae2:	6878      	ldr	r0, [r7, #4]
 8010ae4:	f000 fc3c 	bl	8011360 <USBD_GetStatus>
      break;
 8010ae8:	e00e      	b.n	8010b08 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8010aea:	6839      	ldr	r1, [r7, #0]
 8010aec:	6878      	ldr	r0, [r7, #4]
 8010aee:	f000 fc6a 	bl	80113c6 <USBD_SetFeature>
      break;
 8010af2:	e009      	b.n	8010b08 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8010af4:	6839      	ldr	r1, [r7, #0]
 8010af6:	6878      	ldr	r0, [r7, #4]
 8010af8:	f000 fc79 	bl	80113ee <USBD_ClrFeature>
      break;
 8010afc:	e004      	b.n	8010b08 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8010afe:	6839      	ldr	r1, [r7, #0]
 8010b00:	6878      	ldr	r0, [r7, #4]
 8010b02:	f000 fccf 	bl	80114a4 <USBD_CtlError>
      break;
 8010b06:	bf00      	nop
    }
    break;
 8010b08:	e004      	b.n	8010b14 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8010b0a:	6839      	ldr	r1, [r7, #0]
 8010b0c:	6878      	ldr	r0, [r7, #4]
 8010b0e:	f000 fcc9 	bl	80114a4 <USBD_CtlError>
    break;
 8010b12:	bf00      	nop
  }

  return ret;
 8010b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b16:	4618      	mov	r0, r3
 8010b18:	3710      	adds	r7, #16
 8010b1a:	46bd      	mov	sp, r7
 8010b1c:	bd80      	pop	{r7, pc}
 8010b1e:	bf00      	nop

08010b20 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	b084      	sub	sp, #16
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]
 8010b28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010b2e:	683b      	ldr	r3, [r7, #0]
 8010b30:	781b      	ldrb	r3, [r3, #0]
 8010b32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010b36:	2b20      	cmp	r3, #32
 8010b38:	d003      	beq.n	8010b42 <USBD_StdItfReq+0x22>
 8010b3a:	2b40      	cmp	r3, #64	; 0x40
 8010b3c:	d001      	beq.n	8010b42 <USBD_StdItfReq+0x22>
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d12a      	bne.n	8010b98 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010b48:	3b01      	subs	r3, #1
 8010b4a:	2b02      	cmp	r3, #2
 8010b4c:	d81d      	bhi.n	8010b8a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010b4e:	683b      	ldr	r3, [r7, #0]
 8010b50:	889b      	ldrh	r3, [r3, #4]
 8010b52:	b2db      	uxtb	r3, r3
 8010b54:	2b01      	cmp	r3, #1
 8010b56:	d813      	bhi.n	8010b80 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010b5e:	689b      	ldr	r3, [r3, #8]
 8010b60:	6839      	ldr	r1, [r7, #0]
 8010b62:	6878      	ldr	r0, [r7, #4]
 8010b64:	4798      	blx	r3
 8010b66:	4603      	mov	r3, r0
 8010b68:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8010b6a:	683b      	ldr	r3, [r7, #0]
 8010b6c:	88db      	ldrh	r3, [r3, #6]
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d110      	bne.n	8010b94 <USBD_StdItfReq+0x74>
 8010b72:	7bfb      	ldrb	r3, [r7, #15]
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d10d      	bne.n	8010b94 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8010b78:	6878      	ldr	r0, [r7, #4]
 8010b7a:	f000 fd5e 	bl	801163a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8010b7e:	e009      	b.n	8010b94 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8010b80:	6839      	ldr	r1, [r7, #0]
 8010b82:	6878      	ldr	r0, [r7, #4]
 8010b84:	f000 fc8e 	bl	80114a4 <USBD_CtlError>
      break;
 8010b88:	e004      	b.n	8010b94 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8010b8a:	6839      	ldr	r1, [r7, #0]
 8010b8c:	6878      	ldr	r0, [r7, #4]
 8010b8e:	f000 fc89 	bl	80114a4 <USBD_CtlError>
      break;
 8010b92:	e000      	b.n	8010b96 <USBD_StdItfReq+0x76>
      break;
 8010b94:	bf00      	nop
    }
    break;
 8010b96:	e004      	b.n	8010ba2 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8010b98:	6839      	ldr	r1, [r7, #0]
 8010b9a:	6878      	ldr	r0, [r7, #4]
 8010b9c:	f000 fc82 	bl	80114a4 <USBD_CtlError>
    break;
 8010ba0:	bf00      	nop
  }

  return ret;
 8010ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ba4:	4618      	mov	r0, r3
 8010ba6:	3710      	adds	r7, #16
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	bd80      	pop	{r7, pc}

08010bac <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b084      	sub	sp, #16
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
 8010bb4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8010bba:	683b      	ldr	r3, [r7, #0]
 8010bbc:	889b      	ldrh	r3, [r3, #4]
 8010bbe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010bc0:	683b      	ldr	r3, [r7, #0]
 8010bc2:	781b      	ldrb	r3, [r3, #0]
 8010bc4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010bc8:	2b20      	cmp	r3, #32
 8010bca:	d004      	beq.n	8010bd6 <USBD_StdEPReq+0x2a>
 8010bcc:	2b40      	cmp	r3, #64	; 0x40
 8010bce:	d002      	beq.n	8010bd6 <USBD_StdEPReq+0x2a>
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d00a      	beq.n	8010bea <USBD_StdEPReq+0x3e>
 8010bd4:	e135      	b.n	8010e42 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010bdc:	689b      	ldr	r3, [r3, #8]
 8010bde:	6839      	ldr	r1, [r7, #0]
 8010be0:	6878      	ldr	r0, [r7, #4]
 8010be2:	4798      	blx	r3
 8010be4:	4603      	mov	r3, r0
 8010be6:	73fb      	strb	r3, [r7, #15]
    break;
 8010be8:	e130      	b.n	8010e4c <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010bea:	683b      	ldr	r3, [r7, #0]
 8010bec:	785b      	ldrb	r3, [r3, #1]
 8010bee:	2b01      	cmp	r3, #1
 8010bf0:	d03e      	beq.n	8010c70 <USBD_StdEPReq+0xc4>
 8010bf2:	2b03      	cmp	r3, #3
 8010bf4:	d002      	beq.n	8010bfc <USBD_StdEPReq+0x50>
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d077      	beq.n	8010cea <USBD_StdEPReq+0x13e>
 8010bfa:	e11c      	b.n	8010e36 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010c02:	2b02      	cmp	r3, #2
 8010c04:	d002      	beq.n	8010c0c <USBD_StdEPReq+0x60>
 8010c06:	2b03      	cmp	r3, #3
 8010c08:	d015      	beq.n	8010c36 <USBD_StdEPReq+0x8a>
 8010c0a:	e02b      	b.n	8010c64 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c0c:	7bbb      	ldrb	r3, [r7, #14]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d00c      	beq.n	8010c2c <USBD_StdEPReq+0x80>
 8010c12:	7bbb      	ldrb	r3, [r7, #14]
 8010c14:	2b80      	cmp	r3, #128	; 0x80
 8010c16:	d009      	beq.n	8010c2c <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c18:	7bbb      	ldrb	r3, [r7, #14]
 8010c1a:	4619      	mov	r1, r3
 8010c1c:	6878      	ldr	r0, [r7, #4]
 8010c1e:	f001 f9c9 	bl	8011fb4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c22:	2180      	movs	r1, #128	; 0x80
 8010c24:	6878      	ldr	r0, [r7, #4]
 8010c26:	f001 f9c5 	bl	8011fb4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8010c2a:	e020      	b.n	8010c6e <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8010c2c:	6839      	ldr	r1, [r7, #0]
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f000 fc38 	bl	80114a4 <USBD_CtlError>
        break;
 8010c34:	e01b      	b.n	8010c6e <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	885b      	ldrh	r3, [r3, #2]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d10e      	bne.n	8010c5c <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010c3e:	7bbb      	ldrb	r3, [r7, #14]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d00b      	beq.n	8010c5c <USBD_StdEPReq+0xb0>
 8010c44:	7bbb      	ldrb	r3, [r7, #14]
 8010c46:	2b80      	cmp	r3, #128	; 0x80
 8010c48:	d008      	beq.n	8010c5c <USBD_StdEPReq+0xb0>
 8010c4a:	683b      	ldr	r3, [r7, #0]
 8010c4c:	88db      	ldrh	r3, [r3, #6]
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d104      	bne.n	8010c5c <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c52:	7bbb      	ldrb	r3, [r7, #14]
 8010c54:	4619      	mov	r1, r3
 8010c56:	6878      	ldr	r0, [r7, #4]
 8010c58:	f001 f9ac 	bl	8011fb4 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8010c5c:	6878      	ldr	r0, [r7, #4]
 8010c5e:	f000 fcec 	bl	801163a <USBD_CtlSendStatus>

        break;
 8010c62:	e004      	b.n	8010c6e <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8010c64:	6839      	ldr	r1, [r7, #0]
 8010c66:	6878      	ldr	r0, [r7, #4]
 8010c68:	f000 fc1c 	bl	80114a4 <USBD_CtlError>
        break;
 8010c6c:	bf00      	nop
      }
      break;
 8010c6e:	e0e7      	b.n	8010e40 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010c76:	2b02      	cmp	r3, #2
 8010c78:	d002      	beq.n	8010c80 <USBD_StdEPReq+0xd4>
 8010c7a:	2b03      	cmp	r3, #3
 8010c7c:	d015      	beq.n	8010caa <USBD_StdEPReq+0xfe>
 8010c7e:	e02d      	b.n	8010cdc <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c80:	7bbb      	ldrb	r3, [r7, #14]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d00c      	beq.n	8010ca0 <USBD_StdEPReq+0xf4>
 8010c86:	7bbb      	ldrb	r3, [r7, #14]
 8010c88:	2b80      	cmp	r3, #128	; 0x80
 8010c8a:	d009      	beq.n	8010ca0 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c8c:	7bbb      	ldrb	r3, [r7, #14]
 8010c8e:	4619      	mov	r1, r3
 8010c90:	6878      	ldr	r0, [r7, #4]
 8010c92:	f001 f98f 	bl	8011fb4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c96:	2180      	movs	r1, #128	; 0x80
 8010c98:	6878      	ldr	r0, [r7, #4]
 8010c9a:	f001 f98b 	bl	8011fb4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8010c9e:	e023      	b.n	8010ce8 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8010ca0:	6839      	ldr	r1, [r7, #0]
 8010ca2:	6878      	ldr	r0, [r7, #4]
 8010ca4:	f000 fbfe 	bl	80114a4 <USBD_CtlError>
        break;
 8010ca8:	e01e      	b.n	8010ce8 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010caa:	683b      	ldr	r3, [r7, #0]
 8010cac:	885b      	ldrh	r3, [r3, #2]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d119      	bne.n	8010ce6 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8010cb2:	7bbb      	ldrb	r3, [r7, #14]
 8010cb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d004      	beq.n	8010cc6 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010cbc:	7bbb      	ldrb	r3, [r7, #14]
 8010cbe:	4619      	mov	r1, r3
 8010cc0:	6878      	ldr	r0, [r7, #4]
 8010cc2:	f001 f996 	bl	8011ff2 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8010cc6:	6878      	ldr	r0, [r7, #4]
 8010cc8:	f000 fcb7 	bl	801163a <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010cd2:	689b      	ldr	r3, [r3, #8]
 8010cd4:	6839      	ldr	r1, [r7, #0]
 8010cd6:	6878      	ldr	r0, [r7, #4]
 8010cd8:	4798      	blx	r3
        }
        break;
 8010cda:	e004      	b.n	8010ce6 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8010cdc:	6839      	ldr	r1, [r7, #0]
 8010cde:	6878      	ldr	r0, [r7, #4]
 8010ce0:	f000 fbe0 	bl	80114a4 <USBD_CtlError>
        break;
 8010ce4:	e000      	b.n	8010ce8 <USBD_StdEPReq+0x13c>
        break;
 8010ce6:	bf00      	nop
      }
      break;
 8010ce8:	e0aa      	b.n	8010e40 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010cf0:	2b02      	cmp	r3, #2
 8010cf2:	d002      	beq.n	8010cfa <USBD_StdEPReq+0x14e>
 8010cf4:	2b03      	cmp	r3, #3
 8010cf6:	d032      	beq.n	8010d5e <USBD_StdEPReq+0x1b2>
 8010cf8:	e097      	b.n	8010e2a <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010cfa:	7bbb      	ldrb	r3, [r7, #14]
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d007      	beq.n	8010d10 <USBD_StdEPReq+0x164>
 8010d00:	7bbb      	ldrb	r3, [r7, #14]
 8010d02:	2b80      	cmp	r3, #128	; 0x80
 8010d04:	d004      	beq.n	8010d10 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8010d06:	6839      	ldr	r1, [r7, #0]
 8010d08:	6878      	ldr	r0, [r7, #4]
 8010d0a:	f000 fbcb 	bl	80114a4 <USBD_CtlError>
          break;
 8010d0e:	e091      	b.n	8010e34 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010d10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	da0b      	bge.n	8010d30 <USBD_StdEPReq+0x184>
 8010d18:	7bbb      	ldrb	r3, [r7, #14]
 8010d1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010d1e:	4613      	mov	r3, r2
 8010d20:	009b      	lsls	r3, r3, #2
 8010d22:	4413      	add	r3, r2
 8010d24:	009b      	lsls	r3, r3, #2
 8010d26:	3310      	adds	r3, #16
 8010d28:	687a      	ldr	r2, [r7, #4]
 8010d2a:	4413      	add	r3, r2
 8010d2c:	3304      	adds	r3, #4
 8010d2e:	e00b      	b.n	8010d48 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8010d30:	7bbb      	ldrb	r3, [r7, #14]
 8010d32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010d36:	4613      	mov	r3, r2
 8010d38:	009b      	lsls	r3, r3, #2
 8010d3a:	4413      	add	r3, r2
 8010d3c:	009b      	lsls	r3, r3, #2
 8010d3e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010d42:	687a      	ldr	r2, [r7, #4]
 8010d44:	4413      	add	r3, r2
 8010d46:	3304      	adds	r3, #4
 8010d48:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8010d4a:	68bb      	ldr	r3, [r7, #8]
 8010d4c:	2200      	movs	r2, #0
 8010d4e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010d50:	68bb      	ldr	r3, [r7, #8]
 8010d52:	2202      	movs	r2, #2
 8010d54:	4619      	mov	r1, r3
 8010d56:	6878      	ldr	r0, [r7, #4]
 8010d58:	f000 fc15 	bl	8011586 <USBD_CtlSendData>
        break;
 8010d5c:	e06a      	b.n	8010e34 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8010d5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	da11      	bge.n	8010d8a <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010d66:	7bbb      	ldrb	r3, [r7, #14]
 8010d68:	f003 020f 	and.w	r2, r3, #15
 8010d6c:	6879      	ldr	r1, [r7, #4]
 8010d6e:	4613      	mov	r3, r2
 8010d70:	009b      	lsls	r3, r3, #2
 8010d72:	4413      	add	r3, r2
 8010d74:	009b      	lsls	r3, r3, #2
 8010d76:	440b      	add	r3, r1
 8010d78:	3324      	adds	r3, #36	; 0x24
 8010d7a:	881b      	ldrh	r3, [r3, #0]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d117      	bne.n	8010db0 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8010d80:	6839      	ldr	r1, [r7, #0]
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f000 fb8e 	bl	80114a4 <USBD_CtlError>
            break;
 8010d88:	e054      	b.n	8010e34 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010d8a:	7bbb      	ldrb	r3, [r7, #14]
 8010d8c:	f003 020f 	and.w	r2, r3, #15
 8010d90:	6879      	ldr	r1, [r7, #4]
 8010d92:	4613      	mov	r3, r2
 8010d94:	009b      	lsls	r3, r3, #2
 8010d96:	4413      	add	r3, r2
 8010d98:	009b      	lsls	r3, r3, #2
 8010d9a:	440b      	add	r3, r1
 8010d9c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8010da0:	881b      	ldrh	r3, [r3, #0]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d104      	bne.n	8010db0 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8010da6:	6839      	ldr	r1, [r7, #0]
 8010da8:	6878      	ldr	r0, [r7, #4]
 8010daa:	f000 fb7b 	bl	80114a4 <USBD_CtlError>
            break;
 8010dae:	e041      	b.n	8010e34 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010db0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	da0b      	bge.n	8010dd0 <USBD_StdEPReq+0x224>
 8010db8:	7bbb      	ldrb	r3, [r7, #14]
 8010dba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010dbe:	4613      	mov	r3, r2
 8010dc0:	009b      	lsls	r3, r3, #2
 8010dc2:	4413      	add	r3, r2
 8010dc4:	009b      	lsls	r3, r3, #2
 8010dc6:	3310      	adds	r3, #16
 8010dc8:	687a      	ldr	r2, [r7, #4]
 8010dca:	4413      	add	r3, r2
 8010dcc:	3304      	adds	r3, #4
 8010dce:	e00b      	b.n	8010de8 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8010dd0:	7bbb      	ldrb	r3, [r7, #14]
 8010dd2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010dd6:	4613      	mov	r3, r2
 8010dd8:	009b      	lsls	r3, r3, #2
 8010dda:	4413      	add	r3, r2
 8010ddc:	009b      	lsls	r3, r3, #2
 8010dde:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010de2:	687a      	ldr	r2, [r7, #4]
 8010de4:	4413      	add	r3, r2
 8010de6:	3304      	adds	r3, #4
 8010de8:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010dea:	7bbb      	ldrb	r3, [r7, #14]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d002      	beq.n	8010df6 <USBD_StdEPReq+0x24a>
 8010df0:	7bbb      	ldrb	r3, [r7, #14]
 8010df2:	2b80      	cmp	r3, #128	; 0x80
 8010df4:	d103      	bne.n	8010dfe <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8010df6:	68bb      	ldr	r3, [r7, #8]
 8010df8:	2200      	movs	r2, #0
 8010dfa:	601a      	str	r2, [r3, #0]
 8010dfc:	e00e      	b.n	8010e1c <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010dfe:	7bbb      	ldrb	r3, [r7, #14]
 8010e00:	4619      	mov	r1, r3
 8010e02:	6878      	ldr	r0, [r7, #4]
 8010e04:	f001 f914 	bl	8012030 <USBD_LL_IsStallEP>
 8010e08:	4603      	mov	r3, r0
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d003      	beq.n	8010e16 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8010e0e:	68bb      	ldr	r3, [r7, #8]
 8010e10:	2201      	movs	r2, #1
 8010e12:	601a      	str	r2, [r3, #0]
 8010e14:	e002      	b.n	8010e1c <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8010e16:	68bb      	ldr	r3, [r7, #8]
 8010e18:	2200      	movs	r2, #0
 8010e1a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	2202      	movs	r2, #2
 8010e20:	4619      	mov	r1, r3
 8010e22:	6878      	ldr	r0, [r7, #4]
 8010e24:	f000 fbaf 	bl	8011586 <USBD_CtlSendData>
          break;
 8010e28:	e004      	b.n	8010e34 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8010e2a:	6839      	ldr	r1, [r7, #0]
 8010e2c:	6878      	ldr	r0, [r7, #4]
 8010e2e:	f000 fb39 	bl	80114a4 <USBD_CtlError>
        break;
 8010e32:	bf00      	nop
      }
      break;
 8010e34:	e004      	b.n	8010e40 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8010e36:	6839      	ldr	r1, [r7, #0]
 8010e38:	6878      	ldr	r0, [r7, #4]
 8010e3a:	f000 fb33 	bl	80114a4 <USBD_CtlError>
      break;
 8010e3e:	bf00      	nop
    }
    break;
 8010e40:	e004      	b.n	8010e4c <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8010e42:	6839      	ldr	r1, [r7, #0]
 8010e44:	6878      	ldr	r0, [r7, #4]
 8010e46:	f000 fb2d 	bl	80114a4 <USBD_CtlError>
    break;
 8010e4a:	bf00      	nop
  }

  return ret;
 8010e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e4e:	4618      	mov	r0, r3
 8010e50:	3710      	adds	r7, #16
 8010e52:	46bd      	mov	sp, r7
 8010e54:	bd80      	pop	{r7, pc}
	...

08010e58 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e58:	b580      	push	{r7, lr}
 8010e5a:	b084      	sub	sp, #16
 8010e5c:	af00      	add	r7, sp, #0
 8010e5e:	6078      	str	r0, [r7, #4]
 8010e60:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010e62:	2300      	movs	r3, #0
 8010e64:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010e66:	2300      	movs	r3, #0
 8010e68:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010e6a:	2300      	movs	r3, #0
 8010e6c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	885b      	ldrh	r3, [r3, #2]
 8010e72:	0a1b      	lsrs	r3, r3, #8
 8010e74:	b29b      	uxth	r3, r3
 8010e76:	3b01      	subs	r3, #1
 8010e78:	2b06      	cmp	r3, #6
 8010e7a:	f200 8128 	bhi.w	80110ce <USBD_GetDescriptor+0x276>
 8010e7e:	a201      	add	r2, pc, #4	; (adr r2, 8010e84 <USBD_GetDescriptor+0x2c>)
 8010e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e84:	08010ea1 	.word	0x08010ea1
 8010e88:	08010eb9 	.word	0x08010eb9
 8010e8c:	08010ef9 	.word	0x08010ef9
 8010e90:	080110cf 	.word	0x080110cf
 8010e94:	080110cf 	.word	0x080110cf
 8010e98:	0801106f 	.word	0x0801106f
 8010e9c:	0801109b 	.word	0x0801109b
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	687a      	ldr	r2, [r7, #4]
 8010eaa:	7c12      	ldrb	r2, [r2, #16]
 8010eac:	f107 0108 	add.w	r1, r7, #8
 8010eb0:	4610      	mov	r0, r2
 8010eb2:	4798      	blx	r3
 8010eb4:	60f8      	str	r0, [r7, #12]
    break;
 8010eb6:	e112      	b.n	80110de <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	7c1b      	ldrb	r3, [r3, #16]
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d10d      	bne.n	8010edc <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ec8:	f107 0208 	add.w	r2, r7, #8
 8010ecc:	4610      	mov	r0, r2
 8010ece:	4798      	blx	r3
 8010ed0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010ed2:	68fb      	ldr	r3, [r7, #12]
 8010ed4:	3301      	adds	r3, #1
 8010ed6:	2202      	movs	r2, #2
 8010ed8:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8010eda:	e100      	b.n	80110de <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ee4:	f107 0208 	add.w	r2, r7, #8
 8010ee8:	4610      	mov	r0, r2
 8010eea:	4798      	blx	r3
 8010eec:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	3301      	adds	r3, #1
 8010ef2:	2202      	movs	r2, #2
 8010ef4:	701a      	strb	r2, [r3, #0]
    break;
 8010ef6:	e0f2      	b.n	80110de <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8010ef8:	683b      	ldr	r3, [r7, #0]
 8010efa:	885b      	ldrh	r3, [r3, #2]
 8010efc:	b2db      	uxtb	r3, r3
 8010efe:	2b05      	cmp	r3, #5
 8010f00:	f200 80ac 	bhi.w	801105c <USBD_GetDescriptor+0x204>
 8010f04:	a201      	add	r2, pc, #4	; (adr r2, 8010f0c <USBD_GetDescriptor+0xb4>)
 8010f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f0a:	bf00      	nop
 8010f0c:	08010f25 	.word	0x08010f25
 8010f10:	08010f59 	.word	0x08010f59
 8010f14:	08010f8d 	.word	0x08010f8d
 8010f18:	08010fc1 	.word	0x08010fc1
 8010f1c:	08010ff5 	.word	0x08010ff5
 8010f20:	08011029 	.word	0x08011029
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010f2a:	685b      	ldr	r3, [r3, #4]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d00b      	beq.n	8010f48 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010f36:	685b      	ldr	r3, [r3, #4]
 8010f38:	687a      	ldr	r2, [r7, #4]
 8010f3a:	7c12      	ldrb	r2, [r2, #16]
 8010f3c:	f107 0108 	add.w	r1, r7, #8
 8010f40:	4610      	mov	r0, r2
 8010f42:	4798      	blx	r3
 8010f44:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010f46:	e091      	b.n	801106c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010f48:	6839      	ldr	r1, [r7, #0]
 8010f4a:	6878      	ldr	r0, [r7, #4]
 8010f4c:	f000 faaa 	bl	80114a4 <USBD_CtlError>
        err++;
 8010f50:	7afb      	ldrb	r3, [r7, #11]
 8010f52:	3301      	adds	r3, #1
 8010f54:	72fb      	strb	r3, [r7, #11]
      break;
 8010f56:	e089      	b.n	801106c <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010f5e:	689b      	ldr	r3, [r3, #8]
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d00b      	beq.n	8010f7c <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010f6a:	689b      	ldr	r3, [r3, #8]
 8010f6c:	687a      	ldr	r2, [r7, #4]
 8010f6e:	7c12      	ldrb	r2, [r2, #16]
 8010f70:	f107 0108 	add.w	r1, r7, #8
 8010f74:	4610      	mov	r0, r2
 8010f76:	4798      	blx	r3
 8010f78:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010f7a:	e077      	b.n	801106c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010f7c:	6839      	ldr	r1, [r7, #0]
 8010f7e:	6878      	ldr	r0, [r7, #4]
 8010f80:	f000 fa90 	bl	80114a4 <USBD_CtlError>
        err++;
 8010f84:	7afb      	ldrb	r3, [r7, #11]
 8010f86:	3301      	adds	r3, #1
 8010f88:	72fb      	strb	r3, [r7, #11]
      break;
 8010f8a:	e06f      	b.n	801106c <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010f92:	68db      	ldr	r3, [r3, #12]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d00b      	beq.n	8010fb0 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010f9e:	68db      	ldr	r3, [r3, #12]
 8010fa0:	687a      	ldr	r2, [r7, #4]
 8010fa2:	7c12      	ldrb	r2, [r2, #16]
 8010fa4:	f107 0108 	add.w	r1, r7, #8
 8010fa8:	4610      	mov	r0, r2
 8010faa:	4798      	blx	r3
 8010fac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010fae:	e05d      	b.n	801106c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010fb0:	6839      	ldr	r1, [r7, #0]
 8010fb2:	6878      	ldr	r0, [r7, #4]
 8010fb4:	f000 fa76 	bl	80114a4 <USBD_CtlError>
        err++;
 8010fb8:	7afb      	ldrb	r3, [r7, #11]
 8010fba:	3301      	adds	r3, #1
 8010fbc:	72fb      	strb	r3, [r7, #11]
      break;
 8010fbe:	e055      	b.n	801106c <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010fc6:	691b      	ldr	r3, [r3, #16]
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d00b      	beq.n	8010fe4 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010fd2:	691b      	ldr	r3, [r3, #16]
 8010fd4:	687a      	ldr	r2, [r7, #4]
 8010fd6:	7c12      	ldrb	r2, [r2, #16]
 8010fd8:	f107 0108 	add.w	r1, r7, #8
 8010fdc:	4610      	mov	r0, r2
 8010fde:	4798      	blx	r3
 8010fe0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010fe2:	e043      	b.n	801106c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010fe4:	6839      	ldr	r1, [r7, #0]
 8010fe6:	6878      	ldr	r0, [r7, #4]
 8010fe8:	f000 fa5c 	bl	80114a4 <USBD_CtlError>
        err++;
 8010fec:	7afb      	ldrb	r3, [r7, #11]
 8010fee:	3301      	adds	r3, #1
 8010ff0:	72fb      	strb	r3, [r7, #11]
      break;
 8010ff2:	e03b      	b.n	801106c <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010ffa:	695b      	ldr	r3, [r3, #20]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d00b      	beq.n	8011018 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011006:	695b      	ldr	r3, [r3, #20]
 8011008:	687a      	ldr	r2, [r7, #4]
 801100a:	7c12      	ldrb	r2, [r2, #16]
 801100c:	f107 0108 	add.w	r1, r7, #8
 8011010:	4610      	mov	r0, r2
 8011012:	4798      	blx	r3
 8011014:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011016:	e029      	b.n	801106c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011018:	6839      	ldr	r1, [r7, #0]
 801101a:	6878      	ldr	r0, [r7, #4]
 801101c:	f000 fa42 	bl	80114a4 <USBD_CtlError>
        err++;
 8011020:	7afb      	ldrb	r3, [r7, #11]
 8011022:	3301      	adds	r3, #1
 8011024:	72fb      	strb	r3, [r7, #11]
      break;
 8011026:	e021      	b.n	801106c <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801102e:	699b      	ldr	r3, [r3, #24]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d00b      	beq.n	801104c <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801103a:	699b      	ldr	r3, [r3, #24]
 801103c:	687a      	ldr	r2, [r7, #4]
 801103e:	7c12      	ldrb	r2, [r2, #16]
 8011040:	f107 0108 	add.w	r1, r7, #8
 8011044:	4610      	mov	r0, r2
 8011046:	4798      	blx	r3
 8011048:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801104a:	e00f      	b.n	801106c <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 801104c:	6839      	ldr	r1, [r7, #0]
 801104e:	6878      	ldr	r0, [r7, #4]
 8011050:	f000 fa28 	bl	80114a4 <USBD_CtlError>
        err++;
 8011054:	7afb      	ldrb	r3, [r7, #11]
 8011056:	3301      	adds	r3, #1
 8011058:	72fb      	strb	r3, [r7, #11]
      break;
 801105a:	e007      	b.n	801106c <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 801105c:	6839      	ldr	r1, [r7, #0]
 801105e:	6878      	ldr	r0, [r7, #4]
 8011060:	f000 fa20 	bl	80114a4 <USBD_CtlError>
      err++;
 8011064:	7afb      	ldrb	r3, [r7, #11]
 8011066:	3301      	adds	r3, #1
 8011068:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 801106a:	bf00      	nop
    }
    break;
 801106c:	e037      	b.n	80110de <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	7c1b      	ldrb	r3, [r3, #16]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d109      	bne.n	801108a <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801107c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801107e:	f107 0208 	add.w	r2, r7, #8
 8011082:	4610      	mov	r0, r2
 8011084:	4798      	blx	r3
 8011086:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8011088:	e029      	b.n	80110de <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 801108a:	6839      	ldr	r1, [r7, #0]
 801108c:	6878      	ldr	r0, [r7, #4]
 801108e:	f000 fa09 	bl	80114a4 <USBD_CtlError>
      err++;
 8011092:	7afb      	ldrb	r3, [r7, #11]
 8011094:	3301      	adds	r3, #1
 8011096:	72fb      	strb	r3, [r7, #11]
    break;
 8011098:	e021      	b.n	80110de <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	7c1b      	ldrb	r3, [r3, #16]
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d10d      	bne.n	80110be <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80110a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110aa:	f107 0208 	add.w	r2, r7, #8
 80110ae:	4610      	mov	r0, r2
 80110b0:	4798      	blx	r3
 80110b2:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	3301      	adds	r3, #1
 80110b8:	2207      	movs	r2, #7
 80110ba:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80110bc:	e00f      	b.n	80110de <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80110be:	6839      	ldr	r1, [r7, #0]
 80110c0:	6878      	ldr	r0, [r7, #4]
 80110c2:	f000 f9ef 	bl	80114a4 <USBD_CtlError>
      err++;
 80110c6:	7afb      	ldrb	r3, [r7, #11]
 80110c8:	3301      	adds	r3, #1
 80110ca:	72fb      	strb	r3, [r7, #11]
    break;
 80110cc:	e007      	b.n	80110de <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 80110ce:	6839      	ldr	r1, [r7, #0]
 80110d0:	6878      	ldr	r0, [r7, #4]
 80110d2:	f000 f9e7 	bl	80114a4 <USBD_CtlError>
    err++;
 80110d6:	7afb      	ldrb	r3, [r7, #11]
 80110d8:	3301      	adds	r3, #1
 80110da:	72fb      	strb	r3, [r7, #11]
    break;
 80110dc:	bf00      	nop
  }

  if (err != 0U)
 80110de:	7afb      	ldrb	r3, [r7, #11]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d11e      	bne.n	8011122 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80110e4:	683b      	ldr	r3, [r7, #0]
 80110e6:	88db      	ldrh	r3, [r3, #6]
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d016      	beq.n	801111a <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 80110ec:	893b      	ldrh	r3, [r7, #8]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d00e      	beq.n	8011110 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 80110f2:	683b      	ldr	r3, [r7, #0]
 80110f4:	88da      	ldrh	r2, [r3, #6]
 80110f6:	893b      	ldrh	r3, [r7, #8]
 80110f8:	4293      	cmp	r3, r2
 80110fa:	bf28      	it	cs
 80110fc:	4613      	movcs	r3, r2
 80110fe:	b29b      	uxth	r3, r3
 8011100:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8011102:	893b      	ldrh	r3, [r7, #8]
 8011104:	461a      	mov	r2, r3
 8011106:	68f9      	ldr	r1, [r7, #12]
 8011108:	6878      	ldr	r0, [r7, #4]
 801110a:	f000 fa3c 	bl	8011586 <USBD_CtlSendData>
 801110e:	e009      	b.n	8011124 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8011110:	6839      	ldr	r1, [r7, #0]
 8011112:	6878      	ldr	r0, [r7, #4]
 8011114:	f000 f9c6 	bl	80114a4 <USBD_CtlError>
 8011118:	e004      	b.n	8011124 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 801111a:	6878      	ldr	r0, [r7, #4]
 801111c:	f000 fa8d 	bl	801163a <USBD_CtlSendStatus>
 8011120:	e000      	b.n	8011124 <USBD_GetDescriptor+0x2cc>
    return;
 8011122:	bf00      	nop
    }
  }
}
 8011124:	3710      	adds	r7, #16
 8011126:	46bd      	mov	sp, r7
 8011128:	bd80      	pop	{r7, pc}
 801112a:	bf00      	nop

0801112c <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801112c:	b580      	push	{r7, lr}
 801112e:	b084      	sub	sp, #16
 8011130:	af00      	add	r7, sp, #0
 8011132:	6078      	str	r0, [r7, #4]
 8011134:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011136:	683b      	ldr	r3, [r7, #0]
 8011138:	889b      	ldrh	r3, [r3, #4]
 801113a:	2b00      	cmp	r3, #0
 801113c:	d130      	bne.n	80111a0 <USBD_SetAddress+0x74>
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	88db      	ldrh	r3, [r3, #6]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d12c      	bne.n	80111a0 <USBD_SetAddress+0x74>
 8011146:	683b      	ldr	r3, [r7, #0]
 8011148:	885b      	ldrh	r3, [r3, #2]
 801114a:	2b7f      	cmp	r3, #127	; 0x7f
 801114c:	d828      	bhi.n	80111a0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801114e:	683b      	ldr	r3, [r7, #0]
 8011150:	885b      	ldrh	r3, [r3, #2]
 8011152:	b2db      	uxtb	r3, r3
 8011154:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011158:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011160:	2b03      	cmp	r3, #3
 8011162:	d104      	bne.n	801116e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8011164:	6839      	ldr	r1, [r7, #0]
 8011166:	6878      	ldr	r0, [r7, #4]
 8011168:	f000 f99c 	bl	80114a4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801116c:	e01c      	b.n	80111a8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	7bfa      	ldrb	r2, [r7, #15]
 8011172:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011176:	7bfb      	ldrb	r3, [r7, #15]
 8011178:	4619      	mov	r1, r3
 801117a:	6878      	ldr	r0, [r7, #4]
 801117c:	f000 ff84 	bl	8012088 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011180:	6878      	ldr	r0, [r7, #4]
 8011182:	f000 fa5a 	bl	801163a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011186:	7bfb      	ldrb	r3, [r7, #15]
 8011188:	2b00      	cmp	r3, #0
 801118a:	d004      	beq.n	8011196 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	2202      	movs	r2, #2
 8011190:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011194:	e008      	b.n	80111a8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	2201      	movs	r2, #1
 801119a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801119e:	e003      	b.n	80111a8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80111a0:	6839      	ldr	r1, [r7, #0]
 80111a2:	6878      	ldr	r0, [r7, #4]
 80111a4:	f000 f97e 	bl	80114a4 <USBD_CtlError>
  }
}
 80111a8:	bf00      	nop
 80111aa:	3710      	adds	r7, #16
 80111ac:	46bd      	mov	sp, r7
 80111ae:	bd80      	pop	{r7, pc}

080111b0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b084      	sub	sp, #16
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	6078      	str	r0, [r7, #4]
 80111b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80111ba:	2300      	movs	r3, #0
 80111bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	885b      	ldrh	r3, [r3, #2]
 80111c2:	b2da      	uxtb	r2, r3
 80111c4:	4b4b      	ldr	r3, [pc, #300]	; (80112f4 <USBD_SetConfig+0x144>)
 80111c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80111c8:	4b4a      	ldr	r3, [pc, #296]	; (80112f4 <USBD_SetConfig+0x144>)
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	2b01      	cmp	r3, #1
 80111ce:	d905      	bls.n	80111dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80111d0:	6839      	ldr	r1, [r7, #0]
 80111d2:	6878      	ldr	r0, [r7, #4]
 80111d4:	f000 f966 	bl	80114a4 <USBD_CtlError>
    return USBD_FAIL;
 80111d8:	2303      	movs	r3, #3
 80111da:	e087      	b.n	80112ec <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80111e2:	2b02      	cmp	r3, #2
 80111e4:	d002      	beq.n	80111ec <USBD_SetConfig+0x3c>
 80111e6:	2b03      	cmp	r3, #3
 80111e8:	d025      	beq.n	8011236 <USBD_SetConfig+0x86>
 80111ea:	e071      	b.n	80112d0 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80111ec:	4b41      	ldr	r3, [pc, #260]	; (80112f4 <USBD_SetConfig+0x144>)
 80111ee:	781b      	ldrb	r3, [r3, #0]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d01c      	beq.n	801122e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80111f4:	4b3f      	ldr	r3, [pc, #252]	; (80112f4 <USBD_SetConfig+0x144>)
 80111f6:	781b      	ldrb	r3, [r3, #0]
 80111f8:	461a      	mov	r2, r3
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80111fe:	4b3d      	ldr	r3, [pc, #244]	; (80112f4 <USBD_SetConfig+0x144>)
 8011200:	781b      	ldrb	r3, [r3, #0]
 8011202:	4619      	mov	r1, r3
 8011204:	6878      	ldr	r0, [r7, #4]
 8011206:	f7ff f9a7 	bl	8010558 <USBD_SetClassConfig>
 801120a:	4603      	mov	r3, r0
 801120c:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 801120e:	7bfb      	ldrb	r3, [r7, #15]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d004      	beq.n	801121e <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8011214:	6839      	ldr	r1, [r7, #0]
 8011216:	6878      	ldr	r0, [r7, #4]
 8011218:	f000 f944 	bl	80114a4 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 801121c:	e065      	b.n	80112ea <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801121e:	6878      	ldr	r0, [r7, #4]
 8011220:	f000 fa0b 	bl	801163a <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	2203      	movs	r2, #3
 8011228:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 801122c:	e05d      	b.n	80112ea <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 801122e:	6878      	ldr	r0, [r7, #4]
 8011230:	f000 fa03 	bl	801163a <USBD_CtlSendStatus>
    break;
 8011234:	e059      	b.n	80112ea <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8011236:	4b2f      	ldr	r3, [pc, #188]	; (80112f4 <USBD_SetConfig+0x144>)
 8011238:	781b      	ldrb	r3, [r3, #0]
 801123a:	2b00      	cmp	r3, #0
 801123c:	d112      	bne.n	8011264 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	2202      	movs	r2, #2
 8011242:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8011246:	4b2b      	ldr	r3, [pc, #172]	; (80112f4 <USBD_SetConfig+0x144>)
 8011248:	781b      	ldrb	r3, [r3, #0]
 801124a:	461a      	mov	r2, r3
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011250:	4b28      	ldr	r3, [pc, #160]	; (80112f4 <USBD_SetConfig+0x144>)
 8011252:	781b      	ldrb	r3, [r3, #0]
 8011254:	4619      	mov	r1, r3
 8011256:	6878      	ldr	r0, [r7, #4]
 8011258:	f7ff f99a 	bl	8010590 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 801125c:	6878      	ldr	r0, [r7, #4]
 801125e:	f000 f9ec 	bl	801163a <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8011262:	e042      	b.n	80112ea <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8011264:	4b23      	ldr	r3, [pc, #140]	; (80112f4 <USBD_SetConfig+0x144>)
 8011266:	781b      	ldrb	r3, [r3, #0]
 8011268:	461a      	mov	r2, r3
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	685b      	ldr	r3, [r3, #4]
 801126e:	429a      	cmp	r2, r3
 8011270:	d02a      	beq.n	80112c8 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	685b      	ldr	r3, [r3, #4]
 8011276:	b2db      	uxtb	r3, r3
 8011278:	4619      	mov	r1, r3
 801127a:	6878      	ldr	r0, [r7, #4]
 801127c:	f7ff f988 	bl	8010590 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8011280:	4b1c      	ldr	r3, [pc, #112]	; (80112f4 <USBD_SetConfig+0x144>)
 8011282:	781b      	ldrb	r3, [r3, #0]
 8011284:	461a      	mov	r2, r3
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801128a:	4b1a      	ldr	r3, [pc, #104]	; (80112f4 <USBD_SetConfig+0x144>)
 801128c:	781b      	ldrb	r3, [r3, #0]
 801128e:	4619      	mov	r1, r3
 8011290:	6878      	ldr	r0, [r7, #4]
 8011292:	f7ff f961 	bl	8010558 <USBD_SetClassConfig>
 8011296:	4603      	mov	r3, r0
 8011298:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 801129a:	7bfb      	ldrb	r3, [r7, #15]
 801129c:	2b00      	cmp	r3, #0
 801129e:	d00f      	beq.n	80112c0 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 80112a0:	6839      	ldr	r1, [r7, #0]
 80112a2:	6878      	ldr	r0, [r7, #4]
 80112a4:	f000 f8fe 	bl	80114a4 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	685b      	ldr	r3, [r3, #4]
 80112ac:	b2db      	uxtb	r3, r3
 80112ae:	4619      	mov	r1, r3
 80112b0:	6878      	ldr	r0, [r7, #4]
 80112b2:	f7ff f96d 	bl	8010590 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	2202      	movs	r2, #2
 80112ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80112be:	e014      	b.n	80112ea <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80112c0:	6878      	ldr	r0, [r7, #4]
 80112c2:	f000 f9ba 	bl	801163a <USBD_CtlSendStatus>
    break;
 80112c6:	e010      	b.n	80112ea <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80112c8:	6878      	ldr	r0, [r7, #4]
 80112ca:	f000 f9b6 	bl	801163a <USBD_CtlSendStatus>
    break;
 80112ce:	e00c      	b.n	80112ea <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 80112d0:	6839      	ldr	r1, [r7, #0]
 80112d2:	6878      	ldr	r0, [r7, #4]
 80112d4:	f000 f8e6 	bl	80114a4 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 80112d8:	4b06      	ldr	r3, [pc, #24]	; (80112f4 <USBD_SetConfig+0x144>)
 80112da:	781b      	ldrb	r3, [r3, #0]
 80112dc:	4619      	mov	r1, r3
 80112de:	6878      	ldr	r0, [r7, #4]
 80112e0:	f7ff f956 	bl	8010590 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80112e4:	2303      	movs	r3, #3
 80112e6:	73fb      	strb	r3, [r7, #15]
    break;
 80112e8:	bf00      	nop
  }

  return ret;
 80112ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80112ec:	4618      	mov	r0, r3
 80112ee:	3710      	adds	r7, #16
 80112f0:	46bd      	mov	sp, r7
 80112f2:	bd80      	pop	{r7, pc}
 80112f4:	200006fc 	.word	0x200006fc

080112f8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112f8:	b580      	push	{r7, lr}
 80112fa:	b082      	sub	sp, #8
 80112fc:	af00      	add	r7, sp, #0
 80112fe:	6078      	str	r0, [r7, #4]
 8011300:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8011302:	683b      	ldr	r3, [r7, #0]
 8011304:	88db      	ldrh	r3, [r3, #6]
 8011306:	2b01      	cmp	r3, #1
 8011308:	d004      	beq.n	8011314 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801130a:	6839      	ldr	r1, [r7, #0]
 801130c:	6878      	ldr	r0, [r7, #4]
 801130e:	f000 f8c9 	bl	80114a4 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8011312:	e021      	b.n	8011358 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801131a:	2b01      	cmp	r3, #1
 801131c:	db17      	blt.n	801134e <USBD_GetConfig+0x56>
 801131e:	2b02      	cmp	r3, #2
 8011320:	dd02      	ble.n	8011328 <USBD_GetConfig+0x30>
 8011322:	2b03      	cmp	r3, #3
 8011324:	d00b      	beq.n	801133e <USBD_GetConfig+0x46>
 8011326:	e012      	b.n	801134e <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	2200      	movs	r2, #0
 801132c:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	3308      	adds	r3, #8
 8011332:	2201      	movs	r2, #1
 8011334:	4619      	mov	r1, r3
 8011336:	6878      	ldr	r0, [r7, #4]
 8011338:	f000 f925 	bl	8011586 <USBD_CtlSendData>
      break;
 801133c:	e00c      	b.n	8011358 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	3304      	adds	r3, #4
 8011342:	2201      	movs	r2, #1
 8011344:	4619      	mov	r1, r3
 8011346:	6878      	ldr	r0, [r7, #4]
 8011348:	f000 f91d 	bl	8011586 <USBD_CtlSendData>
      break;
 801134c:	e004      	b.n	8011358 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 801134e:	6839      	ldr	r1, [r7, #0]
 8011350:	6878      	ldr	r0, [r7, #4]
 8011352:	f000 f8a7 	bl	80114a4 <USBD_CtlError>
      break;
 8011356:	bf00      	nop
}
 8011358:	bf00      	nop
 801135a:	3708      	adds	r7, #8
 801135c:	46bd      	mov	sp, r7
 801135e:	bd80      	pop	{r7, pc}

08011360 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011360:	b580      	push	{r7, lr}
 8011362:	b082      	sub	sp, #8
 8011364:	af00      	add	r7, sp, #0
 8011366:	6078      	str	r0, [r7, #4]
 8011368:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011370:	3b01      	subs	r3, #1
 8011372:	2b02      	cmp	r3, #2
 8011374:	d81e      	bhi.n	80113b4 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8011376:	683b      	ldr	r3, [r7, #0]
 8011378:	88db      	ldrh	r3, [r3, #6]
 801137a:	2b02      	cmp	r3, #2
 801137c:	d004      	beq.n	8011388 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 801137e:	6839      	ldr	r1, [r7, #0]
 8011380:	6878      	ldr	r0, [r7, #4]
 8011382:	f000 f88f 	bl	80114a4 <USBD_CtlError>
      break;
 8011386:	e01a      	b.n	80113be <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	2201      	movs	r2, #1
 801138c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8011394:	2b00      	cmp	r3, #0
 8011396:	d005      	beq.n	80113a4 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	68db      	ldr	r3, [r3, #12]
 801139c:	f043 0202 	orr.w	r2, r3, #2
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	330c      	adds	r3, #12
 80113a8:	2202      	movs	r2, #2
 80113aa:	4619      	mov	r1, r3
 80113ac:	6878      	ldr	r0, [r7, #4]
 80113ae:	f000 f8ea 	bl	8011586 <USBD_CtlSendData>
    break;
 80113b2:	e004      	b.n	80113be <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 80113b4:	6839      	ldr	r1, [r7, #0]
 80113b6:	6878      	ldr	r0, [r7, #4]
 80113b8:	f000 f874 	bl	80114a4 <USBD_CtlError>
    break;
 80113bc:	bf00      	nop
  }
}
 80113be:	bf00      	nop
 80113c0:	3708      	adds	r7, #8
 80113c2:	46bd      	mov	sp, r7
 80113c4:	bd80      	pop	{r7, pc}

080113c6 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80113c6:	b580      	push	{r7, lr}
 80113c8:	b082      	sub	sp, #8
 80113ca:	af00      	add	r7, sp, #0
 80113cc:	6078      	str	r0, [r7, #4]
 80113ce:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80113d0:	683b      	ldr	r3, [r7, #0]
 80113d2:	885b      	ldrh	r3, [r3, #2]
 80113d4:	2b01      	cmp	r3, #1
 80113d6:	d106      	bne.n	80113e6 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	2201      	movs	r2, #1
 80113dc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80113e0:	6878      	ldr	r0, [r7, #4]
 80113e2:	f000 f92a 	bl	801163a <USBD_CtlSendStatus>
  }
}
 80113e6:	bf00      	nop
 80113e8:	3708      	adds	r7, #8
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}

080113ee <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80113ee:	b580      	push	{r7, lr}
 80113f0:	b082      	sub	sp, #8
 80113f2:	af00      	add	r7, sp, #0
 80113f4:	6078      	str	r0, [r7, #4]
 80113f6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80113fe:	3b01      	subs	r3, #1
 8011400:	2b02      	cmp	r3, #2
 8011402:	d80b      	bhi.n	801141c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011404:	683b      	ldr	r3, [r7, #0]
 8011406:	885b      	ldrh	r3, [r3, #2]
 8011408:	2b01      	cmp	r3, #1
 801140a:	d10c      	bne.n	8011426 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	2200      	movs	r2, #0
 8011410:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011414:	6878      	ldr	r0, [r7, #4]
 8011416:	f000 f910 	bl	801163a <USBD_CtlSendStatus>
      }
      break;
 801141a:	e004      	b.n	8011426 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 801141c:	6839      	ldr	r1, [r7, #0]
 801141e:	6878      	ldr	r0, [r7, #4]
 8011420:	f000 f840 	bl	80114a4 <USBD_CtlError>
      break;
 8011424:	e000      	b.n	8011428 <USBD_ClrFeature+0x3a>
      break;
 8011426:	bf00      	nop
  }
}
 8011428:	bf00      	nop
 801142a:	3708      	adds	r7, #8
 801142c:	46bd      	mov	sp, r7
 801142e:	bd80      	pop	{r7, pc}

08011430 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011430:	b580      	push	{r7, lr}
 8011432:	b084      	sub	sp, #16
 8011434:	af00      	add	r7, sp, #0
 8011436:	6078      	str	r0, [r7, #4]
 8011438:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801143a:	683b      	ldr	r3, [r7, #0]
 801143c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801143e:	68fb      	ldr	r3, [r7, #12]
 8011440:	781a      	ldrb	r2, [r3, #0]
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	3301      	adds	r3, #1
 801144a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	781a      	ldrb	r2, [r3, #0]
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	3301      	adds	r3, #1
 8011458:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801145a:	68f8      	ldr	r0, [r7, #12]
 801145c:	f7ff fad3 	bl	8010a06 <SWAPBYTE>
 8011460:	4603      	mov	r3, r0
 8011462:	461a      	mov	r2, r3
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	3301      	adds	r3, #1
 801146c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	3301      	adds	r3, #1
 8011472:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011474:	68f8      	ldr	r0, [r7, #12]
 8011476:	f7ff fac6 	bl	8010a06 <SWAPBYTE>
 801147a:	4603      	mov	r3, r0
 801147c:	461a      	mov	r2, r3
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	3301      	adds	r3, #1
 8011486:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	3301      	adds	r3, #1
 801148c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801148e:	68f8      	ldr	r0, [r7, #12]
 8011490:	f7ff fab9 	bl	8010a06 <SWAPBYTE>
 8011494:	4603      	mov	r3, r0
 8011496:	461a      	mov	r2, r3
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	80da      	strh	r2, [r3, #6]
}
 801149c:	bf00      	nop
 801149e:	3710      	adds	r7, #16
 80114a0:	46bd      	mov	sp, r7
 80114a2:	bd80      	pop	{r7, pc}

080114a4 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b082      	sub	sp, #8
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
 80114ac:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80114ae:	2180      	movs	r1, #128	; 0x80
 80114b0:	6878      	ldr	r0, [r7, #4]
 80114b2:	f000 fd7f 	bl	8011fb4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80114b6:	2100      	movs	r1, #0
 80114b8:	6878      	ldr	r0, [r7, #4]
 80114ba:	f000 fd7b 	bl	8011fb4 <USBD_LL_StallEP>
}
 80114be:	bf00      	nop
 80114c0:	3708      	adds	r7, #8
 80114c2:	46bd      	mov	sp, r7
 80114c4:	bd80      	pop	{r7, pc}

080114c6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80114c6:	b580      	push	{r7, lr}
 80114c8:	b086      	sub	sp, #24
 80114ca:	af00      	add	r7, sp, #0
 80114cc:	60f8      	str	r0, [r7, #12]
 80114ce:	60b9      	str	r1, [r7, #8]
 80114d0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80114d2:	2300      	movs	r3, #0
 80114d4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80114d6:	68fb      	ldr	r3, [r7, #12]
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d036      	beq.n	801154a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80114e0:	6938      	ldr	r0, [r7, #16]
 80114e2:	f000 f836 	bl	8011552 <USBD_GetLen>
 80114e6:	4603      	mov	r3, r0
 80114e8:	3301      	adds	r3, #1
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	005b      	lsls	r3, r3, #1
 80114ee:	b29a      	uxth	r2, r3
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80114f4:	7dfb      	ldrb	r3, [r7, #23]
 80114f6:	68ba      	ldr	r2, [r7, #8]
 80114f8:	4413      	add	r3, r2
 80114fa:	687a      	ldr	r2, [r7, #4]
 80114fc:	7812      	ldrb	r2, [r2, #0]
 80114fe:	701a      	strb	r2, [r3, #0]
  idx++;
 8011500:	7dfb      	ldrb	r3, [r7, #23]
 8011502:	3301      	adds	r3, #1
 8011504:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011506:	7dfb      	ldrb	r3, [r7, #23]
 8011508:	68ba      	ldr	r2, [r7, #8]
 801150a:	4413      	add	r3, r2
 801150c:	2203      	movs	r2, #3
 801150e:	701a      	strb	r2, [r3, #0]
  idx++;
 8011510:	7dfb      	ldrb	r3, [r7, #23]
 8011512:	3301      	adds	r3, #1
 8011514:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011516:	e013      	b.n	8011540 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8011518:	7dfb      	ldrb	r3, [r7, #23]
 801151a:	68ba      	ldr	r2, [r7, #8]
 801151c:	4413      	add	r3, r2
 801151e:	693a      	ldr	r2, [r7, #16]
 8011520:	7812      	ldrb	r2, [r2, #0]
 8011522:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011524:	693b      	ldr	r3, [r7, #16]
 8011526:	3301      	adds	r3, #1
 8011528:	613b      	str	r3, [r7, #16]
    idx++;
 801152a:	7dfb      	ldrb	r3, [r7, #23]
 801152c:	3301      	adds	r3, #1
 801152e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011530:	7dfb      	ldrb	r3, [r7, #23]
 8011532:	68ba      	ldr	r2, [r7, #8]
 8011534:	4413      	add	r3, r2
 8011536:	2200      	movs	r2, #0
 8011538:	701a      	strb	r2, [r3, #0]
    idx++;
 801153a:	7dfb      	ldrb	r3, [r7, #23]
 801153c:	3301      	adds	r3, #1
 801153e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011540:	693b      	ldr	r3, [r7, #16]
 8011542:	781b      	ldrb	r3, [r3, #0]
 8011544:	2b00      	cmp	r3, #0
 8011546:	d1e7      	bne.n	8011518 <USBD_GetString+0x52>
 8011548:	e000      	b.n	801154c <USBD_GetString+0x86>
    return;
 801154a:	bf00      	nop
  }
}
 801154c:	3718      	adds	r7, #24
 801154e:	46bd      	mov	sp, r7
 8011550:	bd80      	pop	{r7, pc}

08011552 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011552:	b480      	push	{r7}
 8011554:	b085      	sub	sp, #20
 8011556:	af00      	add	r7, sp, #0
 8011558:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801155a:	2300      	movs	r3, #0
 801155c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011562:	e005      	b.n	8011570 <USBD_GetLen+0x1e>
  {
    len++;
 8011564:	7bfb      	ldrb	r3, [r7, #15]
 8011566:	3301      	adds	r3, #1
 8011568:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801156a:	68bb      	ldr	r3, [r7, #8]
 801156c:	3301      	adds	r3, #1
 801156e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011570:	68bb      	ldr	r3, [r7, #8]
 8011572:	781b      	ldrb	r3, [r3, #0]
 8011574:	2b00      	cmp	r3, #0
 8011576:	d1f5      	bne.n	8011564 <USBD_GetLen+0x12>
  }

  return len;
 8011578:	7bfb      	ldrb	r3, [r7, #15]
}
 801157a:	4618      	mov	r0, r3
 801157c:	3714      	adds	r7, #20
 801157e:	46bd      	mov	sp, r7
 8011580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011584:	4770      	bx	lr

08011586 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011586:	b580      	push	{r7, lr}
 8011588:	b084      	sub	sp, #16
 801158a:	af00      	add	r7, sp, #0
 801158c:	60f8      	str	r0, [r7, #12]
 801158e:	60b9      	str	r1, [r7, #8]
 8011590:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	2202      	movs	r2, #2
 8011596:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	687a      	ldr	r2, [r7, #4]
 801159e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	687a      	ldr	r2, [r7, #4]
 80115a4:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	68ba      	ldr	r2, [r7, #8]
 80115aa:	2100      	movs	r1, #0
 80115ac:	68f8      	ldr	r0, [r7, #12]
 80115ae:	f000 fd8a 	bl	80120c6 <USBD_LL_Transmit>

  return USBD_OK;
 80115b2:	2300      	movs	r3, #0
}
 80115b4:	4618      	mov	r0, r3
 80115b6:	3710      	adds	r7, #16
 80115b8:	46bd      	mov	sp, r7
 80115ba:	bd80      	pop	{r7, pc}

080115bc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80115bc:	b580      	push	{r7, lr}
 80115be:	b084      	sub	sp, #16
 80115c0:	af00      	add	r7, sp, #0
 80115c2:	60f8      	str	r0, [r7, #12]
 80115c4:	60b9      	str	r1, [r7, #8]
 80115c6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	68ba      	ldr	r2, [r7, #8]
 80115cc:	2100      	movs	r1, #0
 80115ce:	68f8      	ldr	r0, [r7, #12]
 80115d0:	f000 fd79 	bl	80120c6 <USBD_LL_Transmit>

  return USBD_OK;
 80115d4:	2300      	movs	r3, #0
}
 80115d6:	4618      	mov	r0, r3
 80115d8:	3710      	adds	r7, #16
 80115da:	46bd      	mov	sp, r7
 80115dc:	bd80      	pop	{r7, pc}

080115de <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80115de:	b580      	push	{r7, lr}
 80115e0:	b084      	sub	sp, #16
 80115e2:	af00      	add	r7, sp, #0
 80115e4:	60f8      	str	r0, [r7, #12]
 80115e6:	60b9      	str	r1, [r7, #8]
 80115e8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	2203      	movs	r2, #3
 80115ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	687a      	ldr	r2, [r7, #4]
 80115f6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	687a      	ldr	r2, [r7, #4]
 80115fe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	68ba      	ldr	r2, [r7, #8]
 8011606:	2100      	movs	r1, #0
 8011608:	68f8      	ldr	r0, [r7, #12]
 801160a:	f000 fd7d 	bl	8012108 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801160e:	2300      	movs	r3, #0
}
 8011610:	4618      	mov	r0, r3
 8011612:	3710      	adds	r7, #16
 8011614:	46bd      	mov	sp, r7
 8011616:	bd80      	pop	{r7, pc}

08011618 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011618:	b580      	push	{r7, lr}
 801161a:	b084      	sub	sp, #16
 801161c:	af00      	add	r7, sp, #0
 801161e:	60f8      	str	r0, [r7, #12]
 8011620:	60b9      	str	r1, [r7, #8]
 8011622:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	68ba      	ldr	r2, [r7, #8]
 8011628:	2100      	movs	r1, #0
 801162a:	68f8      	ldr	r0, [r7, #12]
 801162c:	f000 fd6c 	bl	8012108 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011630:	2300      	movs	r3, #0
}
 8011632:	4618      	mov	r0, r3
 8011634:	3710      	adds	r7, #16
 8011636:	46bd      	mov	sp, r7
 8011638:	bd80      	pop	{r7, pc}

0801163a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801163a:	b580      	push	{r7, lr}
 801163c:	b082      	sub	sp, #8
 801163e:	af00      	add	r7, sp, #0
 8011640:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	2204      	movs	r2, #4
 8011646:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801164a:	2300      	movs	r3, #0
 801164c:	2200      	movs	r2, #0
 801164e:	2100      	movs	r1, #0
 8011650:	6878      	ldr	r0, [r7, #4]
 8011652:	f000 fd38 	bl	80120c6 <USBD_LL_Transmit>

  return USBD_OK;
 8011656:	2300      	movs	r3, #0
}
 8011658:	4618      	mov	r0, r3
 801165a:	3708      	adds	r7, #8
 801165c:	46bd      	mov	sp, r7
 801165e:	bd80      	pop	{r7, pc}

08011660 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011660:	b580      	push	{r7, lr}
 8011662:	b082      	sub	sp, #8
 8011664:	af00      	add	r7, sp, #0
 8011666:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	2205      	movs	r2, #5
 801166c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011670:	2300      	movs	r3, #0
 8011672:	2200      	movs	r2, #0
 8011674:	2100      	movs	r1, #0
 8011676:	6878      	ldr	r0, [r7, #4]
 8011678:	f000 fd46 	bl	8012108 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801167c:	2300      	movs	r3, #0
}
 801167e:	4618      	mov	r0, r3
 8011680:	3708      	adds	r7, #8
 8011682:	46bd      	mov	sp, r7
 8011684:	bd80      	pop	{r7, pc}
	...

08011688 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011688:	b580      	push	{r7, lr}
 801168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801168c:	2200      	movs	r2, #0
 801168e:	4912      	ldr	r1, [pc, #72]	; (80116d8 <MX_USB_DEVICE_Init+0x50>)
 8011690:	4812      	ldr	r0, [pc, #72]	; (80116dc <MX_USB_DEVICE_Init+0x54>)
 8011692:	f7fe fef3 	bl	801047c <USBD_Init>
 8011696:	4603      	mov	r3, r0
 8011698:	2b00      	cmp	r3, #0
 801169a:	d001      	beq.n	80116a0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801169c:	f7f2 fe8c 	bl	80043b8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80116a0:	490f      	ldr	r1, [pc, #60]	; (80116e0 <MX_USB_DEVICE_Init+0x58>)
 80116a2:	480e      	ldr	r0, [pc, #56]	; (80116dc <MX_USB_DEVICE_Init+0x54>)
 80116a4:	f7fe ff20 	bl	80104e8 <USBD_RegisterClass>
 80116a8:	4603      	mov	r3, r0
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d001      	beq.n	80116b2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80116ae:	f7f2 fe83 	bl	80043b8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80116b2:	490c      	ldr	r1, [pc, #48]	; (80116e4 <MX_USB_DEVICE_Init+0x5c>)
 80116b4:	4809      	ldr	r0, [pc, #36]	; (80116dc <MX_USB_DEVICE_Init+0x54>)
 80116b6:	f7fe fe45 	bl	8010344 <USBD_CDC_RegisterInterface>
 80116ba:	4603      	mov	r3, r0
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d001      	beq.n	80116c4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80116c0:	f7f2 fe7a 	bl	80043b8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80116c4:	4805      	ldr	r0, [pc, #20]	; (80116dc <MX_USB_DEVICE_Init+0x54>)
 80116c6:	f7fe ff30 	bl	801052a <USBD_Start>
 80116ca:	4603      	mov	r3, r0
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d001      	beq.n	80116d4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80116d0:	f7f2 fe72 	bl	80043b8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80116d4:	bf00      	nop
 80116d6:	bd80      	pop	{r7, pc}
 80116d8:	20000208 	.word	0x20000208
 80116dc:	20000b94 	.word	0x20000b94
 80116e0:	200000f0 	.word	0x200000f0
 80116e4:	200001f4 	.word	0x200001f4

080116e8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80116e8:	b480      	push	{r7}
 80116ea:	b083      	sub	sp, #12
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80116f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80116f4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80116f8:	f003 0301 	and.w	r3, r3, #1
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	d013      	beq.n	8011728 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8011700:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8011704:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8011708:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 801170c:	2b00      	cmp	r3, #0
 801170e:	d00b      	beq.n	8011728 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8011710:	e000      	b.n	8011714 <ITM_SendChar+0x2c>
    {
      __NOP();
 8011712:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8011714:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d0f9      	beq.n	8011712 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 801171e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8011722:	687a      	ldr	r2, [r7, #4]
 8011724:	b2d2      	uxtb	r2, r2
 8011726:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8011728:	687b      	ldr	r3, [r7, #4]
}
 801172a:	4618      	mov	r0, r3
 801172c:	370c      	adds	r7, #12
 801172e:	46bd      	mov	sp, r7
 8011730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011734:	4770      	bx	lr

08011736 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 8011736:	b580      	push	{r7, lr}
 8011738:	b084      	sub	sp, #16
 801173a:	af00      	add	r7, sp, #0
 801173c:	6078      	str	r0, [r7, #4]
 801173e:	460b      	mov	r3, r1
 8011740:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 8011742:	2300      	movs	r3, #0
 8011744:	81fb      	strh	r3, [r7, #14]
 8011746:	e007      	b.n	8011758 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	781b      	ldrb	r3, [r3, #0]
 801174c:	4618      	mov	r0, r3
 801174e:	f7ff ffcb 	bl	80116e8 <ITM_SendChar>
	for(i=0; i<len; i++){
 8011752:	89fb      	ldrh	r3, [r7, #14]
 8011754:	3301      	adds	r3, #1
 8011756:	81fb      	strh	r3, [r7, #14]
 8011758:	89fa      	ldrh	r2, [r7, #14]
 801175a:	887b      	ldrh	r3, [r7, #2]
 801175c:	429a      	cmp	r2, r3
 801175e:	d3f3      	bcc.n	8011748 <Debug_write+0x12>
	}
	return i;
 8011760:	89fb      	ldrh	r3, [r7, #14]
}
 8011762:	4618      	mov	r0, r3
 8011764:	3710      	adds	r7, #16
 8011766:	46bd      	mov	sp, r7
 8011768:	bd80      	pop	{r7, pc}
	...

0801176c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801176c:	b580      	push	{r7, lr}
 801176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011770:	2200      	movs	r2, #0
 8011772:	4905      	ldr	r1, [pc, #20]	; (8011788 <CDC_Init_FS+0x1c>)
 8011774:	4805      	ldr	r0, [pc, #20]	; (801178c <CDC_Init_FS+0x20>)
 8011776:	f7fe fdfa 	bl	801036e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801177a:	4905      	ldr	r1, [pc, #20]	; (8011790 <CDC_Init_FS+0x24>)
 801177c:	4803      	ldr	r0, [pc, #12]	; (801178c <CDC_Init_FS+0x20>)
 801177e:	f7fe fe0f 	bl	80103a0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011782:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011784:	4618      	mov	r0, r3
 8011786:	bd80      	pop	{r7, pc}
 8011788:	20001664 	.word	0x20001664
 801178c:	20000b94 	.word	0x20000b94
 8011790:	20000e64 	.word	0x20000e64

08011794 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011794:	b480      	push	{r7}
 8011796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011798:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801179a:	4618      	mov	r0, r3
 801179c:	46bd      	mov	sp, r7
 801179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a2:	4770      	bx	lr

080117a4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80117a4:	b480      	push	{r7}
 80117a6:	b083      	sub	sp, #12
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	4603      	mov	r3, r0
 80117ac:	6039      	str	r1, [r7, #0]
 80117ae:	71fb      	strb	r3, [r7, #7]
 80117b0:	4613      	mov	r3, r2
 80117b2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80117b4:	79fb      	ldrb	r3, [r7, #7]
 80117b6:	2b23      	cmp	r3, #35	; 0x23
 80117b8:	f200 808c 	bhi.w	80118d4 <CDC_Control_FS+0x130>
 80117bc:	a201      	add	r2, pc, #4	; (adr r2, 80117c4 <CDC_Control_FS+0x20>)
 80117be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117c2:	bf00      	nop
 80117c4:	080118d5 	.word	0x080118d5
 80117c8:	080118d5 	.word	0x080118d5
 80117cc:	080118d5 	.word	0x080118d5
 80117d0:	080118d5 	.word	0x080118d5
 80117d4:	080118d5 	.word	0x080118d5
 80117d8:	080118d5 	.word	0x080118d5
 80117dc:	080118d5 	.word	0x080118d5
 80117e0:	080118d5 	.word	0x080118d5
 80117e4:	080118d5 	.word	0x080118d5
 80117e8:	080118d5 	.word	0x080118d5
 80117ec:	080118d5 	.word	0x080118d5
 80117f0:	080118d5 	.word	0x080118d5
 80117f4:	080118d5 	.word	0x080118d5
 80117f8:	080118d5 	.word	0x080118d5
 80117fc:	080118d5 	.word	0x080118d5
 8011800:	080118d5 	.word	0x080118d5
 8011804:	080118d5 	.word	0x080118d5
 8011808:	080118d5 	.word	0x080118d5
 801180c:	080118d5 	.word	0x080118d5
 8011810:	080118d5 	.word	0x080118d5
 8011814:	080118d5 	.word	0x080118d5
 8011818:	080118d5 	.word	0x080118d5
 801181c:	080118d5 	.word	0x080118d5
 8011820:	080118d5 	.word	0x080118d5
 8011824:	080118d5 	.word	0x080118d5
 8011828:	080118d5 	.word	0x080118d5
 801182c:	080118d5 	.word	0x080118d5
 8011830:	080118d5 	.word	0x080118d5
 8011834:	080118d5 	.word	0x080118d5
 8011838:	080118d5 	.word	0x080118d5
 801183c:	080118d5 	.word	0x080118d5
 8011840:	080118d5 	.word	0x080118d5
 8011844:	08011855 	.word	0x08011855
 8011848:	0801188f 	.word	0x0801188f
 801184c:	080118d5 	.word	0x080118d5
 8011850:	080118d5 	.word	0x080118d5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	781a      	ldrb	r2, [r3, #0]
 8011858:	4b22      	ldr	r3, [pc, #136]	; (80118e4 <CDC_Control_FS+0x140>)
 801185a:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 801185c:	683b      	ldr	r3, [r7, #0]
 801185e:	785a      	ldrb	r2, [r3, #1]
 8011860:	4b20      	ldr	r3, [pc, #128]	; (80118e4 <CDC_Control_FS+0x140>)
 8011862:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 8011864:	683b      	ldr	r3, [r7, #0]
 8011866:	789a      	ldrb	r2, [r3, #2]
 8011868:	4b1e      	ldr	r3, [pc, #120]	; (80118e4 <CDC_Control_FS+0x140>)
 801186a:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 801186c:	683b      	ldr	r3, [r7, #0]
 801186e:	78da      	ldrb	r2, [r3, #3]
 8011870:	4b1c      	ldr	r3, [pc, #112]	; (80118e4 <CDC_Control_FS+0x140>)
 8011872:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 8011874:	683b      	ldr	r3, [r7, #0]
 8011876:	791a      	ldrb	r2, [r3, #4]
 8011878:	4b1a      	ldr	r3, [pc, #104]	; (80118e4 <CDC_Control_FS+0x140>)
 801187a:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 801187c:	683b      	ldr	r3, [r7, #0]
 801187e:	795a      	ldrb	r2, [r3, #5]
 8011880:	4b18      	ldr	r3, [pc, #96]	; (80118e4 <CDC_Control_FS+0x140>)
 8011882:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 8011884:	683b      	ldr	r3, [r7, #0]
 8011886:	799a      	ldrb	r2, [r3, #6]
 8011888:	4b16      	ldr	r3, [pc, #88]	; (80118e4 <CDC_Control_FS+0x140>)
 801188a:	719a      	strb	r2, [r3, #6]
    break;
 801188c:	e023      	b.n	80118d6 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 801188e:	4b15      	ldr	r3, [pc, #84]	; (80118e4 <CDC_Control_FS+0x140>)
 8011890:	781a      	ldrb	r2, [r3, #0]
 8011892:	683b      	ldr	r3, [r7, #0]
 8011894:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	3301      	adds	r3, #1
 801189a:	4a12      	ldr	r2, [pc, #72]	; (80118e4 <CDC_Control_FS+0x140>)
 801189c:	7852      	ldrb	r2, [r2, #1]
 801189e:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 80118a0:	683b      	ldr	r3, [r7, #0]
 80118a2:	3302      	adds	r3, #2
 80118a4:	4a0f      	ldr	r2, [pc, #60]	; (80118e4 <CDC_Control_FS+0x140>)
 80118a6:	7892      	ldrb	r2, [r2, #2]
 80118a8:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 80118aa:	683b      	ldr	r3, [r7, #0]
 80118ac:	3303      	adds	r3, #3
 80118ae:	4a0d      	ldr	r2, [pc, #52]	; (80118e4 <CDC_Control_FS+0x140>)
 80118b0:	78d2      	ldrb	r2, [r2, #3]
 80118b2:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	3304      	adds	r3, #4
 80118b8:	4a0a      	ldr	r2, [pc, #40]	; (80118e4 <CDC_Control_FS+0x140>)
 80118ba:	7912      	ldrb	r2, [r2, #4]
 80118bc:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 80118be:	683b      	ldr	r3, [r7, #0]
 80118c0:	3305      	adds	r3, #5
 80118c2:	4a08      	ldr	r2, [pc, #32]	; (80118e4 <CDC_Control_FS+0x140>)
 80118c4:	7952      	ldrb	r2, [r2, #5]
 80118c6:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 80118c8:	683b      	ldr	r3, [r7, #0]
 80118ca:	3306      	adds	r3, #6
 80118cc:	4a05      	ldr	r2, [pc, #20]	; (80118e4 <CDC_Control_FS+0x140>)
 80118ce:	7992      	ldrb	r2, [r2, #6]
 80118d0:	701a      	strb	r2, [r3, #0]
    break;
 80118d2:	e000      	b.n	80118d6 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80118d4:	bf00      	nop
  }

  return (USBD_OK);
 80118d6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80118d8:	4618      	mov	r0, r3
 80118da:	370c      	adds	r7, #12
 80118dc:	46bd      	mov	sp, r7
 80118de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e2:	4770      	bx	lr
 80118e4:	20001e64 	.word	0x20001e64

080118e8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80118e8:	b580      	push	{r7, lr}
 80118ea:	b082      	sub	sp, #8
 80118ec:	af00      	add	r7, sp, #0
 80118ee:	6078      	str	r0, [r7, #4]
 80118f0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80118f2:	6879      	ldr	r1, [r7, #4]
 80118f4:	480a      	ldr	r0, [pc, #40]	; (8011920 <CDC_Receive_FS+0x38>)
 80118f6:	f7fe fd53 	bl	80103a0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80118fa:	4809      	ldr	r0, [pc, #36]	; (8011920 <CDC_Receive_FS+0x38>)
 80118fc:	f7fe fd94 	bl	8010428 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 8011900:	683b      	ldr	r3, [r7, #0]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	b29b      	uxth	r3, r3
 8011906:	4619      	mov	r1, r3
 8011908:	6878      	ldr	r0, [r7, #4]
 801190a:	f000 f80d 	bl	8011928 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 801190e:	2107      	movs	r1, #7
 8011910:	4804      	ldr	r0, [pc, #16]	; (8011924 <CDC_Receive_FS+0x3c>)
 8011912:	f7ff ff10 	bl	8011736 <Debug_write>
  return (USBD_OK);
 8011916:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011918:	4618      	mov	r0, r3
 801191a:	3708      	adds	r7, #8
 801191c:	46bd      	mov	sp, r7
 801191e:	bd80      	pop	{r7, pc}
 8011920:	20000b94 	.word	0x20000b94
 8011924:	080136e8 	.word	0x080136e8

08011928 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b084      	sub	sp, #16
 801192c:	af00      	add	r7, sp, #0
 801192e:	6078      	str	r0, [r7, #4]
 8011930:	460b      	mov	r3, r1
 8011932:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011934:	2300      	movs	r3, #0
 8011936:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011938:	4b0d      	ldr	r3, [pc, #52]	; (8011970 <CDC_Transmit_FS+0x48>)
 801193a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801193e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011940:	68bb      	ldr	r3, [r7, #8]
 8011942:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011946:	2b00      	cmp	r3, #0
 8011948:	d001      	beq.n	801194e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801194a:	2301      	movs	r3, #1
 801194c:	e00b      	b.n	8011966 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801194e:	887b      	ldrh	r3, [r7, #2]
 8011950:	461a      	mov	r2, r3
 8011952:	6879      	ldr	r1, [r7, #4]
 8011954:	4806      	ldr	r0, [pc, #24]	; (8011970 <CDC_Transmit_FS+0x48>)
 8011956:	f7fe fd0a 	bl	801036e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801195a:	4805      	ldr	r0, [pc, #20]	; (8011970 <CDC_Transmit_FS+0x48>)
 801195c:	f7fe fd34 	bl	80103c8 <USBD_CDC_TransmitPacket>
 8011960:	4603      	mov	r3, r0
 8011962:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011964:	7bfb      	ldrb	r3, [r7, #15]
}
 8011966:	4618      	mov	r0, r3
 8011968:	3710      	adds	r7, #16
 801196a:	46bd      	mov	sp, r7
 801196c:	bd80      	pop	{r7, pc}
 801196e:	bf00      	nop
 8011970:	20000b94 	.word	0x20000b94

08011974 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011974:	b480      	push	{r7}
 8011976:	b087      	sub	sp, #28
 8011978:	af00      	add	r7, sp, #0
 801197a:	60f8      	str	r0, [r7, #12]
 801197c:	60b9      	str	r1, [r7, #8]
 801197e:	4613      	mov	r3, r2
 8011980:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011982:	2300      	movs	r3, #0
 8011984:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011986:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801198a:	4618      	mov	r0, r3
 801198c:	371c      	adds	r7, #28
 801198e:	46bd      	mov	sp, r7
 8011990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011994:	4770      	bx	lr
	...

08011998 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011998:	b480      	push	{r7}
 801199a:	b083      	sub	sp, #12
 801199c:	af00      	add	r7, sp, #0
 801199e:	4603      	mov	r3, r0
 80119a0:	6039      	str	r1, [r7, #0]
 80119a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80119a4:	683b      	ldr	r3, [r7, #0]
 80119a6:	2212      	movs	r2, #18
 80119a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80119aa:	4b03      	ldr	r3, [pc, #12]	; (80119b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80119ac:	4618      	mov	r0, r3
 80119ae:	370c      	adds	r7, #12
 80119b0:	46bd      	mov	sp, r7
 80119b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b6:	4770      	bx	lr
 80119b8:	20000224 	.word	0x20000224

080119bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119bc:	b480      	push	{r7}
 80119be:	b083      	sub	sp, #12
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	4603      	mov	r3, r0
 80119c4:	6039      	str	r1, [r7, #0]
 80119c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80119c8:	683b      	ldr	r3, [r7, #0]
 80119ca:	2204      	movs	r2, #4
 80119cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80119ce:	4b03      	ldr	r3, [pc, #12]	; (80119dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80119d0:	4618      	mov	r0, r3
 80119d2:	370c      	adds	r7, #12
 80119d4:	46bd      	mov	sp, r7
 80119d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119da:	4770      	bx	lr
 80119dc:	20000238 	.word	0x20000238

080119e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b082      	sub	sp, #8
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	4603      	mov	r3, r0
 80119e8:	6039      	str	r1, [r7, #0]
 80119ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80119ec:	79fb      	ldrb	r3, [r7, #7]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d105      	bne.n	80119fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80119f2:	683a      	ldr	r2, [r7, #0]
 80119f4:	4907      	ldr	r1, [pc, #28]	; (8011a14 <USBD_FS_ProductStrDescriptor+0x34>)
 80119f6:	4808      	ldr	r0, [pc, #32]	; (8011a18 <USBD_FS_ProductStrDescriptor+0x38>)
 80119f8:	f7ff fd65 	bl	80114c6 <USBD_GetString>
 80119fc:	e004      	b.n	8011a08 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80119fe:	683a      	ldr	r2, [r7, #0]
 8011a00:	4904      	ldr	r1, [pc, #16]	; (8011a14 <USBD_FS_ProductStrDescriptor+0x34>)
 8011a02:	4805      	ldr	r0, [pc, #20]	; (8011a18 <USBD_FS_ProductStrDescriptor+0x38>)
 8011a04:	f7ff fd5f 	bl	80114c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a08:	4b02      	ldr	r3, [pc, #8]	; (8011a14 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011a0a:	4618      	mov	r0, r3
 8011a0c:	3708      	adds	r7, #8
 8011a0e:	46bd      	mov	sp, r7
 8011a10:	bd80      	pop	{r7, pc}
 8011a12:	bf00      	nop
 8011a14:	20001e6c 	.word	0x20001e6c
 8011a18:	080136f0 	.word	0x080136f0

08011a1c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a1c:	b580      	push	{r7, lr}
 8011a1e:	b082      	sub	sp, #8
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	4603      	mov	r3, r0
 8011a24:	6039      	str	r1, [r7, #0]
 8011a26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011a28:	683a      	ldr	r2, [r7, #0]
 8011a2a:	4904      	ldr	r1, [pc, #16]	; (8011a3c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011a2c:	4804      	ldr	r0, [pc, #16]	; (8011a40 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011a2e:	f7ff fd4a 	bl	80114c6 <USBD_GetString>
  return USBD_StrDesc;
 8011a32:	4b02      	ldr	r3, [pc, #8]	; (8011a3c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011a34:	4618      	mov	r0, r3
 8011a36:	3708      	adds	r7, #8
 8011a38:	46bd      	mov	sp, r7
 8011a3a:	bd80      	pop	{r7, pc}
 8011a3c:	20001e6c 	.word	0x20001e6c
 8011a40:	08013708 	.word	0x08013708

08011a44 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a44:	b580      	push	{r7, lr}
 8011a46:	b082      	sub	sp, #8
 8011a48:	af00      	add	r7, sp, #0
 8011a4a:	4603      	mov	r3, r0
 8011a4c:	6039      	str	r1, [r7, #0]
 8011a4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011a50:	683b      	ldr	r3, [r7, #0]
 8011a52:	221a      	movs	r2, #26
 8011a54:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011a56:	f000 f843 	bl	8011ae0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8011a5a:	4b02      	ldr	r3, [pc, #8]	; (8011a64 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	3708      	adds	r7, #8
 8011a60:	46bd      	mov	sp, r7
 8011a62:	bd80      	pop	{r7, pc}
 8011a64:	2000023c 	.word	0x2000023c

08011a68 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b082      	sub	sp, #8
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	4603      	mov	r3, r0
 8011a70:	6039      	str	r1, [r7, #0]
 8011a72:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011a74:	79fb      	ldrb	r3, [r7, #7]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d105      	bne.n	8011a86 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011a7a:	683a      	ldr	r2, [r7, #0]
 8011a7c:	4907      	ldr	r1, [pc, #28]	; (8011a9c <USBD_FS_ConfigStrDescriptor+0x34>)
 8011a7e:	4808      	ldr	r0, [pc, #32]	; (8011aa0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011a80:	f7ff fd21 	bl	80114c6 <USBD_GetString>
 8011a84:	e004      	b.n	8011a90 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011a86:	683a      	ldr	r2, [r7, #0]
 8011a88:	4904      	ldr	r1, [pc, #16]	; (8011a9c <USBD_FS_ConfigStrDescriptor+0x34>)
 8011a8a:	4805      	ldr	r0, [pc, #20]	; (8011aa0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011a8c:	f7ff fd1b 	bl	80114c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a90:	4b02      	ldr	r3, [pc, #8]	; (8011a9c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011a92:	4618      	mov	r0, r3
 8011a94:	3708      	adds	r7, #8
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
 8011a9a:	bf00      	nop
 8011a9c:	20001e6c 	.word	0x20001e6c
 8011aa0:	0801371c 	.word	0x0801371c

08011aa4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b082      	sub	sp, #8
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	4603      	mov	r3, r0
 8011aac:	6039      	str	r1, [r7, #0]
 8011aae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011ab0:	79fb      	ldrb	r3, [r7, #7]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d105      	bne.n	8011ac2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011ab6:	683a      	ldr	r2, [r7, #0]
 8011ab8:	4907      	ldr	r1, [pc, #28]	; (8011ad8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011aba:	4808      	ldr	r0, [pc, #32]	; (8011adc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011abc:	f7ff fd03 	bl	80114c6 <USBD_GetString>
 8011ac0:	e004      	b.n	8011acc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011ac2:	683a      	ldr	r2, [r7, #0]
 8011ac4:	4904      	ldr	r1, [pc, #16]	; (8011ad8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011ac6:	4805      	ldr	r0, [pc, #20]	; (8011adc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011ac8:	f7ff fcfd 	bl	80114c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011acc:	4b02      	ldr	r3, [pc, #8]	; (8011ad8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8011ace:	4618      	mov	r0, r3
 8011ad0:	3708      	adds	r7, #8
 8011ad2:	46bd      	mov	sp, r7
 8011ad4:	bd80      	pop	{r7, pc}
 8011ad6:	bf00      	nop
 8011ad8:	20001e6c 	.word	0x20001e6c
 8011adc:	08013728 	.word	0x08013728

08011ae0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011ae0:	b580      	push	{r7, lr}
 8011ae2:	b084      	sub	sp, #16
 8011ae4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011ae6:	4b0f      	ldr	r3, [pc, #60]	; (8011b24 <Get_SerialNum+0x44>)
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011aec:	4b0e      	ldr	r3, [pc, #56]	; (8011b28 <Get_SerialNum+0x48>)
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011af2:	4b0e      	ldr	r3, [pc, #56]	; (8011b2c <Get_SerialNum+0x4c>)
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011af8:	68fa      	ldr	r2, [r7, #12]
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	4413      	add	r3, r2
 8011afe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d009      	beq.n	8011b1a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011b06:	2208      	movs	r2, #8
 8011b08:	4909      	ldr	r1, [pc, #36]	; (8011b30 <Get_SerialNum+0x50>)
 8011b0a:	68f8      	ldr	r0, [r7, #12]
 8011b0c:	f000 f814 	bl	8011b38 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011b10:	2204      	movs	r2, #4
 8011b12:	4908      	ldr	r1, [pc, #32]	; (8011b34 <Get_SerialNum+0x54>)
 8011b14:	68b8      	ldr	r0, [r7, #8]
 8011b16:	f000 f80f 	bl	8011b38 <IntToUnicode>
  }
}
 8011b1a:	bf00      	nop
 8011b1c:	3710      	adds	r7, #16
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	bd80      	pop	{r7, pc}
 8011b22:	bf00      	nop
 8011b24:	1fff7a10 	.word	0x1fff7a10
 8011b28:	1fff7a14 	.word	0x1fff7a14
 8011b2c:	1fff7a18 	.word	0x1fff7a18
 8011b30:	2000023e 	.word	0x2000023e
 8011b34:	2000024e 	.word	0x2000024e

08011b38 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011b38:	b480      	push	{r7}
 8011b3a:	b087      	sub	sp, #28
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	60f8      	str	r0, [r7, #12]
 8011b40:	60b9      	str	r1, [r7, #8]
 8011b42:	4613      	mov	r3, r2
 8011b44:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011b46:	2300      	movs	r3, #0
 8011b48:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	75fb      	strb	r3, [r7, #23]
 8011b4e:	e027      	b.n	8011ba0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	0f1b      	lsrs	r3, r3, #28
 8011b54:	2b09      	cmp	r3, #9
 8011b56:	d80b      	bhi.n	8011b70 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	0f1b      	lsrs	r3, r3, #28
 8011b5c:	b2da      	uxtb	r2, r3
 8011b5e:	7dfb      	ldrb	r3, [r7, #23]
 8011b60:	005b      	lsls	r3, r3, #1
 8011b62:	4619      	mov	r1, r3
 8011b64:	68bb      	ldr	r3, [r7, #8]
 8011b66:	440b      	add	r3, r1
 8011b68:	3230      	adds	r2, #48	; 0x30
 8011b6a:	b2d2      	uxtb	r2, r2
 8011b6c:	701a      	strb	r2, [r3, #0]
 8011b6e:	e00a      	b.n	8011b86 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	0f1b      	lsrs	r3, r3, #28
 8011b74:	b2da      	uxtb	r2, r3
 8011b76:	7dfb      	ldrb	r3, [r7, #23]
 8011b78:	005b      	lsls	r3, r3, #1
 8011b7a:	4619      	mov	r1, r3
 8011b7c:	68bb      	ldr	r3, [r7, #8]
 8011b7e:	440b      	add	r3, r1
 8011b80:	3237      	adds	r2, #55	; 0x37
 8011b82:	b2d2      	uxtb	r2, r2
 8011b84:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	011b      	lsls	r3, r3, #4
 8011b8a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011b8c:	7dfb      	ldrb	r3, [r7, #23]
 8011b8e:	005b      	lsls	r3, r3, #1
 8011b90:	3301      	adds	r3, #1
 8011b92:	68ba      	ldr	r2, [r7, #8]
 8011b94:	4413      	add	r3, r2
 8011b96:	2200      	movs	r2, #0
 8011b98:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011b9a:	7dfb      	ldrb	r3, [r7, #23]
 8011b9c:	3301      	adds	r3, #1
 8011b9e:	75fb      	strb	r3, [r7, #23]
 8011ba0:	7dfa      	ldrb	r2, [r7, #23]
 8011ba2:	79fb      	ldrb	r3, [r7, #7]
 8011ba4:	429a      	cmp	r2, r3
 8011ba6:	d3d3      	bcc.n	8011b50 <IntToUnicode+0x18>
  }
}
 8011ba8:	bf00      	nop
 8011baa:	371c      	adds	r7, #28
 8011bac:	46bd      	mov	sp, r7
 8011bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb2:	4770      	bx	lr

08011bb4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011bb4:	b580      	push	{r7, lr}
 8011bb6:	b08a      	sub	sp, #40	; 0x28
 8011bb8:	af00      	add	r7, sp, #0
 8011bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011bbc:	f107 0314 	add.w	r3, r7, #20
 8011bc0:	2200      	movs	r2, #0
 8011bc2:	601a      	str	r2, [r3, #0]
 8011bc4:	605a      	str	r2, [r3, #4]
 8011bc6:	609a      	str	r2, [r3, #8]
 8011bc8:	60da      	str	r2, [r3, #12]
 8011bca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011bd4:	d147      	bne.n	8011c66 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	613b      	str	r3, [r7, #16]
 8011bda:	4b25      	ldr	r3, [pc, #148]	; (8011c70 <HAL_PCD_MspInit+0xbc>)
 8011bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011bde:	4a24      	ldr	r2, [pc, #144]	; (8011c70 <HAL_PCD_MspInit+0xbc>)
 8011be0:	f043 0301 	orr.w	r3, r3, #1
 8011be4:	6313      	str	r3, [r2, #48]	; 0x30
 8011be6:	4b22      	ldr	r3, [pc, #136]	; (8011c70 <HAL_PCD_MspInit+0xbc>)
 8011be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011bea:	f003 0301 	and.w	r3, r3, #1
 8011bee:	613b      	str	r3, [r7, #16]
 8011bf0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8011bf2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011bf8:	2300      	movs	r3, #0
 8011bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011c00:	f107 0314 	add.w	r3, r7, #20
 8011c04:	4619      	mov	r1, r3
 8011c06:	481b      	ldr	r0, [pc, #108]	; (8011c74 <HAL_PCD_MspInit+0xc0>)
 8011c08:	f7f5 fa70 	bl	80070ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8011c0c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8011c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011c12:	2302      	movs	r3, #2
 8011c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c16:	2300      	movs	r3, #0
 8011c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011c1a:	2303      	movs	r3, #3
 8011c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011c1e:	230a      	movs	r3, #10
 8011c20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011c22:	f107 0314 	add.w	r3, r7, #20
 8011c26:	4619      	mov	r1, r3
 8011c28:	4812      	ldr	r0, [pc, #72]	; (8011c74 <HAL_PCD_MspInit+0xc0>)
 8011c2a:	f7f5 fa5f 	bl	80070ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011c2e:	4b10      	ldr	r3, [pc, #64]	; (8011c70 <HAL_PCD_MspInit+0xbc>)
 8011c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011c32:	4a0f      	ldr	r2, [pc, #60]	; (8011c70 <HAL_PCD_MspInit+0xbc>)
 8011c34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c38:	6353      	str	r3, [r2, #52]	; 0x34
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	60fb      	str	r3, [r7, #12]
 8011c3e:	4b0c      	ldr	r3, [pc, #48]	; (8011c70 <HAL_PCD_MspInit+0xbc>)
 8011c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011c42:	4a0b      	ldr	r2, [pc, #44]	; (8011c70 <HAL_PCD_MspInit+0xbc>)
 8011c44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011c48:	6453      	str	r3, [r2, #68]	; 0x44
 8011c4a:	4b09      	ldr	r3, [pc, #36]	; (8011c70 <HAL_PCD_MspInit+0xbc>)
 8011c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011c4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011c52:	60fb      	str	r3, [r7, #12]
 8011c54:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011c56:	2200      	movs	r2, #0
 8011c58:	2100      	movs	r1, #0
 8011c5a:	2043      	movs	r0, #67	; 0x43
 8011c5c:	f7f4 f9d5 	bl	800600a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011c60:	2043      	movs	r0, #67	; 0x43
 8011c62:	f7f4 f9ee 	bl	8006042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011c66:	bf00      	nop
 8011c68:	3728      	adds	r7, #40	; 0x28
 8011c6a:	46bd      	mov	sp, r7
 8011c6c:	bd80      	pop	{r7, pc}
 8011c6e:	bf00      	nop
 8011c70:	40023800 	.word	0x40023800
 8011c74:	40020000 	.word	0x40020000

08011c78 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b082      	sub	sp, #8
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011c8c:	4619      	mov	r1, r3
 8011c8e:	4610      	mov	r0, r2
 8011c90:	f7fe fc96 	bl	80105c0 <USBD_LL_SetupStage>
}
 8011c94:	bf00      	nop
 8011c96:	3708      	adds	r7, #8
 8011c98:	46bd      	mov	sp, r7
 8011c9a:	bd80      	pop	{r7, pc}

08011c9c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b082      	sub	sp, #8
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
 8011ca4:	460b      	mov	r3, r1
 8011ca6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011cae:	78fa      	ldrb	r2, [r7, #3]
 8011cb0:	6879      	ldr	r1, [r7, #4]
 8011cb2:	4613      	mov	r3, r2
 8011cb4:	00db      	lsls	r3, r3, #3
 8011cb6:	1a9b      	subs	r3, r3, r2
 8011cb8:	009b      	lsls	r3, r3, #2
 8011cba:	440b      	add	r3, r1
 8011cbc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011cc0:	681a      	ldr	r2, [r3, #0]
 8011cc2:	78fb      	ldrb	r3, [r7, #3]
 8011cc4:	4619      	mov	r1, r3
 8011cc6:	f7fe fcce 	bl	8010666 <USBD_LL_DataOutStage>
}
 8011cca:	bf00      	nop
 8011ccc:	3708      	adds	r7, #8
 8011cce:	46bd      	mov	sp, r7
 8011cd0:	bd80      	pop	{r7, pc}

08011cd2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cd2:	b580      	push	{r7, lr}
 8011cd4:	b082      	sub	sp, #8
 8011cd6:	af00      	add	r7, sp, #0
 8011cd8:	6078      	str	r0, [r7, #4]
 8011cda:	460b      	mov	r3, r1
 8011cdc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011ce4:	78fa      	ldrb	r2, [r7, #3]
 8011ce6:	6879      	ldr	r1, [r7, #4]
 8011ce8:	4613      	mov	r3, r2
 8011cea:	00db      	lsls	r3, r3, #3
 8011cec:	1a9b      	subs	r3, r3, r2
 8011cee:	009b      	lsls	r3, r3, #2
 8011cf0:	440b      	add	r3, r1
 8011cf2:	3348      	adds	r3, #72	; 0x48
 8011cf4:	681a      	ldr	r2, [r3, #0]
 8011cf6:	78fb      	ldrb	r3, [r7, #3]
 8011cf8:	4619      	mov	r1, r3
 8011cfa:	f7fe fd17 	bl	801072c <USBD_LL_DataInStage>
}
 8011cfe:	bf00      	nop
 8011d00:	3708      	adds	r7, #8
 8011d02:	46bd      	mov	sp, r7
 8011d04:	bd80      	pop	{r7, pc}

08011d06 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d06:	b580      	push	{r7, lr}
 8011d08:	b082      	sub	sp, #8
 8011d0a:	af00      	add	r7, sp, #0
 8011d0c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d14:	4618      	mov	r0, r3
 8011d16:	f7fe fe1b 	bl	8010950 <USBD_LL_SOF>
}
 8011d1a:	bf00      	nop
 8011d1c:	3708      	adds	r7, #8
 8011d1e:	46bd      	mov	sp, r7
 8011d20:	bd80      	pop	{r7, pc}

08011d22 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d22:	b580      	push	{r7, lr}
 8011d24:	b084      	sub	sp, #16
 8011d26:	af00      	add	r7, sp, #0
 8011d28:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011d2a:	2301      	movs	r3, #1
 8011d2c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	68db      	ldr	r3, [r3, #12]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d102      	bne.n	8011d3c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011d36:	2300      	movs	r3, #0
 8011d38:	73fb      	strb	r3, [r7, #15]
 8011d3a:	e008      	b.n	8011d4e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	68db      	ldr	r3, [r3, #12]
 8011d40:	2b02      	cmp	r3, #2
 8011d42:	d102      	bne.n	8011d4a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011d44:	2301      	movs	r3, #1
 8011d46:	73fb      	strb	r3, [r7, #15]
 8011d48:	e001      	b.n	8011d4e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011d4a:	f7f2 fb35 	bl	80043b8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d54:	7bfa      	ldrb	r2, [r7, #15]
 8011d56:	4611      	mov	r1, r2
 8011d58:	4618      	mov	r0, r3
 8011d5a:	f7fe fdbe 	bl	80108da <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d64:	4618      	mov	r0, r3
 8011d66:	f7fe fd77 	bl	8010858 <USBD_LL_Reset>
}
 8011d6a:	bf00      	nop
 8011d6c:	3710      	adds	r7, #16
 8011d6e:	46bd      	mov	sp, r7
 8011d70:	bd80      	pop	{r7, pc}
	...

08011d74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b082      	sub	sp, #8
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011d82:	4618      	mov	r0, r3
 8011d84:	f7fe fdb9 	bl	80108fa <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	681b      	ldr	r3, [r3, #0]
 8011d8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011d90:	681b      	ldr	r3, [r3, #0]
 8011d92:	687a      	ldr	r2, [r7, #4]
 8011d94:	6812      	ldr	r2, [r2, #0]
 8011d96:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011d9a:	f043 0301 	orr.w	r3, r3, #1
 8011d9e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	6a1b      	ldr	r3, [r3, #32]
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d005      	beq.n	8011db4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011da8:	4b04      	ldr	r3, [pc, #16]	; (8011dbc <HAL_PCD_SuspendCallback+0x48>)
 8011daa:	691b      	ldr	r3, [r3, #16]
 8011dac:	4a03      	ldr	r2, [pc, #12]	; (8011dbc <HAL_PCD_SuspendCallback+0x48>)
 8011dae:	f043 0306 	orr.w	r3, r3, #6
 8011db2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011db4:	bf00      	nop
 8011db6:	3708      	adds	r7, #8
 8011db8:	46bd      	mov	sp, r7
 8011dba:	bd80      	pop	{r7, pc}
 8011dbc:	e000ed00 	.word	0xe000ed00

08011dc0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b082      	sub	sp, #8
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011dce:	4618      	mov	r0, r3
 8011dd0:	f7fe fda8 	bl	8010924 <USBD_LL_Resume>
}
 8011dd4:	bf00      	nop
 8011dd6:	3708      	adds	r7, #8
 8011dd8:	46bd      	mov	sp, r7
 8011dda:	bd80      	pop	{r7, pc}

08011ddc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ddc:	b580      	push	{r7, lr}
 8011dde:	b082      	sub	sp, #8
 8011de0:	af00      	add	r7, sp, #0
 8011de2:	6078      	str	r0, [r7, #4]
 8011de4:	460b      	mov	r3, r1
 8011de6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011dee:	78fa      	ldrb	r2, [r7, #3]
 8011df0:	4611      	mov	r1, r2
 8011df2:	4618      	mov	r0, r3
 8011df4:	f7fe fdd3 	bl	801099e <USBD_LL_IsoOUTIncomplete>
}
 8011df8:	bf00      	nop
 8011dfa:	3708      	adds	r7, #8
 8011dfc:	46bd      	mov	sp, r7
 8011dfe:	bd80      	pop	{r7, pc}

08011e00 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	b082      	sub	sp, #8
 8011e04:	af00      	add	r7, sp, #0
 8011e06:	6078      	str	r0, [r7, #4]
 8011e08:	460b      	mov	r3, r1
 8011e0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011e12:	78fa      	ldrb	r2, [r7, #3]
 8011e14:	4611      	mov	r1, r2
 8011e16:	4618      	mov	r0, r3
 8011e18:	f7fe fdb4 	bl	8010984 <USBD_LL_IsoINIncomplete>
}
 8011e1c:	bf00      	nop
 8011e1e:	3708      	adds	r7, #8
 8011e20:	46bd      	mov	sp, r7
 8011e22:	bd80      	pop	{r7, pc}

08011e24 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e24:	b580      	push	{r7, lr}
 8011e26:	b082      	sub	sp, #8
 8011e28:	af00      	add	r7, sp, #0
 8011e2a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011e32:	4618      	mov	r0, r3
 8011e34:	f7fe fdc0 	bl	80109b8 <USBD_LL_DevConnected>
}
 8011e38:	bf00      	nop
 8011e3a:	3708      	adds	r7, #8
 8011e3c:	46bd      	mov	sp, r7
 8011e3e:	bd80      	pop	{r7, pc}

08011e40 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b082      	sub	sp, #8
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011e4e:	4618      	mov	r0, r3
 8011e50:	f7fe fdbd 	bl	80109ce <USBD_LL_DevDisconnected>
}
 8011e54:	bf00      	nop
 8011e56:	3708      	adds	r7, #8
 8011e58:	46bd      	mov	sp, r7
 8011e5a:	bd80      	pop	{r7, pc}

08011e5c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b082      	sub	sp, #8
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	781b      	ldrb	r3, [r3, #0]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	d13c      	bne.n	8011ee6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011e6c:	4a20      	ldr	r2, [pc, #128]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	4a1e      	ldr	r2, [pc, #120]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011e78:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011e7c:	4b1c      	ldr	r3, [pc, #112]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011e7e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011e82:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011e84:	4b1a      	ldr	r3, [pc, #104]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011e86:	2204      	movs	r2, #4
 8011e88:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011e8a:	4b19      	ldr	r3, [pc, #100]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011e8c:	2202      	movs	r2, #2
 8011e8e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011e90:	4b17      	ldr	r3, [pc, #92]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011e92:	2200      	movs	r2, #0
 8011e94:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011e96:	4b16      	ldr	r3, [pc, #88]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011e98:	2202      	movs	r2, #2
 8011e9a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011e9c:	4b14      	ldr	r3, [pc, #80]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011e9e:	2200      	movs	r2, #0
 8011ea0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011ea2:	4b13      	ldr	r3, [pc, #76]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011ea4:	2200      	movs	r2, #0
 8011ea6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011ea8:	4b11      	ldr	r3, [pc, #68]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011eaa:	2200      	movs	r2, #0
 8011eac:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011eae:	4b10      	ldr	r3, [pc, #64]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011eb0:	2201      	movs	r2, #1
 8011eb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011eb4:	4b0e      	ldr	r3, [pc, #56]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011eb6:	2200      	movs	r2, #0
 8011eb8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011eba:	480d      	ldr	r0, [pc, #52]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011ebc:	f7f7 fbfe 	bl	80096bc <HAL_PCD_Init>
 8011ec0:	4603      	mov	r3, r0
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	d001      	beq.n	8011eca <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011ec6:	f7f2 fa77 	bl	80043b8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011eca:	2180      	movs	r1, #128	; 0x80
 8011ecc:	4808      	ldr	r0, [pc, #32]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011ece:	f7f8 fd5c 	bl	800a98a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011ed2:	2240      	movs	r2, #64	; 0x40
 8011ed4:	2100      	movs	r1, #0
 8011ed6:	4806      	ldr	r0, [pc, #24]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011ed8:	f7f8 fd10 	bl	800a8fc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011edc:	2280      	movs	r2, #128	; 0x80
 8011ede:	2101      	movs	r1, #1
 8011ee0:	4803      	ldr	r0, [pc, #12]	; (8011ef0 <USBD_LL_Init+0x94>)
 8011ee2:	f7f8 fd0b 	bl	800a8fc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011ee6:	2300      	movs	r3, #0
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3708      	adds	r7, #8
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}
 8011ef0:	2000206c 	.word	0x2000206c

08011ef4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011ef4:	b580      	push	{r7, lr}
 8011ef6:	b084      	sub	sp, #16
 8011ef8:	af00      	add	r7, sp, #0
 8011efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011efc:	2300      	movs	r3, #0
 8011efe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f00:	2300      	movs	r3, #0
 8011f02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f0a:	4618      	mov	r0, r3
 8011f0c:	f7f7 fcf3 	bl	80098f6 <HAL_PCD_Start>
 8011f10:	4603      	mov	r3, r0
 8011f12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f14:	7bfb      	ldrb	r3, [r7, #15]
 8011f16:	4618      	mov	r0, r3
 8011f18:	f000 f92a 	bl	8012170 <USBD_Get_USB_Status>
 8011f1c:	4603      	mov	r3, r0
 8011f1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f20:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f22:	4618      	mov	r0, r3
 8011f24:	3710      	adds	r7, #16
 8011f26:	46bd      	mov	sp, r7
 8011f28:	bd80      	pop	{r7, pc}

08011f2a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011f2a:	b580      	push	{r7, lr}
 8011f2c:	b084      	sub	sp, #16
 8011f2e:	af00      	add	r7, sp, #0
 8011f30:	6078      	str	r0, [r7, #4]
 8011f32:	4608      	mov	r0, r1
 8011f34:	4611      	mov	r1, r2
 8011f36:	461a      	mov	r2, r3
 8011f38:	4603      	mov	r3, r0
 8011f3a:	70fb      	strb	r3, [r7, #3]
 8011f3c:	460b      	mov	r3, r1
 8011f3e:	70bb      	strb	r3, [r7, #2]
 8011f40:	4613      	mov	r3, r2
 8011f42:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f44:	2300      	movs	r3, #0
 8011f46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f48:	2300      	movs	r3, #0
 8011f4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011f52:	78bb      	ldrb	r3, [r7, #2]
 8011f54:	883a      	ldrh	r2, [r7, #0]
 8011f56:	78f9      	ldrb	r1, [r7, #3]
 8011f58:	f7f8 f8d7 	bl	800a10a <HAL_PCD_EP_Open>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f60:	7bfb      	ldrb	r3, [r7, #15]
 8011f62:	4618      	mov	r0, r3
 8011f64:	f000 f904 	bl	8012170 <USBD_Get_USB_Status>
 8011f68:	4603      	mov	r3, r0
 8011f6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011f6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8011f6e:	4618      	mov	r0, r3
 8011f70:	3710      	adds	r7, #16
 8011f72:	46bd      	mov	sp, r7
 8011f74:	bd80      	pop	{r7, pc}

08011f76 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f76:	b580      	push	{r7, lr}
 8011f78:	b084      	sub	sp, #16
 8011f7a:	af00      	add	r7, sp, #0
 8011f7c:	6078      	str	r0, [r7, #4]
 8011f7e:	460b      	mov	r3, r1
 8011f80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f82:	2300      	movs	r3, #0
 8011f84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f86:	2300      	movs	r3, #0
 8011f88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f90:	78fa      	ldrb	r2, [r7, #3]
 8011f92:	4611      	mov	r1, r2
 8011f94:	4618      	mov	r0, r3
 8011f96:	f7f8 f920 	bl	800a1da <HAL_PCD_EP_Close>
 8011f9a:	4603      	mov	r3, r0
 8011f9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f9e:	7bfb      	ldrb	r3, [r7, #15]
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	f000 f8e5 	bl	8012170 <USBD_Get_USB_Status>
 8011fa6:	4603      	mov	r3, r0
 8011fa8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011faa:	7bbb      	ldrb	r3, [r7, #14]
}
 8011fac:	4618      	mov	r0, r3
 8011fae:	3710      	adds	r7, #16
 8011fb0:	46bd      	mov	sp, r7
 8011fb2:	bd80      	pop	{r7, pc}

08011fb4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b084      	sub	sp, #16
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	6078      	str	r0, [r7, #4]
 8011fbc:	460b      	mov	r3, r1
 8011fbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fc0:	2300      	movs	r3, #0
 8011fc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011fce:	78fa      	ldrb	r2, [r7, #3]
 8011fd0:	4611      	mov	r1, r2
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	f7f8 f9f8 	bl	800a3c8 <HAL_PCD_EP_SetStall>
 8011fd8:	4603      	mov	r3, r0
 8011fda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fdc:	7bfb      	ldrb	r3, [r7, #15]
 8011fde:	4618      	mov	r0, r3
 8011fe0:	f000 f8c6 	bl	8012170 <USBD_Get_USB_Status>
 8011fe4:	4603      	mov	r3, r0
 8011fe6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011fe8:	7bbb      	ldrb	r3, [r7, #14]
}
 8011fea:	4618      	mov	r0, r3
 8011fec:	3710      	adds	r7, #16
 8011fee:	46bd      	mov	sp, r7
 8011ff0:	bd80      	pop	{r7, pc}

08011ff2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ff2:	b580      	push	{r7, lr}
 8011ff4:	b084      	sub	sp, #16
 8011ff6:	af00      	add	r7, sp, #0
 8011ff8:	6078      	str	r0, [r7, #4]
 8011ffa:	460b      	mov	r3, r1
 8011ffc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ffe:	2300      	movs	r3, #0
 8012000:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012002:	2300      	movs	r3, #0
 8012004:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801200c:	78fa      	ldrb	r2, [r7, #3]
 801200e:	4611      	mov	r1, r2
 8012010:	4618      	mov	r0, r3
 8012012:	f7f8 fa3d 	bl	800a490 <HAL_PCD_EP_ClrStall>
 8012016:	4603      	mov	r3, r0
 8012018:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801201a:	7bfb      	ldrb	r3, [r7, #15]
 801201c:	4618      	mov	r0, r3
 801201e:	f000 f8a7 	bl	8012170 <USBD_Get_USB_Status>
 8012022:	4603      	mov	r3, r0
 8012024:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012026:	7bbb      	ldrb	r3, [r7, #14]
}
 8012028:	4618      	mov	r0, r3
 801202a:	3710      	adds	r7, #16
 801202c:	46bd      	mov	sp, r7
 801202e:	bd80      	pop	{r7, pc}

08012030 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012030:	b480      	push	{r7}
 8012032:	b085      	sub	sp, #20
 8012034:	af00      	add	r7, sp, #0
 8012036:	6078      	str	r0, [r7, #4]
 8012038:	460b      	mov	r3, r1
 801203a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012042:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012044:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012048:	2b00      	cmp	r3, #0
 801204a:	da0b      	bge.n	8012064 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801204c:	78fb      	ldrb	r3, [r7, #3]
 801204e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012052:	68f9      	ldr	r1, [r7, #12]
 8012054:	4613      	mov	r3, r2
 8012056:	00db      	lsls	r3, r3, #3
 8012058:	1a9b      	subs	r3, r3, r2
 801205a:	009b      	lsls	r3, r3, #2
 801205c:	440b      	add	r3, r1
 801205e:	333e      	adds	r3, #62	; 0x3e
 8012060:	781b      	ldrb	r3, [r3, #0]
 8012062:	e00b      	b.n	801207c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012064:	78fb      	ldrb	r3, [r7, #3]
 8012066:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801206a:	68f9      	ldr	r1, [r7, #12]
 801206c:	4613      	mov	r3, r2
 801206e:	00db      	lsls	r3, r3, #3
 8012070:	1a9b      	subs	r3, r3, r2
 8012072:	009b      	lsls	r3, r3, #2
 8012074:	440b      	add	r3, r1
 8012076:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801207a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801207c:	4618      	mov	r0, r3
 801207e:	3714      	adds	r7, #20
 8012080:	46bd      	mov	sp, r7
 8012082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012086:	4770      	bx	lr

08012088 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012088:	b580      	push	{r7, lr}
 801208a:	b084      	sub	sp, #16
 801208c:	af00      	add	r7, sp, #0
 801208e:	6078      	str	r0, [r7, #4]
 8012090:	460b      	mov	r3, r1
 8012092:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012094:	2300      	movs	r3, #0
 8012096:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012098:	2300      	movs	r3, #0
 801209a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80120a2:	78fa      	ldrb	r2, [r7, #3]
 80120a4:	4611      	mov	r1, r2
 80120a6:	4618      	mov	r0, r3
 80120a8:	f7f8 f80a 	bl	800a0c0 <HAL_PCD_SetAddress>
 80120ac:	4603      	mov	r3, r0
 80120ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80120b0:	7bfb      	ldrb	r3, [r7, #15]
 80120b2:	4618      	mov	r0, r3
 80120b4:	f000 f85c 	bl	8012170 <USBD_Get_USB_Status>
 80120b8:	4603      	mov	r3, r0
 80120ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80120bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80120be:	4618      	mov	r0, r3
 80120c0:	3710      	adds	r7, #16
 80120c2:	46bd      	mov	sp, r7
 80120c4:	bd80      	pop	{r7, pc}

080120c6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80120c6:	b580      	push	{r7, lr}
 80120c8:	b086      	sub	sp, #24
 80120ca:	af00      	add	r7, sp, #0
 80120cc:	60f8      	str	r0, [r7, #12]
 80120ce:	607a      	str	r2, [r7, #4]
 80120d0:	603b      	str	r3, [r7, #0]
 80120d2:	460b      	mov	r3, r1
 80120d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80120d6:	2300      	movs	r3, #0
 80120d8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80120da:	2300      	movs	r3, #0
 80120dc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80120e4:	7af9      	ldrb	r1, [r7, #11]
 80120e6:	683b      	ldr	r3, [r7, #0]
 80120e8:	687a      	ldr	r2, [r7, #4]
 80120ea:	f7f8 f923 	bl	800a334 <HAL_PCD_EP_Transmit>
 80120ee:	4603      	mov	r3, r0
 80120f0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80120f2:	7dfb      	ldrb	r3, [r7, #23]
 80120f4:	4618      	mov	r0, r3
 80120f6:	f000 f83b 	bl	8012170 <USBD_Get_USB_Status>
 80120fa:	4603      	mov	r3, r0
 80120fc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80120fe:	7dbb      	ldrb	r3, [r7, #22]
}
 8012100:	4618      	mov	r0, r3
 8012102:	3718      	adds	r7, #24
 8012104:	46bd      	mov	sp, r7
 8012106:	bd80      	pop	{r7, pc}

08012108 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012108:	b580      	push	{r7, lr}
 801210a:	b086      	sub	sp, #24
 801210c:	af00      	add	r7, sp, #0
 801210e:	60f8      	str	r0, [r7, #12]
 8012110:	607a      	str	r2, [r7, #4]
 8012112:	603b      	str	r3, [r7, #0]
 8012114:	460b      	mov	r3, r1
 8012116:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012118:	2300      	movs	r3, #0
 801211a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801211c:	2300      	movs	r3, #0
 801211e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012126:	7af9      	ldrb	r1, [r7, #11]
 8012128:	683b      	ldr	r3, [r7, #0]
 801212a:	687a      	ldr	r2, [r7, #4]
 801212c:	f7f8 f89f 	bl	800a26e <HAL_PCD_EP_Receive>
 8012130:	4603      	mov	r3, r0
 8012132:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012134:	7dfb      	ldrb	r3, [r7, #23]
 8012136:	4618      	mov	r0, r3
 8012138:	f000 f81a 	bl	8012170 <USBD_Get_USB_Status>
 801213c:	4603      	mov	r3, r0
 801213e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012140:	7dbb      	ldrb	r3, [r7, #22]
}
 8012142:	4618      	mov	r0, r3
 8012144:	3718      	adds	r7, #24
 8012146:	46bd      	mov	sp, r7
 8012148:	bd80      	pop	{r7, pc}

0801214a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801214a:	b580      	push	{r7, lr}
 801214c:	b082      	sub	sp, #8
 801214e:	af00      	add	r7, sp, #0
 8012150:	6078      	str	r0, [r7, #4]
 8012152:	460b      	mov	r3, r1
 8012154:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801215c:	78fa      	ldrb	r2, [r7, #3]
 801215e:	4611      	mov	r1, r2
 8012160:	4618      	mov	r0, r3
 8012162:	f7f8 f8cf 	bl	800a304 <HAL_PCD_EP_GetRxCount>
 8012166:	4603      	mov	r3, r0
}
 8012168:	4618      	mov	r0, r3
 801216a:	3708      	adds	r7, #8
 801216c:	46bd      	mov	sp, r7
 801216e:	bd80      	pop	{r7, pc}

08012170 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012170:	b480      	push	{r7}
 8012172:	b085      	sub	sp, #20
 8012174:	af00      	add	r7, sp, #0
 8012176:	4603      	mov	r3, r0
 8012178:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801217a:	2300      	movs	r3, #0
 801217c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801217e:	79fb      	ldrb	r3, [r7, #7]
 8012180:	2b03      	cmp	r3, #3
 8012182:	d817      	bhi.n	80121b4 <USBD_Get_USB_Status+0x44>
 8012184:	a201      	add	r2, pc, #4	; (adr r2, 801218c <USBD_Get_USB_Status+0x1c>)
 8012186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801218a:	bf00      	nop
 801218c:	0801219d 	.word	0x0801219d
 8012190:	080121a3 	.word	0x080121a3
 8012194:	080121a9 	.word	0x080121a9
 8012198:	080121af 	.word	0x080121af
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801219c:	2300      	movs	r3, #0
 801219e:	73fb      	strb	r3, [r7, #15]
    break;
 80121a0:	e00b      	b.n	80121ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80121a2:	2303      	movs	r3, #3
 80121a4:	73fb      	strb	r3, [r7, #15]
    break;
 80121a6:	e008      	b.n	80121ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80121a8:	2301      	movs	r3, #1
 80121aa:	73fb      	strb	r3, [r7, #15]
    break;
 80121ac:	e005      	b.n	80121ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80121ae:	2303      	movs	r3, #3
 80121b0:	73fb      	strb	r3, [r7, #15]
    break;
 80121b2:	e002      	b.n	80121ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80121b4:	2303      	movs	r3, #3
 80121b6:	73fb      	strb	r3, [r7, #15]
    break;
 80121b8:	bf00      	nop
  }
  return usb_status;
 80121ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80121bc:	4618      	mov	r0, r3
 80121be:	3714      	adds	r7, #20
 80121c0:	46bd      	mov	sp, r7
 80121c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c6:	4770      	bx	lr

080121c8 <__assert_func>:
 80121c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80121ca:	461c      	mov	r4, r3
 80121cc:	4b09      	ldr	r3, [pc, #36]	; (80121f4 <__assert_func+0x2c>)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	4605      	mov	r5, r0
 80121d2:	68d8      	ldr	r0, [r3, #12]
 80121d4:	b152      	cbz	r2, 80121ec <__assert_func+0x24>
 80121d6:	4b08      	ldr	r3, [pc, #32]	; (80121f8 <__assert_func+0x30>)
 80121d8:	9100      	str	r1, [sp, #0]
 80121da:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80121de:	4907      	ldr	r1, [pc, #28]	; (80121fc <__assert_func+0x34>)
 80121e0:	462b      	mov	r3, r5
 80121e2:	4622      	mov	r2, r4
 80121e4:	f000 f814 	bl	8012210 <fiprintf>
 80121e8:	f000 fccc 	bl	8012b84 <abort>
 80121ec:	4b04      	ldr	r3, [pc, #16]	; (8012200 <__assert_func+0x38>)
 80121ee:	461a      	mov	r2, r3
 80121f0:	e7f2      	b.n	80121d8 <__assert_func+0x10>
 80121f2:	bf00      	nop
 80121f4:	20000258 	.word	0x20000258
 80121f8:	08013e00 	.word	0x08013e00
 80121fc:	08013e0d 	.word	0x08013e0d
 8012200:	08013e3b 	.word	0x08013e3b

08012204 <__errno>:
 8012204:	4b01      	ldr	r3, [pc, #4]	; (801220c <__errno+0x8>)
 8012206:	6818      	ldr	r0, [r3, #0]
 8012208:	4770      	bx	lr
 801220a:	bf00      	nop
 801220c:	20000258 	.word	0x20000258

08012210 <fiprintf>:
 8012210:	b40e      	push	{r1, r2, r3}
 8012212:	b503      	push	{r0, r1, lr}
 8012214:	4601      	mov	r1, r0
 8012216:	ab03      	add	r3, sp, #12
 8012218:	4805      	ldr	r0, [pc, #20]	; (8012230 <fiprintf+0x20>)
 801221a:	f853 2b04 	ldr.w	r2, [r3], #4
 801221e:	6800      	ldr	r0, [r0, #0]
 8012220:	9301      	str	r3, [sp, #4]
 8012222:	f000 f921 	bl	8012468 <_vfiprintf_r>
 8012226:	b002      	add	sp, #8
 8012228:	f85d eb04 	ldr.w	lr, [sp], #4
 801222c:	b003      	add	sp, #12
 801222e:	4770      	bx	lr
 8012230:	20000258 	.word	0x20000258

08012234 <__libc_init_array>:
 8012234:	b570      	push	{r4, r5, r6, lr}
 8012236:	4e0d      	ldr	r6, [pc, #52]	; (801226c <__libc_init_array+0x38>)
 8012238:	4c0d      	ldr	r4, [pc, #52]	; (8012270 <__libc_init_array+0x3c>)
 801223a:	1ba4      	subs	r4, r4, r6
 801223c:	10a4      	asrs	r4, r4, #2
 801223e:	2500      	movs	r5, #0
 8012240:	42a5      	cmp	r5, r4
 8012242:	d109      	bne.n	8012258 <__libc_init_array+0x24>
 8012244:	4e0b      	ldr	r6, [pc, #44]	; (8012274 <__libc_init_array+0x40>)
 8012246:	4c0c      	ldr	r4, [pc, #48]	; (8012278 <__libc_init_array+0x44>)
 8012248:	f001 f958 	bl	80134fc <_init>
 801224c:	1ba4      	subs	r4, r4, r6
 801224e:	10a4      	asrs	r4, r4, #2
 8012250:	2500      	movs	r5, #0
 8012252:	42a5      	cmp	r5, r4
 8012254:	d105      	bne.n	8012262 <__libc_init_array+0x2e>
 8012256:	bd70      	pop	{r4, r5, r6, pc}
 8012258:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801225c:	4798      	blx	r3
 801225e:	3501      	adds	r5, #1
 8012260:	e7ee      	b.n	8012240 <__libc_init_array+0xc>
 8012262:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012266:	4798      	blx	r3
 8012268:	3501      	adds	r5, #1
 801226a:	e7f2      	b.n	8012252 <__libc_init_array+0x1e>
 801226c:	08013edc 	.word	0x08013edc
 8012270:	08013edc 	.word	0x08013edc
 8012274:	08013edc 	.word	0x08013edc
 8012278:	08013ee0 	.word	0x08013ee0

0801227c <malloc>:
 801227c:	4b02      	ldr	r3, [pc, #8]	; (8012288 <malloc+0xc>)
 801227e:	4601      	mov	r1, r0
 8012280:	6818      	ldr	r0, [r3, #0]
 8012282:	f000 b86d 	b.w	8012360 <_malloc_r>
 8012286:	bf00      	nop
 8012288:	20000258 	.word	0x20000258

0801228c <free>:
 801228c:	4b02      	ldr	r3, [pc, #8]	; (8012298 <free+0xc>)
 801228e:	4601      	mov	r1, r0
 8012290:	6818      	ldr	r0, [r3, #0]
 8012292:	f000 b817 	b.w	80122c4 <_free_r>
 8012296:	bf00      	nop
 8012298:	20000258 	.word	0x20000258

0801229c <memcpy>:
 801229c:	b510      	push	{r4, lr}
 801229e:	1e43      	subs	r3, r0, #1
 80122a0:	440a      	add	r2, r1
 80122a2:	4291      	cmp	r1, r2
 80122a4:	d100      	bne.n	80122a8 <memcpy+0xc>
 80122a6:	bd10      	pop	{r4, pc}
 80122a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80122ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80122b0:	e7f7      	b.n	80122a2 <memcpy+0x6>

080122b2 <memset>:
 80122b2:	4402      	add	r2, r0
 80122b4:	4603      	mov	r3, r0
 80122b6:	4293      	cmp	r3, r2
 80122b8:	d100      	bne.n	80122bc <memset+0xa>
 80122ba:	4770      	bx	lr
 80122bc:	f803 1b01 	strb.w	r1, [r3], #1
 80122c0:	e7f9      	b.n	80122b6 <memset+0x4>
	...

080122c4 <_free_r>:
 80122c4:	b538      	push	{r3, r4, r5, lr}
 80122c6:	4605      	mov	r5, r0
 80122c8:	2900      	cmp	r1, #0
 80122ca:	d045      	beq.n	8012358 <_free_r+0x94>
 80122cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122d0:	1f0c      	subs	r4, r1, #4
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	bfb8      	it	lt
 80122d6:	18e4      	addlt	r4, r4, r3
 80122d8:	f000 fe53 	bl	8012f82 <__malloc_lock>
 80122dc:	4a1f      	ldr	r2, [pc, #124]	; (801235c <_free_r+0x98>)
 80122de:	6813      	ldr	r3, [r2, #0]
 80122e0:	4610      	mov	r0, r2
 80122e2:	b933      	cbnz	r3, 80122f2 <_free_r+0x2e>
 80122e4:	6063      	str	r3, [r4, #4]
 80122e6:	6014      	str	r4, [r2, #0]
 80122e8:	4628      	mov	r0, r5
 80122ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122ee:	f000 be49 	b.w	8012f84 <__malloc_unlock>
 80122f2:	42a3      	cmp	r3, r4
 80122f4:	d90c      	bls.n	8012310 <_free_r+0x4c>
 80122f6:	6821      	ldr	r1, [r4, #0]
 80122f8:	1862      	adds	r2, r4, r1
 80122fa:	4293      	cmp	r3, r2
 80122fc:	bf04      	itt	eq
 80122fe:	681a      	ldreq	r2, [r3, #0]
 8012300:	685b      	ldreq	r3, [r3, #4]
 8012302:	6063      	str	r3, [r4, #4]
 8012304:	bf04      	itt	eq
 8012306:	1852      	addeq	r2, r2, r1
 8012308:	6022      	streq	r2, [r4, #0]
 801230a:	6004      	str	r4, [r0, #0]
 801230c:	e7ec      	b.n	80122e8 <_free_r+0x24>
 801230e:	4613      	mov	r3, r2
 8012310:	685a      	ldr	r2, [r3, #4]
 8012312:	b10a      	cbz	r2, 8012318 <_free_r+0x54>
 8012314:	42a2      	cmp	r2, r4
 8012316:	d9fa      	bls.n	801230e <_free_r+0x4a>
 8012318:	6819      	ldr	r1, [r3, #0]
 801231a:	1858      	adds	r0, r3, r1
 801231c:	42a0      	cmp	r0, r4
 801231e:	d10b      	bne.n	8012338 <_free_r+0x74>
 8012320:	6820      	ldr	r0, [r4, #0]
 8012322:	4401      	add	r1, r0
 8012324:	1858      	adds	r0, r3, r1
 8012326:	4282      	cmp	r2, r0
 8012328:	6019      	str	r1, [r3, #0]
 801232a:	d1dd      	bne.n	80122e8 <_free_r+0x24>
 801232c:	6810      	ldr	r0, [r2, #0]
 801232e:	6852      	ldr	r2, [r2, #4]
 8012330:	605a      	str	r2, [r3, #4]
 8012332:	4401      	add	r1, r0
 8012334:	6019      	str	r1, [r3, #0]
 8012336:	e7d7      	b.n	80122e8 <_free_r+0x24>
 8012338:	d902      	bls.n	8012340 <_free_r+0x7c>
 801233a:	230c      	movs	r3, #12
 801233c:	602b      	str	r3, [r5, #0]
 801233e:	e7d3      	b.n	80122e8 <_free_r+0x24>
 8012340:	6820      	ldr	r0, [r4, #0]
 8012342:	1821      	adds	r1, r4, r0
 8012344:	428a      	cmp	r2, r1
 8012346:	bf04      	itt	eq
 8012348:	6811      	ldreq	r1, [r2, #0]
 801234a:	6852      	ldreq	r2, [r2, #4]
 801234c:	6062      	str	r2, [r4, #4]
 801234e:	bf04      	itt	eq
 8012350:	1809      	addeq	r1, r1, r0
 8012352:	6021      	streq	r1, [r4, #0]
 8012354:	605c      	str	r4, [r3, #4]
 8012356:	e7c7      	b.n	80122e8 <_free_r+0x24>
 8012358:	bd38      	pop	{r3, r4, r5, pc}
 801235a:	bf00      	nop
 801235c:	20000700 	.word	0x20000700

08012360 <_malloc_r>:
 8012360:	b570      	push	{r4, r5, r6, lr}
 8012362:	1ccd      	adds	r5, r1, #3
 8012364:	f025 0503 	bic.w	r5, r5, #3
 8012368:	3508      	adds	r5, #8
 801236a:	2d0c      	cmp	r5, #12
 801236c:	bf38      	it	cc
 801236e:	250c      	movcc	r5, #12
 8012370:	2d00      	cmp	r5, #0
 8012372:	4606      	mov	r6, r0
 8012374:	db01      	blt.n	801237a <_malloc_r+0x1a>
 8012376:	42a9      	cmp	r1, r5
 8012378:	d903      	bls.n	8012382 <_malloc_r+0x22>
 801237a:	230c      	movs	r3, #12
 801237c:	6033      	str	r3, [r6, #0]
 801237e:	2000      	movs	r0, #0
 8012380:	bd70      	pop	{r4, r5, r6, pc}
 8012382:	f000 fdfe 	bl	8012f82 <__malloc_lock>
 8012386:	4a21      	ldr	r2, [pc, #132]	; (801240c <_malloc_r+0xac>)
 8012388:	6814      	ldr	r4, [r2, #0]
 801238a:	4621      	mov	r1, r4
 801238c:	b991      	cbnz	r1, 80123b4 <_malloc_r+0x54>
 801238e:	4c20      	ldr	r4, [pc, #128]	; (8012410 <_malloc_r+0xb0>)
 8012390:	6823      	ldr	r3, [r4, #0]
 8012392:	b91b      	cbnz	r3, 801239c <_malloc_r+0x3c>
 8012394:	4630      	mov	r0, r6
 8012396:	f000 fb05 	bl	80129a4 <_sbrk_r>
 801239a:	6020      	str	r0, [r4, #0]
 801239c:	4629      	mov	r1, r5
 801239e:	4630      	mov	r0, r6
 80123a0:	f000 fb00 	bl	80129a4 <_sbrk_r>
 80123a4:	1c43      	adds	r3, r0, #1
 80123a6:	d124      	bne.n	80123f2 <_malloc_r+0x92>
 80123a8:	230c      	movs	r3, #12
 80123aa:	6033      	str	r3, [r6, #0]
 80123ac:	4630      	mov	r0, r6
 80123ae:	f000 fde9 	bl	8012f84 <__malloc_unlock>
 80123b2:	e7e4      	b.n	801237e <_malloc_r+0x1e>
 80123b4:	680b      	ldr	r3, [r1, #0]
 80123b6:	1b5b      	subs	r3, r3, r5
 80123b8:	d418      	bmi.n	80123ec <_malloc_r+0x8c>
 80123ba:	2b0b      	cmp	r3, #11
 80123bc:	d90f      	bls.n	80123de <_malloc_r+0x7e>
 80123be:	600b      	str	r3, [r1, #0]
 80123c0:	50cd      	str	r5, [r1, r3]
 80123c2:	18cc      	adds	r4, r1, r3
 80123c4:	4630      	mov	r0, r6
 80123c6:	f000 fddd 	bl	8012f84 <__malloc_unlock>
 80123ca:	f104 000b 	add.w	r0, r4, #11
 80123ce:	1d23      	adds	r3, r4, #4
 80123d0:	f020 0007 	bic.w	r0, r0, #7
 80123d4:	1ac3      	subs	r3, r0, r3
 80123d6:	d0d3      	beq.n	8012380 <_malloc_r+0x20>
 80123d8:	425a      	negs	r2, r3
 80123da:	50e2      	str	r2, [r4, r3]
 80123dc:	e7d0      	b.n	8012380 <_malloc_r+0x20>
 80123de:	428c      	cmp	r4, r1
 80123e0:	684b      	ldr	r3, [r1, #4]
 80123e2:	bf16      	itet	ne
 80123e4:	6063      	strne	r3, [r4, #4]
 80123e6:	6013      	streq	r3, [r2, #0]
 80123e8:	460c      	movne	r4, r1
 80123ea:	e7eb      	b.n	80123c4 <_malloc_r+0x64>
 80123ec:	460c      	mov	r4, r1
 80123ee:	6849      	ldr	r1, [r1, #4]
 80123f0:	e7cc      	b.n	801238c <_malloc_r+0x2c>
 80123f2:	1cc4      	adds	r4, r0, #3
 80123f4:	f024 0403 	bic.w	r4, r4, #3
 80123f8:	42a0      	cmp	r0, r4
 80123fa:	d005      	beq.n	8012408 <_malloc_r+0xa8>
 80123fc:	1a21      	subs	r1, r4, r0
 80123fe:	4630      	mov	r0, r6
 8012400:	f000 fad0 	bl	80129a4 <_sbrk_r>
 8012404:	3001      	adds	r0, #1
 8012406:	d0cf      	beq.n	80123a8 <_malloc_r+0x48>
 8012408:	6025      	str	r5, [r4, #0]
 801240a:	e7db      	b.n	80123c4 <_malloc_r+0x64>
 801240c:	20000700 	.word	0x20000700
 8012410:	20000704 	.word	0x20000704

08012414 <__sfputc_r>:
 8012414:	6893      	ldr	r3, [r2, #8]
 8012416:	3b01      	subs	r3, #1
 8012418:	2b00      	cmp	r3, #0
 801241a:	b410      	push	{r4}
 801241c:	6093      	str	r3, [r2, #8]
 801241e:	da08      	bge.n	8012432 <__sfputc_r+0x1e>
 8012420:	6994      	ldr	r4, [r2, #24]
 8012422:	42a3      	cmp	r3, r4
 8012424:	db01      	blt.n	801242a <__sfputc_r+0x16>
 8012426:	290a      	cmp	r1, #10
 8012428:	d103      	bne.n	8012432 <__sfputc_r+0x1e>
 801242a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801242e:	f000 bae9 	b.w	8012a04 <__swbuf_r>
 8012432:	6813      	ldr	r3, [r2, #0]
 8012434:	1c58      	adds	r0, r3, #1
 8012436:	6010      	str	r0, [r2, #0]
 8012438:	7019      	strb	r1, [r3, #0]
 801243a:	4608      	mov	r0, r1
 801243c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012440:	4770      	bx	lr

08012442 <__sfputs_r>:
 8012442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012444:	4606      	mov	r6, r0
 8012446:	460f      	mov	r7, r1
 8012448:	4614      	mov	r4, r2
 801244a:	18d5      	adds	r5, r2, r3
 801244c:	42ac      	cmp	r4, r5
 801244e:	d101      	bne.n	8012454 <__sfputs_r+0x12>
 8012450:	2000      	movs	r0, #0
 8012452:	e007      	b.n	8012464 <__sfputs_r+0x22>
 8012454:	463a      	mov	r2, r7
 8012456:	f814 1b01 	ldrb.w	r1, [r4], #1
 801245a:	4630      	mov	r0, r6
 801245c:	f7ff ffda 	bl	8012414 <__sfputc_r>
 8012460:	1c43      	adds	r3, r0, #1
 8012462:	d1f3      	bne.n	801244c <__sfputs_r+0xa>
 8012464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012468 <_vfiprintf_r>:
 8012468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801246c:	460c      	mov	r4, r1
 801246e:	b09d      	sub	sp, #116	; 0x74
 8012470:	4617      	mov	r7, r2
 8012472:	461d      	mov	r5, r3
 8012474:	4606      	mov	r6, r0
 8012476:	b118      	cbz	r0, 8012480 <_vfiprintf_r+0x18>
 8012478:	6983      	ldr	r3, [r0, #24]
 801247a:	b90b      	cbnz	r3, 8012480 <_vfiprintf_r+0x18>
 801247c:	f000 fc7a 	bl	8012d74 <__sinit>
 8012480:	4b7c      	ldr	r3, [pc, #496]	; (8012674 <_vfiprintf_r+0x20c>)
 8012482:	429c      	cmp	r4, r3
 8012484:	d158      	bne.n	8012538 <_vfiprintf_r+0xd0>
 8012486:	6874      	ldr	r4, [r6, #4]
 8012488:	89a3      	ldrh	r3, [r4, #12]
 801248a:	0718      	lsls	r0, r3, #28
 801248c:	d55e      	bpl.n	801254c <_vfiprintf_r+0xe4>
 801248e:	6923      	ldr	r3, [r4, #16]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d05b      	beq.n	801254c <_vfiprintf_r+0xe4>
 8012494:	2300      	movs	r3, #0
 8012496:	9309      	str	r3, [sp, #36]	; 0x24
 8012498:	2320      	movs	r3, #32
 801249a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801249e:	2330      	movs	r3, #48	; 0x30
 80124a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80124a4:	9503      	str	r5, [sp, #12]
 80124a6:	f04f 0b01 	mov.w	fp, #1
 80124aa:	46b8      	mov	r8, r7
 80124ac:	4645      	mov	r5, r8
 80124ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 80124b2:	b10b      	cbz	r3, 80124b8 <_vfiprintf_r+0x50>
 80124b4:	2b25      	cmp	r3, #37	; 0x25
 80124b6:	d154      	bne.n	8012562 <_vfiprintf_r+0xfa>
 80124b8:	ebb8 0a07 	subs.w	sl, r8, r7
 80124bc:	d00b      	beq.n	80124d6 <_vfiprintf_r+0x6e>
 80124be:	4653      	mov	r3, sl
 80124c0:	463a      	mov	r2, r7
 80124c2:	4621      	mov	r1, r4
 80124c4:	4630      	mov	r0, r6
 80124c6:	f7ff ffbc 	bl	8012442 <__sfputs_r>
 80124ca:	3001      	adds	r0, #1
 80124cc:	f000 80c2 	beq.w	8012654 <_vfiprintf_r+0x1ec>
 80124d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80124d2:	4453      	add	r3, sl
 80124d4:	9309      	str	r3, [sp, #36]	; 0x24
 80124d6:	f898 3000 	ldrb.w	r3, [r8]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	f000 80ba 	beq.w	8012654 <_vfiprintf_r+0x1ec>
 80124e0:	2300      	movs	r3, #0
 80124e2:	f04f 32ff 	mov.w	r2, #4294967295
 80124e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80124ea:	9304      	str	r3, [sp, #16]
 80124ec:	9307      	str	r3, [sp, #28]
 80124ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80124f2:	931a      	str	r3, [sp, #104]	; 0x68
 80124f4:	46a8      	mov	r8, r5
 80124f6:	2205      	movs	r2, #5
 80124f8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80124fc:	485e      	ldr	r0, [pc, #376]	; (8012678 <_vfiprintf_r+0x210>)
 80124fe:	f7ed fe6f 	bl	80001e0 <memchr>
 8012502:	9b04      	ldr	r3, [sp, #16]
 8012504:	bb78      	cbnz	r0, 8012566 <_vfiprintf_r+0xfe>
 8012506:	06d9      	lsls	r1, r3, #27
 8012508:	bf44      	itt	mi
 801250a:	2220      	movmi	r2, #32
 801250c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012510:	071a      	lsls	r2, r3, #28
 8012512:	bf44      	itt	mi
 8012514:	222b      	movmi	r2, #43	; 0x2b
 8012516:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801251a:	782a      	ldrb	r2, [r5, #0]
 801251c:	2a2a      	cmp	r2, #42	; 0x2a
 801251e:	d02a      	beq.n	8012576 <_vfiprintf_r+0x10e>
 8012520:	9a07      	ldr	r2, [sp, #28]
 8012522:	46a8      	mov	r8, r5
 8012524:	2000      	movs	r0, #0
 8012526:	250a      	movs	r5, #10
 8012528:	4641      	mov	r1, r8
 801252a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801252e:	3b30      	subs	r3, #48	; 0x30
 8012530:	2b09      	cmp	r3, #9
 8012532:	d969      	bls.n	8012608 <_vfiprintf_r+0x1a0>
 8012534:	b360      	cbz	r0, 8012590 <_vfiprintf_r+0x128>
 8012536:	e024      	b.n	8012582 <_vfiprintf_r+0x11a>
 8012538:	4b50      	ldr	r3, [pc, #320]	; (801267c <_vfiprintf_r+0x214>)
 801253a:	429c      	cmp	r4, r3
 801253c:	d101      	bne.n	8012542 <_vfiprintf_r+0xda>
 801253e:	68b4      	ldr	r4, [r6, #8]
 8012540:	e7a2      	b.n	8012488 <_vfiprintf_r+0x20>
 8012542:	4b4f      	ldr	r3, [pc, #316]	; (8012680 <_vfiprintf_r+0x218>)
 8012544:	429c      	cmp	r4, r3
 8012546:	bf08      	it	eq
 8012548:	68f4      	ldreq	r4, [r6, #12]
 801254a:	e79d      	b.n	8012488 <_vfiprintf_r+0x20>
 801254c:	4621      	mov	r1, r4
 801254e:	4630      	mov	r0, r6
 8012550:	f000 faaa 	bl	8012aa8 <__swsetup_r>
 8012554:	2800      	cmp	r0, #0
 8012556:	d09d      	beq.n	8012494 <_vfiprintf_r+0x2c>
 8012558:	f04f 30ff 	mov.w	r0, #4294967295
 801255c:	b01d      	add	sp, #116	; 0x74
 801255e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012562:	46a8      	mov	r8, r5
 8012564:	e7a2      	b.n	80124ac <_vfiprintf_r+0x44>
 8012566:	4a44      	ldr	r2, [pc, #272]	; (8012678 <_vfiprintf_r+0x210>)
 8012568:	1a80      	subs	r0, r0, r2
 801256a:	fa0b f000 	lsl.w	r0, fp, r0
 801256e:	4318      	orrs	r0, r3
 8012570:	9004      	str	r0, [sp, #16]
 8012572:	4645      	mov	r5, r8
 8012574:	e7be      	b.n	80124f4 <_vfiprintf_r+0x8c>
 8012576:	9a03      	ldr	r2, [sp, #12]
 8012578:	1d11      	adds	r1, r2, #4
 801257a:	6812      	ldr	r2, [r2, #0]
 801257c:	9103      	str	r1, [sp, #12]
 801257e:	2a00      	cmp	r2, #0
 8012580:	db01      	blt.n	8012586 <_vfiprintf_r+0x11e>
 8012582:	9207      	str	r2, [sp, #28]
 8012584:	e004      	b.n	8012590 <_vfiprintf_r+0x128>
 8012586:	4252      	negs	r2, r2
 8012588:	f043 0302 	orr.w	r3, r3, #2
 801258c:	9207      	str	r2, [sp, #28]
 801258e:	9304      	str	r3, [sp, #16]
 8012590:	f898 3000 	ldrb.w	r3, [r8]
 8012594:	2b2e      	cmp	r3, #46	; 0x2e
 8012596:	d10e      	bne.n	80125b6 <_vfiprintf_r+0x14e>
 8012598:	f898 3001 	ldrb.w	r3, [r8, #1]
 801259c:	2b2a      	cmp	r3, #42	; 0x2a
 801259e:	d138      	bne.n	8012612 <_vfiprintf_r+0x1aa>
 80125a0:	9b03      	ldr	r3, [sp, #12]
 80125a2:	1d1a      	adds	r2, r3, #4
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	9203      	str	r2, [sp, #12]
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	bfb8      	it	lt
 80125ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80125b0:	f108 0802 	add.w	r8, r8, #2
 80125b4:	9305      	str	r3, [sp, #20]
 80125b6:	4d33      	ldr	r5, [pc, #204]	; (8012684 <_vfiprintf_r+0x21c>)
 80125b8:	f898 1000 	ldrb.w	r1, [r8]
 80125bc:	2203      	movs	r2, #3
 80125be:	4628      	mov	r0, r5
 80125c0:	f7ed fe0e 	bl	80001e0 <memchr>
 80125c4:	b140      	cbz	r0, 80125d8 <_vfiprintf_r+0x170>
 80125c6:	2340      	movs	r3, #64	; 0x40
 80125c8:	1b40      	subs	r0, r0, r5
 80125ca:	fa03 f000 	lsl.w	r0, r3, r0
 80125ce:	9b04      	ldr	r3, [sp, #16]
 80125d0:	4303      	orrs	r3, r0
 80125d2:	f108 0801 	add.w	r8, r8, #1
 80125d6:	9304      	str	r3, [sp, #16]
 80125d8:	f898 1000 	ldrb.w	r1, [r8]
 80125dc:	482a      	ldr	r0, [pc, #168]	; (8012688 <_vfiprintf_r+0x220>)
 80125de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80125e2:	2206      	movs	r2, #6
 80125e4:	f108 0701 	add.w	r7, r8, #1
 80125e8:	f7ed fdfa 	bl	80001e0 <memchr>
 80125ec:	2800      	cmp	r0, #0
 80125ee:	d037      	beq.n	8012660 <_vfiprintf_r+0x1f8>
 80125f0:	4b26      	ldr	r3, [pc, #152]	; (801268c <_vfiprintf_r+0x224>)
 80125f2:	bb1b      	cbnz	r3, 801263c <_vfiprintf_r+0x1d4>
 80125f4:	9b03      	ldr	r3, [sp, #12]
 80125f6:	3307      	adds	r3, #7
 80125f8:	f023 0307 	bic.w	r3, r3, #7
 80125fc:	3308      	adds	r3, #8
 80125fe:	9303      	str	r3, [sp, #12]
 8012600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012602:	444b      	add	r3, r9
 8012604:	9309      	str	r3, [sp, #36]	; 0x24
 8012606:	e750      	b.n	80124aa <_vfiprintf_r+0x42>
 8012608:	fb05 3202 	mla	r2, r5, r2, r3
 801260c:	2001      	movs	r0, #1
 801260e:	4688      	mov	r8, r1
 8012610:	e78a      	b.n	8012528 <_vfiprintf_r+0xc0>
 8012612:	2300      	movs	r3, #0
 8012614:	f108 0801 	add.w	r8, r8, #1
 8012618:	9305      	str	r3, [sp, #20]
 801261a:	4619      	mov	r1, r3
 801261c:	250a      	movs	r5, #10
 801261e:	4640      	mov	r0, r8
 8012620:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012624:	3a30      	subs	r2, #48	; 0x30
 8012626:	2a09      	cmp	r2, #9
 8012628:	d903      	bls.n	8012632 <_vfiprintf_r+0x1ca>
 801262a:	2b00      	cmp	r3, #0
 801262c:	d0c3      	beq.n	80125b6 <_vfiprintf_r+0x14e>
 801262e:	9105      	str	r1, [sp, #20]
 8012630:	e7c1      	b.n	80125b6 <_vfiprintf_r+0x14e>
 8012632:	fb05 2101 	mla	r1, r5, r1, r2
 8012636:	2301      	movs	r3, #1
 8012638:	4680      	mov	r8, r0
 801263a:	e7f0      	b.n	801261e <_vfiprintf_r+0x1b6>
 801263c:	ab03      	add	r3, sp, #12
 801263e:	9300      	str	r3, [sp, #0]
 8012640:	4622      	mov	r2, r4
 8012642:	4b13      	ldr	r3, [pc, #76]	; (8012690 <_vfiprintf_r+0x228>)
 8012644:	a904      	add	r1, sp, #16
 8012646:	4630      	mov	r0, r6
 8012648:	f3af 8000 	nop.w
 801264c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012650:	4681      	mov	r9, r0
 8012652:	d1d5      	bne.n	8012600 <_vfiprintf_r+0x198>
 8012654:	89a3      	ldrh	r3, [r4, #12]
 8012656:	065b      	lsls	r3, r3, #25
 8012658:	f53f af7e 	bmi.w	8012558 <_vfiprintf_r+0xf0>
 801265c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801265e:	e77d      	b.n	801255c <_vfiprintf_r+0xf4>
 8012660:	ab03      	add	r3, sp, #12
 8012662:	9300      	str	r3, [sp, #0]
 8012664:	4622      	mov	r2, r4
 8012666:	4b0a      	ldr	r3, [pc, #40]	; (8012690 <_vfiprintf_r+0x228>)
 8012668:	a904      	add	r1, sp, #16
 801266a:	4630      	mov	r0, r6
 801266c:	f000 f888 	bl	8012780 <_printf_i>
 8012670:	e7ec      	b.n	801264c <_vfiprintf_r+0x1e4>
 8012672:	bf00      	nop
 8012674:	08013e94 	.word	0x08013e94
 8012678:	08013e40 	.word	0x08013e40
 801267c:	08013eb4 	.word	0x08013eb4
 8012680:	08013e74 	.word	0x08013e74
 8012684:	08013e46 	.word	0x08013e46
 8012688:	08013e4a 	.word	0x08013e4a
 801268c:	00000000 	.word	0x00000000
 8012690:	08012443 	.word	0x08012443

08012694 <_printf_common>:
 8012694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012698:	4691      	mov	r9, r2
 801269a:	461f      	mov	r7, r3
 801269c:	688a      	ldr	r2, [r1, #8]
 801269e:	690b      	ldr	r3, [r1, #16]
 80126a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80126a4:	4293      	cmp	r3, r2
 80126a6:	bfb8      	it	lt
 80126a8:	4613      	movlt	r3, r2
 80126aa:	f8c9 3000 	str.w	r3, [r9]
 80126ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80126b2:	4606      	mov	r6, r0
 80126b4:	460c      	mov	r4, r1
 80126b6:	b112      	cbz	r2, 80126be <_printf_common+0x2a>
 80126b8:	3301      	adds	r3, #1
 80126ba:	f8c9 3000 	str.w	r3, [r9]
 80126be:	6823      	ldr	r3, [r4, #0]
 80126c0:	0699      	lsls	r1, r3, #26
 80126c2:	bf42      	ittt	mi
 80126c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80126c8:	3302      	addmi	r3, #2
 80126ca:	f8c9 3000 	strmi.w	r3, [r9]
 80126ce:	6825      	ldr	r5, [r4, #0]
 80126d0:	f015 0506 	ands.w	r5, r5, #6
 80126d4:	d107      	bne.n	80126e6 <_printf_common+0x52>
 80126d6:	f104 0a19 	add.w	sl, r4, #25
 80126da:	68e3      	ldr	r3, [r4, #12]
 80126dc:	f8d9 2000 	ldr.w	r2, [r9]
 80126e0:	1a9b      	subs	r3, r3, r2
 80126e2:	42ab      	cmp	r3, r5
 80126e4:	dc28      	bgt.n	8012738 <_printf_common+0xa4>
 80126e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80126ea:	6822      	ldr	r2, [r4, #0]
 80126ec:	3300      	adds	r3, #0
 80126ee:	bf18      	it	ne
 80126f0:	2301      	movne	r3, #1
 80126f2:	0692      	lsls	r2, r2, #26
 80126f4:	d42d      	bmi.n	8012752 <_printf_common+0xbe>
 80126f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80126fa:	4639      	mov	r1, r7
 80126fc:	4630      	mov	r0, r6
 80126fe:	47c0      	blx	r8
 8012700:	3001      	adds	r0, #1
 8012702:	d020      	beq.n	8012746 <_printf_common+0xb2>
 8012704:	6823      	ldr	r3, [r4, #0]
 8012706:	68e5      	ldr	r5, [r4, #12]
 8012708:	f8d9 2000 	ldr.w	r2, [r9]
 801270c:	f003 0306 	and.w	r3, r3, #6
 8012710:	2b04      	cmp	r3, #4
 8012712:	bf08      	it	eq
 8012714:	1aad      	subeq	r5, r5, r2
 8012716:	68a3      	ldr	r3, [r4, #8]
 8012718:	6922      	ldr	r2, [r4, #16]
 801271a:	bf0c      	ite	eq
 801271c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012720:	2500      	movne	r5, #0
 8012722:	4293      	cmp	r3, r2
 8012724:	bfc4      	itt	gt
 8012726:	1a9b      	subgt	r3, r3, r2
 8012728:	18ed      	addgt	r5, r5, r3
 801272a:	f04f 0900 	mov.w	r9, #0
 801272e:	341a      	adds	r4, #26
 8012730:	454d      	cmp	r5, r9
 8012732:	d11a      	bne.n	801276a <_printf_common+0xd6>
 8012734:	2000      	movs	r0, #0
 8012736:	e008      	b.n	801274a <_printf_common+0xb6>
 8012738:	2301      	movs	r3, #1
 801273a:	4652      	mov	r2, sl
 801273c:	4639      	mov	r1, r7
 801273e:	4630      	mov	r0, r6
 8012740:	47c0      	blx	r8
 8012742:	3001      	adds	r0, #1
 8012744:	d103      	bne.n	801274e <_printf_common+0xba>
 8012746:	f04f 30ff 	mov.w	r0, #4294967295
 801274a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801274e:	3501      	adds	r5, #1
 8012750:	e7c3      	b.n	80126da <_printf_common+0x46>
 8012752:	18e1      	adds	r1, r4, r3
 8012754:	1c5a      	adds	r2, r3, #1
 8012756:	2030      	movs	r0, #48	; 0x30
 8012758:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801275c:	4422      	add	r2, r4
 801275e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012762:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012766:	3302      	adds	r3, #2
 8012768:	e7c5      	b.n	80126f6 <_printf_common+0x62>
 801276a:	2301      	movs	r3, #1
 801276c:	4622      	mov	r2, r4
 801276e:	4639      	mov	r1, r7
 8012770:	4630      	mov	r0, r6
 8012772:	47c0      	blx	r8
 8012774:	3001      	adds	r0, #1
 8012776:	d0e6      	beq.n	8012746 <_printf_common+0xb2>
 8012778:	f109 0901 	add.w	r9, r9, #1
 801277c:	e7d8      	b.n	8012730 <_printf_common+0x9c>
	...

08012780 <_printf_i>:
 8012780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012784:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012788:	460c      	mov	r4, r1
 801278a:	7e09      	ldrb	r1, [r1, #24]
 801278c:	b085      	sub	sp, #20
 801278e:	296e      	cmp	r1, #110	; 0x6e
 8012790:	4617      	mov	r7, r2
 8012792:	4606      	mov	r6, r0
 8012794:	4698      	mov	r8, r3
 8012796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012798:	f000 80b3 	beq.w	8012902 <_printf_i+0x182>
 801279c:	d822      	bhi.n	80127e4 <_printf_i+0x64>
 801279e:	2963      	cmp	r1, #99	; 0x63
 80127a0:	d036      	beq.n	8012810 <_printf_i+0x90>
 80127a2:	d80a      	bhi.n	80127ba <_printf_i+0x3a>
 80127a4:	2900      	cmp	r1, #0
 80127a6:	f000 80b9 	beq.w	801291c <_printf_i+0x19c>
 80127aa:	2958      	cmp	r1, #88	; 0x58
 80127ac:	f000 8083 	beq.w	80128b6 <_printf_i+0x136>
 80127b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80127b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80127b8:	e032      	b.n	8012820 <_printf_i+0xa0>
 80127ba:	2964      	cmp	r1, #100	; 0x64
 80127bc:	d001      	beq.n	80127c2 <_printf_i+0x42>
 80127be:	2969      	cmp	r1, #105	; 0x69
 80127c0:	d1f6      	bne.n	80127b0 <_printf_i+0x30>
 80127c2:	6820      	ldr	r0, [r4, #0]
 80127c4:	6813      	ldr	r3, [r2, #0]
 80127c6:	0605      	lsls	r5, r0, #24
 80127c8:	f103 0104 	add.w	r1, r3, #4
 80127cc:	d52a      	bpl.n	8012824 <_printf_i+0xa4>
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	6011      	str	r1, [r2, #0]
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	da03      	bge.n	80127de <_printf_i+0x5e>
 80127d6:	222d      	movs	r2, #45	; 0x2d
 80127d8:	425b      	negs	r3, r3
 80127da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80127de:	486f      	ldr	r0, [pc, #444]	; (801299c <_printf_i+0x21c>)
 80127e0:	220a      	movs	r2, #10
 80127e2:	e039      	b.n	8012858 <_printf_i+0xd8>
 80127e4:	2973      	cmp	r1, #115	; 0x73
 80127e6:	f000 809d 	beq.w	8012924 <_printf_i+0x1a4>
 80127ea:	d808      	bhi.n	80127fe <_printf_i+0x7e>
 80127ec:	296f      	cmp	r1, #111	; 0x6f
 80127ee:	d020      	beq.n	8012832 <_printf_i+0xb2>
 80127f0:	2970      	cmp	r1, #112	; 0x70
 80127f2:	d1dd      	bne.n	80127b0 <_printf_i+0x30>
 80127f4:	6823      	ldr	r3, [r4, #0]
 80127f6:	f043 0320 	orr.w	r3, r3, #32
 80127fa:	6023      	str	r3, [r4, #0]
 80127fc:	e003      	b.n	8012806 <_printf_i+0x86>
 80127fe:	2975      	cmp	r1, #117	; 0x75
 8012800:	d017      	beq.n	8012832 <_printf_i+0xb2>
 8012802:	2978      	cmp	r1, #120	; 0x78
 8012804:	d1d4      	bne.n	80127b0 <_printf_i+0x30>
 8012806:	2378      	movs	r3, #120	; 0x78
 8012808:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801280c:	4864      	ldr	r0, [pc, #400]	; (80129a0 <_printf_i+0x220>)
 801280e:	e055      	b.n	80128bc <_printf_i+0x13c>
 8012810:	6813      	ldr	r3, [r2, #0]
 8012812:	1d19      	adds	r1, r3, #4
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	6011      	str	r1, [r2, #0]
 8012818:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801281c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012820:	2301      	movs	r3, #1
 8012822:	e08c      	b.n	801293e <_printf_i+0x1be>
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	6011      	str	r1, [r2, #0]
 8012828:	f010 0f40 	tst.w	r0, #64	; 0x40
 801282c:	bf18      	it	ne
 801282e:	b21b      	sxthne	r3, r3
 8012830:	e7cf      	b.n	80127d2 <_printf_i+0x52>
 8012832:	6813      	ldr	r3, [r2, #0]
 8012834:	6825      	ldr	r5, [r4, #0]
 8012836:	1d18      	adds	r0, r3, #4
 8012838:	6010      	str	r0, [r2, #0]
 801283a:	0628      	lsls	r0, r5, #24
 801283c:	d501      	bpl.n	8012842 <_printf_i+0xc2>
 801283e:	681b      	ldr	r3, [r3, #0]
 8012840:	e002      	b.n	8012848 <_printf_i+0xc8>
 8012842:	0668      	lsls	r0, r5, #25
 8012844:	d5fb      	bpl.n	801283e <_printf_i+0xbe>
 8012846:	881b      	ldrh	r3, [r3, #0]
 8012848:	4854      	ldr	r0, [pc, #336]	; (801299c <_printf_i+0x21c>)
 801284a:	296f      	cmp	r1, #111	; 0x6f
 801284c:	bf14      	ite	ne
 801284e:	220a      	movne	r2, #10
 8012850:	2208      	moveq	r2, #8
 8012852:	2100      	movs	r1, #0
 8012854:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012858:	6865      	ldr	r5, [r4, #4]
 801285a:	60a5      	str	r5, [r4, #8]
 801285c:	2d00      	cmp	r5, #0
 801285e:	f2c0 8095 	blt.w	801298c <_printf_i+0x20c>
 8012862:	6821      	ldr	r1, [r4, #0]
 8012864:	f021 0104 	bic.w	r1, r1, #4
 8012868:	6021      	str	r1, [r4, #0]
 801286a:	2b00      	cmp	r3, #0
 801286c:	d13d      	bne.n	80128ea <_printf_i+0x16a>
 801286e:	2d00      	cmp	r5, #0
 8012870:	f040 808e 	bne.w	8012990 <_printf_i+0x210>
 8012874:	4665      	mov	r5, ip
 8012876:	2a08      	cmp	r2, #8
 8012878:	d10b      	bne.n	8012892 <_printf_i+0x112>
 801287a:	6823      	ldr	r3, [r4, #0]
 801287c:	07db      	lsls	r3, r3, #31
 801287e:	d508      	bpl.n	8012892 <_printf_i+0x112>
 8012880:	6923      	ldr	r3, [r4, #16]
 8012882:	6862      	ldr	r2, [r4, #4]
 8012884:	429a      	cmp	r2, r3
 8012886:	bfde      	ittt	le
 8012888:	2330      	movle	r3, #48	; 0x30
 801288a:	f805 3c01 	strble.w	r3, [r5, #-1]
 801288e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012892:	ebac 0305 	sub.w	r3, ip, r5
 8012896:	6123      	str	r3, [r4, #16]
 8012898:	f8cd 8000 	str.w	r8, [sp]
 801289c:	463b      	mov	r3, r7
 801289e:	aa03      	add	r2, sp, #12
 80128a0:	4621      	mov	r1, r4
 80128a2:	4630      	mov	r0, r6
 80128a4:	f7ff fef6 	bl	8012694 <_printf_common>
 80128a8:	3001      	adds	r0, #1
 80128aa:	d14d      	bne.n	8012948 <_printf_i+0x1c8>
 80128ac:	f04f 30ff 	mov.w	r0, #4294967295
 80128b0:	b005      	add	sp, #20
 80128b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80128b6:	4839      	ldr	r0, [pc, #228]	; (801299c <_printf_i+0x21c>)
 80128b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80128bc:	6813      	ldr	r3, [r2, #0]
 80128be:	6821      	ldr	r1, [r4, #0]
 80128c0:	1d1d      	adds	r5, r3, #4
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	6015      	str	r5, [r2, #0]
 80128c6:	060a      	lsls	r2, r1, #24
 80128c8:	d50b      	bpl.n	80128e2 <_printf_i+0x162>
 80128ca:	07ca      	lsls	r2, r1, #31
 80128cc:	bf44      	itt	mi
 80128ce:	f041 0120 	orrmi.w	r1, r1, #32
 80128d2:	6021      	strmi	r1, [r4, #0]
 80128d4:	b91b      	cbnz	r3, 80128de <_printf_i+0x15e>
 80128d6:	6822      	ldr	r2, [r4, #0]
 80128d8:	f022 0220 	bic.w	r2, r2, #32
 80128dc:	6022      	str	r2, [r4, #0]
 80128de:	2210      	movs	r2, #16
 80128e0:	e7b7      	b.n	8012852 <_printf_i+0xd2>
 80128e2:	064d      	lsls	r5, r1, #25
 80128e4:	bf48      	it	mi
 80128e6:	b29b      	uxthmi	r3, r3
 80128e8:	e7ef      	b.n	80128ca <_printf_i+0x14a>
 80128ea:	4665      	mov	r5, ip
 80128ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80128f0:	fb02 3311 	mls	r3, r2, r1, r3
 80128f4:	5cc3      	ldrb	r3, [r0, r3]
 80128f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80128fa:	460b      	mov	r3, r1
 80128fc:	2900      	cmp	r1, #0
 80128fe:	d1f5      	bne.n	80128ec <_printf_i+0x16c>
 8012900:	e7b9      	b.n	8012876 <_printf_i+0xf6>
 8012902:	6813      	ldr	r3, [r2, #0]
 8012904:	6825      	ldr	r5, [r4, #0]
 8012906:	6961      	ldr	r1, [r4, #20]
 8012908:	1d18      	adds	r0, r3, #4
 801290a:	6010      	str	r0, [r2, #0]
 801290c:	0628      	lsls	r0, r5, #24
 801290e:	681b      	ldr	r3, [r3, #0]
 8012910:	d501      	bpl.n	8012916 <_printf_i+0x196>
 8012912:	6019      	str	r1, [r3, #0]
 8012914:	e002      	b.n	801291c <_printf_i+0x19c>
 8012916:	066a      	lsls	r2, r5, #25
 8012918:	d5fb      	bpl.n	8012912 <_printf_i+0x192>
 801291a:	8019      	strh	r1, [r3, #0]
 801291c:	2300      	movs	r3, #0
 801291e:	6123      	str	r3, [r4, #16]
 8012920:	4665      	mov	r5, ip
 8012922:	e7b9      	b.n	8012898 <_printf_i+0x118>
 8012924:	6813      	ldr	r3, [r2, #0]
 8012926:	1d19      	adds	r1, r3, #4
 8012928:	6011      	str	r1, [r2, #0]
 801292a:	681d      	ldr	r5, [r3, #0]
 801292c:	6862      	ldr	r2, [r4, #4]
 801292e:	2100      	movs	r1, #0
 8012930:	4628      	mov	r0, r5
 8012932:	f7ed fc55 	bl	80001e0 <memchr>
 8012936:	b108      	cbz	r0, 801293c <_printf_i+0x1bc>
 8012938:	1b40      	subs	r0, r0, r5
 801293a:	6060      	str	r0, [r4, #4]
 801293c:	6863      	ldr	r3, [r4, #4]
 801293e:	6123      	str	r3, [r4, #16]
 8012940:	2300      	movs	r3, #0
 8012942:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012946:	e7a7      	b.n	8012898 <_printf_i+0x118>
 8012948:	6923      	ldr	r3, [r4, #16]
 801294a:	462a      	mov	r2, r5
 801294c:	4639      	mov	r1, r7
 801294e:	4630      	mov	r0, r6
 8012950:	47c0      	blx	r8
 8012952:	3001      	adds	r0, #1
 8012954:	d0aa      	beq.n	80128ac <_printf_i+0x12c>
 8012956:	6823      	ldr	r3, [r4, #0]
 8012958:	079b      	lsls	r3, r3, #30
 801295a:	d413      	bmi.n	8012984 <_printf_i+0x204>
 801295c:	68e0      	ldr	r0, [r4, #12]
 801295e:	9b03      	ldr	r3, [sp, #12]
 8012960:	4298      	cmp	r0, r3
 8012962:	bfb8      	it	lt
 8012964:	4618      	movlt	r0, r3
 8012966:	e7a3      	b.n	80128b0 <_printf_i+0x130>
 8012968:	2301      	movs	r3, #1
 801296a:	464a      	mov	r2, r9
 801296c:	4639      	mov	r1, r7
 801296e:	4630      	mov	r0, r6
 8012970:	47c0      	blx	r8
 8012972:	3001      	adds	r0, #1
 8012974:	d09a      	beq.n	80128ac <_printf_i+0x12c>
 8012976:	3501      	adds	r5, #1
 8012978:	68e3      	ldr	r3, [r4, #12]
 801297a:	9a03      	ldr	r2, [sp, #12]
 801297c:	1a9b      	subs	r3, r3, r2
 801297e:	42ab      	cmp	r3, r5
 8012980:	dcf2      	bgt.n	8012968 <_printf_i+0x1e8>
 8012982:	e7eb      	b.n	801295c <_printf_i+0x1dc>
 8012984:	2500      	movs	r5, #0
 8012986:	f104 0919 	add.w	r9, r4, #25
 801298a:	e7f5      	b.n	8012978 <_printf_i+0x1f8>
 801298c:	2b00      	cmp	r3, #0
 801298e:	d1ac      	bne.n	80128ea <_printf_i+0x16a>
 8012990:	7803      	ldrb	r3, [r0, #0]
 8012992:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012996:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801299a:	e76c      	b.n	8012876 <_printf_i+0xf6>
 801299c:	08013e51 	.word	0x08013e51
 80129a0:	08013e62 	.word	0x08013e62

080129a4 <_sbrk_r>:
 80129a4:	b538      	push	{r3, r4, r5, lr}
 80129a6:	4c06      	ldr	r4, [pc, #24]	; (80129c0 <_sbrk_r+0x1c>)
 80129a8:	2300      	movs	r3, #0
 80129aa:	4605      	mov	r5, r0
 80129ac:	4608      	mov	r0, r1
 80129ae:	6023      	str	r3, [r4, #0]
 80129b0:	f7f2 fc6a 	bl	8005288 <_sbrk>
 80129b4:	1c43      	adds	r3, r0, #1
 80129b6:	d102      	bne.n	80129be <_sbrk_r+0x1a>
 80129b8:	6823      	ldr	r3, [r4, #0]
 80129ba:	b103      	cbz	r3, 80129be <_sbrk_r+0x1a>
 80129bc:	602b      	str	r3, [r5, #0]
 80129be:	bd38      	pop	{r3, r4, r5, pc}
 80129c0:	20002474 	.word	0x20002474

080129c4 <siprintf>:
 80129c4:	b40e      	push	{r1, r2, r3}
 80129c6:	b500      	push	{lr}
 80129c8:	b09c      	sub	sp, #112	; 0x70
 80129ca:	ab1d      	add	r3, sp, #116	; 0x74
 80129cc:	9002      	str	r0, [sp, #8]
 80129ce:	9006      	str	r0, [sp, #24]
 80129d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80129d4:	4809      	ldr	r0, [pc, #36]	; (80129fc <siprintf+0x38>)
 80129d6:	9107      	str	r1, [sp, #28]
 80129d8:	9104      	str	r1, [sp, #16]
 80129da:	4909      	ldr	r1, [pc, #36]	; (8012a00 <siprintf+0x3c>)
 80129dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80129e0:	9105      	str	r1, [sp, #20]
 80129e2:	6800      	ldr	r0, [r0, #0]
 80129e4:	9301      	str	r3, [sp, #4]
 80129e6:	a902      	add	r1, sp, #8
 80129e8:	f000 fb4e 	bl	8013088 <_svfiprintf_r>
 80129ec:	9b02      	ldr	r3, [sp, #8]
 80129ee:	2200      	movs	r2, #0
 80129f0:	701a      	strb	r2, [r3, #0]
 80129f2:	b01c      	add	sp, #112	; 0x70
 80129f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80129f8:	b003      	add	sp, #12
 80129fa:	4770      	bx	lr
 80129fc:	20000258 	.word	0x20000258
 8012a00:	ffff0208 	.word	0xffff0208

08012a04 <__swbuf_r>:
 8012a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a06:	460e      	mov	r6, r1
 8012a08:	4614      	mov	r4, r2
 8012a0a:	4605      	mov	r5, r0
 8012a0c:	b118      	cbz	r0, 8012a16 <__swbuf_r+0x12>
 8012a0e:	6983      	ldr	r3, [r0, #24]
 8012a10:	b90b      	cbnz	r3, 8012a16 <__swbuf_r+0x12>
 8012a12:	f000 f9af 	bl	8012d74 <__sinit>
 8012a16:	4b21      	ldr	r3, [pc, #132]	; (8012a9c <__swbuf_r+0x98>)
 8012a18:	429c      	cmp	r4, r3
 8012a1a:	d12a      	bne.n	8012a72 <__swbuf_r+0x6e>
 8012a1c:	686c      	ldr	r4, [r5, #4]
 8012a1e:	69a3      	ldr	r3, [r4, #24]
 8012a20:	60a3      	str	r3, [r4, #8]
 8012a22:	89a3      	ldrh	r3, [r4, #12]
 8012a24:	071a      	lsls	r2, r3, #28
 8012a26:	d52e      	bpl.n	8012a86 <__swbuf_r+0x82>
 8012a28:	6923      	ldr	r3, [r4, #16]
 8012a2a:	b363      	cbz	r3, 8012a86 <__swbuf_r+0x82>
 8012a2c:	6923      	ldr	r3, [r4, #16]
 8012a2e:	6820      	ldr	r0, [r4, #0]
 8012a30:	1ac0      	subs	r0, r0, r3
 8012a32:	6963      	ldr	r3, [r4, #20]
 8012a34:	b2f6      	uxtb	r6, r6
 8012a36:	4283      	cmp	r3, r0
 8012a38:	4637      	mov	r7, r6
 8012a3a:	dc04      	bgt.n	8012a46 <__swbuf_r+0x42>
 8012a3c:	4621      	mov	r1, r4
 8012a3e:	4628      	mov	r0, r5
 8012a40:	f000 f92e 	bl	8012ca0 <_fflush_r>
 8012a44:	bb28      	cbnz	r0, 8012a92 <__swbuf_r+0x8e>
 8012a46:	68a3      	ldr	r3, [r4, #8]
 8012a48:	3b01      	subs	r3, #1
 8012a4a:	60a3      	str	r3, [r4, #8]
 8012a4c:	6823      	ldr	r3, [r4, #0]
 8012a4e:	1c5a      	adds	r2, r3, #1
 8012a50:	6022      	str	r2, [r4, #0]
 8012a52:	701e      	strb	r6, [r3, #0]
 8012a54:	6963      	ldr	r3, [r4, #20]
 8012a56:	3001      	adds	r0, #1
 8012a58:	4283      	cmp	r3, r0
 8012a5a:	d004      	beq.n	8012a66 <__swbuf_r+0x62>
 8012a5c:	89a3      	ldrh	r3, [r4, #12]
 8012a5e:	07db      	lsls	r3, r3, #31
 8012a60:	d519      	bpl.n	8012a96 <__swbuf_r+0x92>
 8012a62:	2e0a      	cmp	r6, #10
 8012a64:	d117      	bne.n	8012a96 <__swbuf_r+0x92>
 8012a66:	4621      	mov	r1, r4
 8012a68:	4628      	mov	r0, r5
 8012a6a:	f000 f919 	bl	8012ca0 <_fflush_r>
 8012a6e:	b190      	cbz	r0, 8012a96 <__swbuf_r+0x92>
 8012a70:	e00f      	b.n	8012a92 <__swbuf_r+0x8e>
 8012a72:	4b0b      	ldr	r3, [pc, #44]	; (8012aa0 <__swbuf_r+0x9c>)
 8012a74:	429c      	cmp	r4, r3
 8012a76:	d101      	bne.n	8012a7c <__swbuf_r+0x78>
 8012a78:	68ac      	ldr	r4, [r5, #8]
 8012a7a:	e7d0      	b.n	8012a1e <__swbuf_r+0x1a>
 8012a7c:	4b09      	ldr	r3, [pc, #36]	; (8012aa4 <__swbuf_r+0xa0>)
 8012a7e:	429c      	cmp	r4, r3
 8012a80:	bf08      	it	eq
 8012a82:	68ec      	ldreq	r4, [r5, #12]
 8012a84:	e7cb      	b.n	8012a1e <__swbuf_r+0x1a>
 8012a86:	4621      	mov	r1, r4
 8012a88:	4628      	mov	r0, r5
 8012a8a:	f000 f80d 	bl	8012aa8 <__swsetup_r>
 8012a8e:	2800      	cmp	r0, #0
 8012a90:	d0cc      	beq.n	8012a2c <__swbuf_r+0x28>
 8012a92:	f04f 37ff 	mov.w	r7, #4294967295
 8012a96:	4638      	mov	r0, r7
 8012a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a9a:	bf00      	nop
 8012a9c:	08013e94 	.word	0x08013e94
 8012aa0:	08013eb4 	.word	0x08013eb4
 8012aa4:	08013e74 	.word	0x08013e74

08012aa8 <__swsetup_r>:
 8012aa8:	4b32      	ldr	r3, [pc, #200]	; (8012b74 <__swsetup_r+0xcc>)
 8012aaa:	b570      	push	{r4, r5, r6, lr}
 8012aac:	681d      	ldr	r5, [r3, #0]
 8012aae:	4606      	mov	r6, r0
 8012ab0:	460c      	mov	r4, r1
 8012ab2:	b125      	cbz	r5, 8012abe <__swsetup_r+0x16>
 8012ab4:	69ab      	ldr	r3, [r5, #24]
 8012ab6:	b913      	cbnz	r3, 8012abe <__swsetup_r+0x16>
 8012ab8:	4628      	mov	r0, r5
 8012aba:	f000 f95b 	bl	8012d74 <__sinit>
 8012abe:	4b2e      	ldr	r3, [pc, #184]	; (8012b78 <__swsetup_r+0xd0>)
 8012ac0:	429c      	cmp	r4, r3
 8012ac2:	d10f      	bne.n	8012ae4 <__swsetup_r+0x3c>
 8012ac4:	686c      	ldr	r4, [r5, #4]
 8012ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012aca:	b29a      	uxth	r2, r3
 8012acc:	0715      	lsls	r5, r2, #28
 8012ace:	d42c      	bmi.n	8012b2a <__swsetup_r+0x82>
 8012ad0:	06d0      	lsls	r0, r2, #27
 8012ad2:	d411      	bmi.n	8012af8 <__swsetup_r+0x50>
 8012ad4:	2209      	movs	r2, #9
 8012ad6:	6032      	str	r2, [r6, #0]
 8012ad8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012adc:	81a3      	strh	r3, [r4, #12]
 8012ade:	f04f 30ff 	mov.w	r0, #4294967295
 8012ae2:	e03e      	b.n	8012b62 <__swsetup_r+0xba>
 8012ae4:	4b25      	ldr	r3, [pc, #148]	; (8012b7c <__swsetup_r+0xd4>)
 8012ae6:	429c      	cmp	r4, r3
 8012ae8:	d101      	bne.n	8012aee <__swsetup_r+0x46>
 8012aea:	68ac      	ldr	r4, [r5, #8]
 8012aec:	e7eb      	b.n	8012ac6 <__swsetup_r+0x1e>
 8012aee:	4b24      	ldr	r3, [pc, #144]	; (8012b80 <__swsetup_r+0xd8>)
 8012af0:	429c      	cmp	r4, r3
 8012af2:	bf08      	it	eq
 8012af4:	68ec      	ldreq	r4, [r5, #12]
 8012af6:	e7e6      	b.n	8012ac6 <__swsetup_r+0x1e>
 8012af8:	0751      	lsls	r1, r2, #29
 8012afa:	d512      	bpl.n	8012b22 <__swsetup_r+0x7a>
 8012afc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012afe:	b141      	cbz	r1, 8012b12 <__swsetup_r+0x6a>
 8012b00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012b04:	4299      	cmp	r1, r3
 8012b06:	d002      	beq.n	8012b0e <__swsetup_r+0x66>
 8012b08:	4630      	mov	r0, r6
 8012b0a:	f7ff fbdb 	bl	80122c4 <_free_r>
 8012b0e:	2300      	movs	r3, #0
 8012b10:	6363      	str	r3, [r4, #52]	; 0x34
 8012b12:	89a3      	ldrh	r3, [r4, #12]
 8012b14:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012b18:	81a3      	strh	r3, [r4, #12]
 8012b1a:	2300      	movs	r3, #0
 8012b1c:	6063      	str	r3, [r4, #4]
 8012b1e:	6923      	ldr	r3, [r4, #16]
 8012b20:	6023      	str	r3, [r4, #0]
 8012b22:	89a3      	ldrh	r3, [r4, #12]
 8012b24:	f043 0308 	orr.w	r3, r3, #8
 8012b28:	81a3      	strh	r3, [r4, #12]
 8012b2a:	6923      	ldr	r3, [r4, #16]
 8012b2c:	b94b      	cbnz	r3, 8012b42 <__swsetup_r+0x9a>
 8012b2e:	89a3      	ldrh	r3, [r4, #12]
 8012b30:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012b34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012b38:	d003      	beq.n	8012b42 <__swsetup_r+0x9a>
 8012b3a:	4621      	mov	r1, r4
 8012b3c:	4630      	mov	r0, r6
 8012b3e:	f000 f9c7 	bl	8012ed0 <__smakebuf_r>
 8012b42:	89a2      	ldrh	r2, [r4, #12]
 8012b44:	f012 0301 	ands.w	r3, r2, #1
 8012b48:	d00c      	beq.n	8012b64 <__swsetup_r+0xbc>
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	60a3      	str	r3, [r4, #8]
 8012b4e:	6963      	ldr	r3, [r4, #20]
 8012b50:	425b      	negs	r3, r3
 8012b52:	61a3      	str	r3, [r4, #24]
 8012b54:	6923      	ldr	r3, [r4, #16]
 8012b56:	b953      	cbnz	r3, 8012b6e <__swsetup_r+0xc6>
 8012b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b5c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012b60:	d1ba      	bne.n	8012ad8 <__swsetup_r+0x30>
 8012b62:	bd70      	pop	{r4, r5, r6, pc}
 8012b64:	0792      	lsls	r2, r2, #30
 8012b66:	bf58      	it	pl
 8012b68:	6963      	ldrpl	r3, [r4, #20]
 8012b6a:	60a3      	str	r3, [r4, #8]
 8012b6c:	e7f2      	b.n	8012b54 <__swsetup_r+0xac>
 8012b6e:	2000      	movs	r0, #0
 8012b70:	e7f7      	b.n	8012b62 <__swsetup_r+0xba>
 8012b72:	bf00      	nop
 8012b74:	20000258 	.word	0x20000258
 8012b78:	08013e94 	.word	0x08013e94
 8012b7c:	08013eb4 	.word	0x08013eb4
 8012b80:	08013e74 	.word	0x08013e74

08012b84 <abort>:
 8012b84:	b508      	push	{r3, lr}
 8012b86:	2006      	movs	r0, #6
 8012b88:	f000 fb9e 	bl	80132c8 <raise>
 8012b8c:	2001      	movs	r0, #1
 8012b8e:	f7f2 fb03 	bl	8005198 <_exit>
	...

08012b94 <__sflush_r>:
 8012b94:	898a      	ldrh	r2, [r1, #12]
 8012b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b9a:	4605      	mov	r5, r0
 8012b9c:	0710      	lsls	r0, r2, #28
 8012b9e:	460c      	mov	r4, r1
 8012ba0:	d458      	bmi.n	8012c54 <__sflush_r+0xc0>
 8012ba2:	684b      	ldr	r3, [r1, #4]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	dc05      	bgt.n	8012bb4 <__sflush_r+0x20>
 8012ba8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	dc02      	bgt.n	8012bb4 <__sflush_r+0x20>
 8012bae:	2000      	movs	r0, #0
 8012bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012bb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012bb6:	2e00      	cmp	r6, #0
 8012bb8:	d0f9      	beq.n	8012bae <__sflush_r+0x1a>
 8012bba:	2300      	movs	r3, #0
 8012bbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012bc0:	682f      	ldr	r7, [r5, #0]
 8012bc2:	6a21      	ldr	r1, [r4, #32]
 8012bc4:	602b      	str	r3, [r5, #0]
 8012bc6:	d032      	beq.n	8012c2e <__sflush_r+0x9a>
 8012bc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012bca:	89a3      	ldrh	r3, [r4, #12]
 8012bcc:	075a      	lsls	r2, r3, #29
 8012bce:	d505      	bpl.n	8012bdc <__sflush_r+0x48>
 8012bd0:	6863      	ldr	r3, [r4, #4]
 8012bd2:	1ac0      	subs	r0, r0, r3
 8012bd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012bd6:	b10b      	cbz	r3, 8012bdc <__sflush_r+0x48>
 8012bd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012bda:	1ac0      	subs	r0, r0, r3
 8012bdc:	2300      	movs	r3, #0
 8012bde:	4602      	mov	r2, r0
 8012be0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012be2:	6a21      	ldr	r1, [r4, #32]
 8012be4:	4628      	mov	r0, r5
 8012be6:	47b0      	blx	r6
 8012be8:	1c43      	adds	r3, r0, #1
 8012bea:	89a3      	ldrh	r3, [r4, #12]
 8012bec:	d106      	bne.n	8012bfc <__sflush_r+0x68>
 8012bee:	6829      	ldr	r1, [r5, #0]
 8012bf0:	291d      	cmp	r1, #29
 8012bf2:	d848      	bhi.n	8012c86 <__sflush_r+0xf2>
 8012bf4:	4a29      	ldr	r2, [pc, #164]	; (8012c9c <__sflush_r+0x108>)
 8012bf6:	40ca      	lsrs	r2, r1
 8012bf8:	07d6      	lsls	r6, r2, #31
 8012bfa:	d544      	bpl.n	8012c86 <__sflush_r+0xf2>
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	6062      	str	r2, [r4, #4]
 8012c00:	04d9      	lsls	r1, r3, #19
 8012c02:	6922      	ldr	r2, [r4, #16]
 8012c04:	6022      	str	r2, [r4, #0]
 8012c06:	d504      	bpl.n	8012c12 <__sflush_r+0x7e>
 8012c08:	1c42      	adds	r2, r0, #1
 8012c0a:	d101      	bne.n	8012c10 <__sflush_r+0x7c>
 8012c0c:	682b      	ldr	r3, [r5, #0]
 8012c0e:	b903      	cbnz	r3, 8012c12 <__sflush_r+0x7e>
 8012c10:	6560      	str	r0, [r4, #84]	; 0x54
 8012c12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012c14:	602f      	str	r7, [r5, #0]
 8012c16:	2900      	cmp	r1, #0
 8012c18:	d0c9      	beq.n	8012bae <__sflush_r+0x1a>
 8012c1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012c1e:	4299      	cmp	r1, r3
 8012c20:	d002      	beq.n	8012c28 <__sflush_r+0x94>
 8012c22:	4628      	mov	r0, r5
 8012c24:	f7ff fb4e 	bl	80122c4 <_free_r>
 8012c28:	2000      	movs	r0, #0
 8012c2a:	6360      	str	r0, [r4, #52]	; 0x34
 8012c2c:	e7c0      	b.n	8012bb0 <__sflush_r+0x1c>
 8012c2e:	2301      	movs	r3, #1
 8012c30:	4628      	mov	r0, r5
 8012c32:	47b0      	blx	r6
 8012c34:	1c41      	adds	r1, r0, #1
 8012c36:	d1c8      	bne.n	8012bca <__sflush_r+0x36>
 8012c38:	682b      	ldr	r3, [r5, #0]
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d0c5      	beq.n	8012bca <__sflush_r+0x36>
 8012c3e:	2b1d      	cmp	r3, #29
 8012c40:	d001      	beq.n	8012c46 <__sflush_r+0xb2>
 8012c42:	2b16      	cmp	r3, #22
 8012c44:	d101      	bne.n	8012c4a <__sflush_r+0xb6>
 8012c46:	602f      	str	r7, [r5, #0]
 8012c48:	e7b1      	b.n	8012bae <__sflush_r+0x1a>
 8012c4a:	89a3      	ldrh	r3, [r4, #12]
 8012c4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012c50:	81a3      	strh	r3, [r4, #12]
 8012c52:	e7ad      	b.n	8012bb0 <__sflush_r+0x1c>
 8012c54:	690f      	ldr	r7, [r1, #16]
 8012c56:	2f00      	cmp	r7, #0
 8012c58:	d0a9      	beq.n	8012bae <__sflush_r+0x1a>
 8012c5a:	0793      	lsls	r3, r2, #30
 8012c5c:	680e      	ldr	r6, [r1, #0]
 8012c5e:	bf08      	it	eq
 8012c60:	694b      	ldreq	r3, [r1, #20]
 8012c62:	600f      	str	r7, [r1, #0]
 8012c64:	bf18      	it	ne
 8012c66:	2300      	movne	r3, #0
 8012c68:	eba6 0807 	sub.w	r8, r6, r7
 8012c6c:	608b      	str	r3, [r1, #8]
 8012c6e:	f1b8 0f00 	cmp.w	r8, #0
 8012c72:	dd9c      	ble.n	8012bae <__sflush_r+0x1a>
 8012c74:	4643      	mov	r3, r8
 8012c76:	463a      	mov	r2, r7
 8012c78:	6a21      	ldr	r1, [r4, #32]
 8012c7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012c7c:	4628      	mov	r0, r5
 8012c7e:	47b0      	blx	r6
 8012c80:	2800      	cmp	r0, #0
 8012c82:	dc06      	bgt.n	8012c92 <__sflush_r+0xfe>
 8012c84:	89a3      	ldrh	r3, [r4, #12]
 8012c86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012c8a:	81a3      	strh	r3, [r4, #12]
 8012c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8012c90:	e78e      	b.n	8012bb0 <__sflush_r+0x1c>
 8012c92:	4407      	add	r7, r0
 8012c94:	eba8 0800 	sub.w	r8, r8, r0
 8012c98:	e7e9      	b.n	8012c6e <__sflush_r+0xda>
 8012c9a:	bf00      	nop
 8012c9c:	20400001 	.word	0x20400001

08012ca0 <_fflush_r>:
 8012ca0:	b538      	push	{r3, r4, r5, lr}
 8012ca2:	690b      	ldr	r3, [r1, #16]
 8012ca4:	4605      	mov	r5, r0
 8012ca6:	460c      	mov	r4, r1
 8012ca8:	b1db      	cbz	r3, 8012ce2 <_fflush_r+0x42>
 8012caa:	b118      	cbz	r0, 8012cb4 <_fflush_r+0x14>
 8012cac:	6983      	ldr	r3, [r0, #24]
 8012cae:	b90b      	cbnz	r3, 8012cb4 <_fflush_r+0x14>
 8012cb0:	f000 f860 	bl	8012d74 <__sinit>
 8012cb4:	4b0c      	ldr	r3, [pc, #48]	; (8012ce8 <_fflush_r+0x48>)
 8012cb6:	429c      	cmp	r4, r3
 8012cb8:	d109      	bne.n	8012cce <_fflush_r+0x2e>
 8012cba:	686c      	ldr	r4, [r5, #4]
 8012cbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012cc0:	b17b      	cbz	r3, 8012ce2 <_fflush_r+0x42>
 8012cc2:	4621      	mov	r1, r4
 8012cc4:	4628      	mov	r0, r5
 8012cc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012cca:	f7ff bf63 	b.w	8012b94 <__sflush_r>
 8012cce:	4b07      	ldr	r3, [pc, #28]	; (8012cec <_fflush_r+0x4c>)
 8012cd0:	429c      	cmp	r4, r3
 8012cd2:	d101      	bne.n	8012cd8 <_fflush_r+0x38>
 8012cd4:	68ac      	ldr	r4, [r5, #8]
 8012cd6:	e7f1      	b.n	8012cbc <_fflush_r+0x1c>
 8012cd8:	4b05      	ldr	r3, [pc, #20]	; (8012cf0 <_fflush_r+0x50>)
 8012cda:	429c      	cmp	r4, r3
 8012cdc:	bf08      	it	eq
 8012cde:	68ec      	ldreq	r4, [r5, #12]
 8012ce0:	e7ec      	b.n	8012cbc <_fflush_r+0x1c>
 8012ce2:	2000      	movs	r0, #0
 8012ce4:	bd38      	pop	{r3, r4, r5, pc}
 8012ce6:	bf00      	nop
 8012ce8:	08013e94 	.word	0x08013e94
 8012cec:	08013eb4 	.word	0x08013eb4
 8012cf0:	08013e74 	.word	0x08013e74

08012cf4 <std>:
 8012cf4:	2300      	movs	r3, #0
 8012cf6:	b510      	push	{r4, lr}
 8012cf8:	4604      	mov	r4, r0
 8012cfa:	e9c0 3300 	strd	r3, r3, [r0]
 8012cfe:	6083      	str	r3, [r0, #8]
 8012d00:	8181      	strh	r1, [r0, #12]
 8012d02:	6643      	str	r3, [r0, #100]	; 0x64
 8012d04:	81c2      	strh	r2, [r0, #14]
 8012d06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012d0a:	6183      	str	r3, [r0, #24]
 8012d0c:	4619      	mov	r1, r3
 8012d0e:	2208      	movs	r2, #8
 8012d10:	305c      	adds	r0, #92	; 0x5c
 8012d12:	f7ff face 	bl	80122b2 <memset>
 8012d16:	4b05      	ldr	r3, [pc, #20]	; (8012d2c <std+0x38>)
 8012d18:	6263      	str	r3, [r4, #36]	; 0x24
 8012d1a:	4b05      	ldr	r3, [pc, #20]	; (8012d30 <std+0x3c>)
 8012d1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8012d1e:	4b05      	ldr	r3, [pc, #20]	; (8012d34 <std+0x40>)
 8012d20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012d22:	4b05      	ldr	r3, [pc, #20]	; (8012d38 <std+0x44>)
 8012d24:	6224      	str	r4, [r4, #32]
 8012d26:	6323      	str	r3, [r4, #48]	; 0x30
 8012d28:	bd10      	pop	{r4, pc}
 8012d2a:	bf00      	nop
 8012d2c:	08013301 	.word	0x08013301
 8012d30:	08013323 	.word	0x08013323
 8012d34:	0801335b 	.word	0x0801335b
 8012d38:	0801337f 	.word	0x0801337f

08012d3c <_cleanup_r>:
 8012d3c:	4901      	ldr	r1, [pc, #4]	; (8012d44 <_cleanup_r+0x8>)
 8012d3e:	f000 b885 	b.w	8012e4c <_fwalk_reent>
 8012d42:	bf00      	nop
 8012d44:	08012ca1 	.word	0x08012ca1

08012d48 <__sfmoreglue>:
 8012d48:	b570      	push	{r4, r5, r6, lr}
 8012d4a:	1e4a      	subs	r2, r1, #1
 8012d4c:	2568      	movs	r5, #104	; 0x68
 8012d4e:	4355      	muls	r5, r2
 8012d50:	460e      	mov	r6, r1
 8012d52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012d56:	f7ff fb03 	bl	8012360 <_malloc_r>
 8012d5a:	4604      	mov	r4, r0
 8012d5c:	b140      	cbz	r0, 8012d70 <__sfmoreglue+0x28>
 8012d5e:	2100      	movs	r1, #0
 8012d60:	e9c0 1600 	strd	r1, r6, [r0]
 8012d64:	300c      	adds	r0, #12
 8012d66:	60a0      	str	r0, [r4, #8]
 8012d68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012d6c:	f7ff faa1 	bl	80122b2 <memset>
 8012d70:	4620      	mov	r0, r4
 8012d72:	bd70      	pop	{r4, r5, r6, pc}

08012d74 <__sinit>:
 8012d74:	6983      	ldr	r3, [r0, #24]
 8012d76:	b510      	push	{r4, lr}
 8012d78:	4604      	mov	r4, r0
 8012d7a:	bb33      	cbnz	r3, 8012dca <__sinit+0x56>
 8012d7c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012d80:	6503      	str	r3, [r0, #80]	; 0x50
 8012d82:	4b12      	ldr	r3, [pc, #72]	; (8012dcc <__sinit+0x58>)
 8012d84:	4a12      	ldr	r2, [pc, #72]	; (8012dd0 <__sinit+0x5c>)
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	6282      	str	r2, [r0, #40]	; 0x28
 8012d8a:	4298      	cmp	r0, r3
 8012d8c:	bf04      	itt	eq
 8012d8e:	2301      	moveq	r3, #1
 8012d90:	6183      	streq	r3, [r0, #24]
 8012d92:	f000 f81f 	bl	8012dd4 <__sfp>
 8012d96:	6060      	str	r0, [r4, #4]
 8012d98:	4620      	mov	r0, r4
 8012d9a:	f000 f81b 	bl	8012dd4 <__sfp>
 8012d9e:	60a0      	str	r0, [r4, #8]
 8012da0:	4620      	mov	r0, r4
 8012da2:	f000 f817 	bl	8012dd4 <__sfp>
 8012da6:	2200      	movs	r2, #0
 8012da8:	60e0      	str	r0, [r4, #12]
 8012daa:	2104      	movs	r1, #4
 8012dac:	6860      	ldr	r0, [r4, #4]
 8012dae:	f7ff ffa1 	bl	8012cf4 <std>
 8012db2:	2201      	movs	r2, #1
 8012db4:	2109      	movs	r1, #9
 8012db6:	68a0      	ldr	r0, [r4, #8]
 8012db8:	f7ff ff9c 	bl	8012cf4 <std>
 8012dbc:	2202      	movs	r2, #2
 8012dbe:	2112      	movs	r1, #18
 8012dc0:	68e0      	ldr	r0, [r4, #12]
 8012dc2:	f7ff ff97 	bl	8012cf4 <std>
 8012dc6:	2301      	movs	r3, #1
 8012dc8:	61a3      	str	r3, [r4, #24]
 8012dca:	bd10      	pop	{r4, pc}
 8012dcc:	08013e3c 	.word	0x08013e3c
 8012dd0:	08012d3d 	.word	0x08012d3d

08012dd4 <__sfp>:
 8012dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dd6:	4b1b      	ldr	r3, [pc, #108]	; (8012e44 <__sfp+0x70>)
 8012dd8:	681e      	ldr	r6, [r3, #0]
 8012dda:	69b3      	ldr	r3, [r6, #24]
 8012ddc:	4607      	mov	r7, r0
 8012dde:	b913      	cbnz	r3, 8012de6 <__sfp+0x12>
 8012de0:	4630      	mov	r0, r6
 8012de2:	f7ff ffc7 	bl	8012d74 <__sinit>
 8012de6:	3648      	adds	r6, #72	; 0x48
 8012de8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012dec:	3b01      	subs	r3, #1
 8012dee:	d503      	bpl.n	8012df8 <__sfp+0x24>
 8012df0:	6833      	ldr	r3, [r6, #0]
 8012df2:	b133      	cbz	r3, 8012e02 <__sfp+0x2e>
 8012df4:	6836      	ldr	r6, [r6, #0]
 8012df6:	e7f7      	b.n	8012de8 <__sfp+0x14>
 8012df8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012dfc:	b16d      	cbz	r5, 8012e1a <__sfp+0x46>
 8012dfe:	3468      	adds	r4, #104	; 0x68
 8012e00:	e7f4      	b.n	8012dec <__sfp+0x18>
 8012e02:	2104      	movs	r1, #4
 8012e04:	4638      	mov	r0, r7
 8012e06:	f7ff ff9f 	bl	8012d48 <__sfmoreglue>
 8012e0a:	6030      	str	r0, [r6, #0]
 8012e0c:	2800      	cmp	r0, #0
 8012e0e:	d1f1      	bne.n	8012df4 <__sfp+0x20>
 8012e10:	230c      	movs	r3, #12
 8012e12:	603b      	str	r3, [r7, #0]
 8012e14:	4604      	mov	r4, r0
 8012e16:	4620      	mov	r0, r4
 8012e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e1a:	4b0b      	ldr	r3, [pc, #44]	; (8012e48 <__sfp+0x74>)
 8012e1c:	6665      	str	r5, [r4, #100]	; 0x64
 8012e1e:	e9c4 5500 	strd	r5, r5, [r4]
 8012e22:	60a5      	str	r5, [r4, #8]
 8012e24:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8012e28:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8012e2c:	2208      	movs	r2, #8
 8012e2e:	4629      	mov	r1, r5
 8012e30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012e34:	f7ff fa3d 	bl	80122b2 <memset>
 8012e38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012e3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012e40:	e7e9      	b.n	8012e16 <__sfp+0x42>
 8012e42:	bf00      	nop
 8012e44:	08013e3c 	.word	0x08013e3c
 8012e48:	ffff0001 	.word	0xffff0001

08012e4c <_fwalk_reent>:
 8012e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e50:	4680      	mov	r8, r0
 8012e52:	4689      	mov	r9, r1
 8012e54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012e58:	2600      	movs	r6, #0
 8012e5a:	b914      	cbnz	r4, 8012e62 <_fwalk_reent+0x16>
 8012e5c:	4630      	mov	r0, r6
 8012e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e62:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8012e66:	3f01      	subs	r7, #1
 8012e68:	d501      	bpl.n	8012e6e <_fwalk_reent+0x22>
 8012e6a:	6824      	ldr	r4, [r4, #0]
 8012e6c:	e7f5      	b.n	8012e5a <_fwalk_reent+0xe>
 8012e6e:	89ab      	ldrh	r3, [r5, #12]
 8012e70:	2b01      	cmp	r3, #1
 8012e72:	d907      	bls.n	8012e84 <_fwalk_reent+0x38>
 8012e74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012e78:	3301      	adds	r3, #1
 8012e7a:	d003      	beq.n	8012e84 <_fwalk_reent+0x38>
 8012e7c:	4629      	mov	r1, r5
 8012e7e:	4640      	mov	r0, r8
 8012e80:	47c8      	blx	r9
 8012e82:	4306      	orrs	r6, r0
 8012e84:	3568      	adds	r5, #104	; 0x68
 8012e86:	e7ee      	b.n	8012e66 <_fwalk_reent+0x1a>

08012e88 <__swhatbuf_r>:
 8012e88:	b570      	push	{r4, r5, r6, lr}
 8012e8a:	460e      	mov	r6, r1
 8012e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e90:	2900      	cmp	r1, #0
 8012e92:	b096      	sub	sp, #88	; 0x58
 8012e94:	4614      	mov	r4, r2
 8012e96:	461d      	mov	r5, r3
 8012e98:	da07      	bge.n	8012eaa <__swhatbuf_r+0x22>
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	602b      	str	r3, [r5, #0]
 8012e9e:	89b3      	ldrh	r3, [r6, #12]
 8012ea0:	061a      	lsls	r2, r3, #24
 8012ea2:	d410      	bmi.n	8012ec6 <__swhatbuf_r+0x3e>
 8012ea4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012ea8:	e00e      	b.n	8012ec8 <__swhatbuf_r+0x40>
 8012eaa:	466a      	mov	r2, sp
 8012eac:	f000 fa8e 	bl	80133cc <_fstat_r>
 8012eb0:	2800      	cmp	r0, #0
 8012eb2:	dbf2      	blt.n	8012e9a <__swhatbuf_r+0x12>
 8012eb4:	9a01      	ldr	r2, [sp, #4]
 8012eb6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012eba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012ebe:	425a      	negs	r2, r3
 8012ec0:	415a      	adcs	r2, r3
 8012ec2:	602a      	str	r2, [r5, #0]
 8012ec4:	e7ee      	b.n	8012ea4 <__swhatbuf_r+0x1c>
 8012ec6:	2340      	movs	r3, #64	; 0x40
 8012ec8:	2000      	movs	r0, #0
 8012eca:	6023      	str	r3, [r4, #0]
 8012ecc:	b016      	add	sp, #88	; 0x58
 8012ece:	bd70      	pop	{r4, r5, r6, pc}

08012ed0 <__smakebuf_r>:
 8012ed0:	898b      	ldrh	r3, [r1, #12]
 8012ed2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012ed4:	079d      	lsls	r5, r3, #30
 8012ed6:	4606      	mov	r6, r0
 8012ed8:	460c      	mov	r4, r1
 8012eda:	d507      	bpl.n	8012eec <__smakebuf_r+0x1c>
 8012edc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012ee0:	6023      	str	r3, [r4, #0]
 8012ee2:	6123      	str	r3, [r4, #16]
 8012ee4:	2301      	movs	r3, #1
 8012ee6:	6163      	str	r3, [r4, #20]
 8012ee8:	b002      	add	sp, #8
 8012eea:	bd70      	pop	{r4, r5, r6, pc}
 8012eec:	ab01      	add	r3, sp, #4
 8012eee:	466a      	mov	r2, sp
 8012ef0:	f7ff ffca 	bl	8012e88 <__swhatbuf_r>
 8012ef4:	9900      	ldr	r1, [sp, #0]
 8012ef6:	4605      	mov	r5, r0
 8012ef8:	4630      	mov	r0, r6
 8012efa:	f7ff fa31 	bl	8012360 <_malloc_r>
 8012efe:	b948      	cbnz	r0, 8012f14 <__smakebuf_r+0x44>
 8012f00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f04:	059a      	lsls	r2, r3, #22
 8012f06:	d4ef      	bmi.n	8012ee8 <__smakebuf_r+0x18>
 8012f08:	f023 0303 	bic.w	r3, r3, #3
 8012f0c:	f043 0302 	orr.w	r3, r3, #2
 8012f10:	81a3      	strh	r3, [r4, #12]
 8012f12:	e7e3      	b.n	8012edc <__smakebuf_r+0xc>
 8012f14:	4b0d      	ldr	r3, [pc, #52]	; (8012f4c <__smakebuf_r+0x7c>)
 8012f16:	62b3      	str	r3, [r6, #40]	; 0x28
 8012f18:	89a3      	ldrh	r3, [r4, #12]
 8012f1a:	6020      	str	r0, [r4, #0]
 8012f1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012f20:	81a3      	strh	r3, [r4, #12]
 8012f22:	9b00      	ldr	r3, [sp, #0]
 8012f24:	6163      	str	r3, [r4, #20]
 8012f26:	9b01      	ldr	r3, [sp, #4]
 8012f28:	6120      	str	r0, [r4, #16]
 8012f2a:	b15b      	cbz	r3, 8012f44 <__smakebuf_r+0x74>
 8012f2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f30:	4630      	mov	r0, r6
 8012f32:	f000 fa5d 	bl	80133f0 <_isatty_r>
 8012f36:	b128      	cbz	r0, 8012f44 <__smakebuf_r+0x74>
 8012f38:	89a3      	ldrh	r3, [r4, #12]
 8012f3a:	f023 0303 	bic.w	r3, r3, #3
 8012f3e:	f043 0301 	orr.w	r3, r3, #1
 8012f42:	81a3      	strh	r3, [r4, #12]
 8012f44:	89a3      	ldrh	r3, [r4, #12]
 8012f46:	431d      	orrs	r5, r3
 8012f48:	81a5      	strh	r5, [r4, #12]
 8012f4a:	e7cd      	b.n	8012ee8 <__smakebuf_r+0x18>
 8012f4c:	08012d3d 	.word	0x08012d3d

08012f50 <memmove>:
 8012f50:	4288      	cmp	r0, r1
 8012f52:	b510      	push	{r4, lr}
 8012f54:	eb01 0302 	add.w	r3, r1, r2
 8012f58:	d807      	bhi.n	8012f6a <memmove+0x1a>
 8012f5a:	1e42      	subs	r2, r0, #1
 8012f5c:	4299      	cmp	r1, r3
 8012f5e:	d00a      	beq.n	8012f76 <memmove+0x26>
 8012f60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012f64:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012f68:	e7f8      	b.n	8012f5c <memmove+0xc>
 8012f6a:	4283      	cmp	r3, r0
 8012f6c:	d9f5      	bls.n	8012f5a <memmove+0xa>
 8012f6e:	1881      	adds	r1, r0, r2
 8012f70:	1ad2      	subs	r2, r2, r3
 8012f72:	42d3      	cmn	r3, r2
 8012f74:	d100      	bne.n	8012f78 <memmove+0x28>
 8012f76:	bd10      	pop	{r4, pc}
 8012f78:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012f7c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012f80:	e7f7      	b.n	8012f72 <memmove+0x22>

08012f82 <__malloc_lock>:
 8012f82:	4770      	bx	lr

08012f84 <__malloc_unlock>:
 8012f84:	4770      	bx	lr

08012f86 <_realloc_r>:
 8012f86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f88:	4607      	mov	r7, r0
 8012f8a:	4614      	mov	r4, r2
 8012f8c:	460e      	mov	r6, r1
 8012f8e:	b921      	cbnz	r1, 8012f9a <_realloc_r+0x14>
 8012f90:	4611      	mov	r1, r2
 8012f92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012f96:	f7ff b9e3 	b.w	8012360 <_malloc_r>
 8012f9a:	b922      	cbnz	r2, 8012fa6 <_realloc_r+0x20>
 8012f9c:	f7ff f992 	bl	80122c4 <_free_r>
 8012fa0:	4625      	mov	r5, r4
 8012fa2:	4628      	mov	r0, r5
 8012fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012fa6:	f000 fa45 	bl	8013434 <_malloc_usable_size_r>
 8012faa:	42a0      	cmp	r0, r4
 8012fac:	d20f      	bcs.n	8012fce <_realloc_r+0x48>
 8012fae:	4621      	mov	r1, r4
 8012fb0:	4638      	mov	r0, r7
 8012fb2:	f7ff f9d5 	bl	8012360 <_malloc_r>
 8012fb6:	4605      	mov	r5, r0
 8012fb8:	2800      	cmp	r0, #0
 8012fba:	d0f2      	beq.n	8012fa2 <_realloc_r+0x1c>
 8012fbc:	4631      	mov	r1, r6
 8012fbe:	4622      	mov	r2, r4
 8012fc0:	f7ff f96c 	bl	801229c <memcpy>
 8012fc4:	4631      	mov	r1, r6
 8012fc6:	4638      	mov	r0, r7
 8012fc8:	f7ff f97c 	bl	80122c4 <_free_r>
 8012fcc:	e7e9      	b.n	8012fa2 <_realloc_r+0x1c>
 8012fce:	4635      	mov	r5, r6
 8012fd0:	e7e7      	b.n	8012fa2 <_realloc_r+0x1c>

08012fd2 <__ssputs_r>:
 8012fd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012fd6:	688e      	ldr	r6, [r1, #8]
 8012fd8:	429e      	cmp	r6, r3
 8012fda:	4682      	mov	sl, r0
 8012fdc:	460c      	mov	r4, r1
 8012fde:	4690      	mov	r8, r2
 8012fe0:	4699      	mov	r9, r3
 8012fe2:	d837      	bhi.n	8013054 <__ssputs_r+0x82>
 8012fe4:	898a      	ldrh	r2, [r1, #12]
 8012fe6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012fea:	d031      	beq.n	8013050 <__ssputs_r+0x7e>
 8012fec:	6825      	ldr	r5, [r4, #0]
 8012fee:	6909      	ldr	r1, [r1, #16]
 8012ff0:	1a6f      	subs	r7, r5, r1
 8012ff2:	6965      	ldr	r5, [r4, #20]
 8012ff4:	2302      	movs	r3, #2
 8012ff6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012ffa:	fb95 f5f3 	sdiv	r5, r5, r3
 8012ffe:	f109 0301 	add.w	r3, r9, #1
 8013002:	443b      	add	r3, r7
 8013004:	429d      	cmp	r5, r3
 8013006:	bf38      	it	cc
 8013008:	461d      	movcc	r5, r3
 801300a:	0553      	lsls	r3, r2, #21
 801300c:	d530      	bpl.n	8013070 <__ssputs_r+0x9e>
 801300e:	4629      	mov	r1, r5
 8013010:	f7ff f9a6 	bl	8012360 <_malloc_r>
 8013014:	4606      	mov	r6, r0
 8013016:	b950      	cbnz	r0, 801302e <__ssputs_r+0x5c>
 8013018:	230c      	movs	r3, #12
 801301a:	f8ca 3000 	str.w	r3, [sl]
 801301e:	89a3      	ldrh	r3, [r4, #12]
 8013020:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013024:	81a3      	strh	r3, [r4, #12]
 8013026:	f04f 30ff 	mov.w	r0, #4294967295
 801302a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801302e:	463a      	mov	r2, r7
 8013030:	6921      	ldr	r1, [r4, #16]
 8013032:	f7ff f933 	bl	801229c <memcpy>
 8013036:	89a3      	ldrh	r3, [r4, #12]
 8013038:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801303c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013040:	81a3      	strh	r3, [r4, #12]
 8013042:	6126      	str	r6, [r4, #16]
 8013044:	6165      	str	r5, [r4, #20]
 8013046:	443e      	add	r6, r7
 8013048:	1bed      	subs	r5, r5, r7
 801304a:	6026      	str	r6, [r4, #0]
 801304c:	60a5      	str	r5, [r4, #8]
 801304e:	464e      	mov	r6, r9
 8013050:	454e      	cmp	r6, r9
 8013052:	d900      	bls.n	8013056 <__ssputs_r+0x84>
 8013054:	464e      	mov	r6, r9
 8013056:	4632      	mov	r2, r6
 8013058:	4641      	mov	r1, r8
 801305a:	6820      	ldr	r0, [r4, #0]
 801305c:	f7ff ff78 	bl	8012f50 <memmove>
 8013060:	68a3      	ldr	r3, [r4, #8]
 8013062:	1b9b      	subs	r3, r3, r6
 8013064:	60a3      	str	r3, [r4, #8]
 8013066:	6823      	ldr	r3, [r4, #0]
 8013068:	441e      	add	r6, r3
 801306a:	6026      	str	r6, [r4, #0]
 801306c:	2000      	movs	r0, #0
 801306e:	e7dc      	b.n	801302a <__ssputs_r+0x58>
 8013070:	462a      	mov	r2, r5
 8013072:	f7ff ff88 	bl	8012f86 <_realloc_r>
 8013076:	4606      	mov	r6, r0
 8013078:	2800      	cmp	r0, #0
 801307a:	d1e2      	bne.n	8013042 <__ssputs_r+0x70>
 801307c:	6921      	ldr	r1, [r4, #16]
 801307e:	4650      	mov	r0, sl
 8013080:	f7ff f920 	bl	80122c4 <_free_r>
 8013084:	e7c8      	b.n	8013018 <__ssputs_r+0x46>
	...

08013088 <_svfiprintf_r>:
 8013088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801308c:	461d      	mov	r5, r3
 801308e:	898b      	ldrh	r3, [r1, #12]
 8013090:	061f      	lsls	r7, r3, #24
 8013092:	b09d      	sub	sp, #116	; 0x74
 8013094:	4680      	mov	r8, r0
 8013096:	460c      	mov	r4, r1
 8013098:	4616      	mov	r6, r2
 801309a:	d50f      	bpl.n	80130bc <_svfiprintf_r+0x34>
 801309c:	690b      	ldr	r3, [r1, #16]
 801309e:	b96b      	cbnz	r3, 80130bc <_svfiprintf_r+0x34>
 80130a0:	2140      	movs	r1, #64	; 0x40
 80130a2:	f7ff f95d 	bl	8012360 <_malloc_r>
 80130a6:	6020      	str	r0, [r4, #0]
 80130a8:	6120      	str	r0, [r4, #16]
 80130aa:	b928      	cbnz	r0, 80130b8 <_svfiprintf_r+0x30>
 80130ac:	230c      	movs	r3, #12
 80130ae:	f8c8 3000 	str.w	r3, [r8]
 80130b2:	f04f 30ff 	mov.w	r0, #4294967295
 80130b6:	e0c8      	b.n	801324a <_svfiprintf_r+0x1c2>
 80130b8:	2340      	movs	r3, #64	; 0x40
 80130ba:	6163      	str	r3, [r4, #20]
 80130bc:	2300      	movs	r3, #0
 80130be:	9309      	str	r3, [sp, #36]	; 0x24
 80130c0:	2320      	movs	r3, #32
 80130c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80130c6:	2330      	movs	r3, #48	; 0x30
 80130c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80130cc:	9503      	str	r5, [sp, #12]
 80130ce:	f04f 0b01 	mov.w	fp, #1
 80130d2:	4637      	mov	r7, r6
 80130d4:	463d      	mov	r5, r7
 80130d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80130da:	b10b      	cbz	r3, 80130e0 <_svfiprintf_r+0x58>
 80130dc:	2b25      	cmp	r3, #37	; 0x25
 80130de:	d13e      	bne.n	801315e <_svfiprintf_r+0xd6>
 80130e0:	ebb7 0a06 	subs.w	sl, r7, r6
 80130e4:	d00b      	beq.n	80130fe <_svfiprintf_r+0x76>
 80130e6:	4653      	mov	r3, sl
 80130e8:	4632      	mov	r2, r6
 80130ea:	4621      	mov	r1, r4
 80130ec:	4640      	mov	r0, r8
 80130ee:	f7ff ff70 	bl	8012fd2 <__ssputs_r>
 80130f2:	3001      	adds	r0, #1
 80130f4:	f000 80a4 	beq.w	8013240 <_svfiprintf_r+0x1b8>
 80130f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80130fa:	4453      	add	r3, sl
 80130fc:	9309      	str	r3, [sp, #36]	; 0x24
 80130fe:	783b      	ldrb	r3, [r7, #0]
 8013100:	2b00      	cmp	r3, #0
 8013102:	f000 809d 	beq.w	8013240 <_svfiprintf_r+0x1b8>
 8013106:	2300      	movs	r3, #0
 8013108:	f04f 32ff 	mov.w	r2, #4294967295
 801310c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013110:	9304      	str	r3, [sp, #16]
 8013112:	9307      	str	r3, [sp, #28]
 8013114:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013118:	931a      	str	r3, [sp, #104]	; 0x68
 801311a:	462f      	mov	r7, r5
 801311c:	2205      	movs	r2, #5
 801311e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013122:	4850      	ldr	r0, [pc, #320]	; (8013264 <_svfiprintf_r+0x1dc>)
 8013124:	f7ed f85c 	bl	80001e0 <memchr>
 8013128:	9b04      	ldr	r3, [sp, #16]
 801312a:	b9d0      	cbnz	r0, 8013162 <_svfiprintf_r+0xda>
 801312c:	06d9      	lsls	r1, r3, #27
 801312e:	bf44      	itt	mi
 8013130:	2220      	movmi	r2, #32
 8013132:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013136:	071a      	lsls	r2, r3, #28
 8013138:	bf44      	itt	mi
 801313a:	222b      	movmi	r2, #43	; 0x2b
 801313c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013140:	782a      	ldrb	r2, [r5, #0]
 8013142:	2a2a      	cmp	r2, #42	; 0x2a
 8013144:	d015      	beq.n	8013172 <_svfiprintf_r+0xea>
 8013146:	9a07      	ldr	r2, [sp, #28]
 8013148:	462f      	mov	r7, r5
 801314a:	2000      	movs	r0, #0
 801314c:	250a      	movs	r5, #10
 801314e:	4639      	mov	r1, r7
 8013150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013154:	3b30      	subs	r3, #48	; 0x30
 8013156:	2b09      	cmp	r3, #9
 8013158:	d94d      	bls.n	80131f6 <_svfiprintf_r+0x16e>
 801315a:	b1b8      	cbz	r0, 801318c <_svfiprintf_r+0x104>
 801315c:	e00f      	b.n	801317e <_svfiprintf_r+0xf6>
 801315e:	462f      	mov	r7, r5
 8013160:	e7b8      	b.n	80130d4 <_svfiprintf_r+0x4c>
 8013162:	4a40      	ldr	r2, [pc, #256]	; (8013264 <_svfiprintf_r+0x1dc>)
 8013164:	1a80      	subs	r0, r0, r2
 8013166:	fa0b f000 	lsl.w	r0, fp, r0
 801316a:	4318      	orrs	r0, r3
 801316c:	9004      	str	r0, [sp, #16]
 801316e:	463d      	mov	r5, r7
 8013170:	e7d3      	b.n	801311a <_svfiprintf_r+0x92>
 8013172:	9a03      	ldr	r2, [sp, #12]
 8013174:	1d11      	adds	r1, r2, #4
 8013176:	6812      	ldr	r2, [r2, #0]
 8013178:	9103      	str	r1, [sp, #12]
 801317a:	2a00      	cmp	r2, #0
 801317c:	db01      	blt.n	8013182 <_svfiprintf_r+0xfa>
 801317e:	9207      	str	r2, [sp, #28]
 8013180:	e004      	b.n	801318c <_svfiprintf_r+0x104>
 8013182:	4252      	negs	r2, r2
 8013184:	f043 0302 	orr.w	r3, r3, #2
 8013188:	9207      	str	r2, [sp, #28]
 801318a:	9304      	str	r3, [sp, #16]
 801318c:	783b      	ldrb	r3, [r7, #0]
 801318e:	2b2e      	cmp	r3, #46	; 0x2e
 8013190:	d10c      	bne.n	80131ac <_svfiprintf_r+0x124>
 8013192:	787b      	ldrb	r3, [r7, #1]
 8013194:	2b2a      	cmp	r3, #42	; 0x2a
 8013196:	d133      	bne.n	8013200 <_svfiprintf_r+0x178>
 8013198:	9b03      	ldr	r3, [sp, #12]
 801319a:	1d1a      	adds	r2, r3, #4
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	9203      	str	r2, [sp, #12]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	bfb8      	it	lt
 80131a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80131a8:	3702      	adds	r7, #2
 80131aa:	9305      	str	r3, [sp, #20]
 80131ac:	4d2e      	ldr	r5, [pc, #184]	; (8013268 <_svfiprintf_r+0x1e0>)
 80131ae:	7839      	ldrb	r1, [r7, #0]
 80131b0:	2203      	movs	r2, #3
 80131b2:	4628      	mov	r0, r5
 80131b4:	f7ed f814 	bl	80001e0 <memchr>
 80131b8:	b138      	cbz	r0, 80131ca <_svfiprintf_r+0x142>
 80131ba:	2340      	movs	r3, #64	; 0x40
 80131bc:	1b40      	subs	r0, r0, r5
 80131be:	fa03 f000 	lsl.w	r0, r3, r0
 80131c2:	9b04      	ldr	r3, [sp, #16]
 80131c4:	4303      	orrs	r3, r0
 80131c6:	3701      	adds	r7, #1
 80131c8:	9304      	str	r3, [sp, #16]
 80131ca:	7839      	ldrb	r1, [r7, #0]
 80131cc:	4827      	ldr	r0, [pc, #156]	; (801326c <_svfiprintf_r+0x1e4>)
 80131ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80131d2:	2206      	movs	r2, #6
 80131d4:	1c7e      	adds	r6, r7, #1
 80131d6:	f7ed f803 	bl	80001e0 <memchr>
 80131da:	2800      	cmp	r0, #0
 80131dc:	d038      	beq.n	8013250 <_svfiprintf_r+0x1c8>
 80131de:	4b24      	ldr	r3, [pc, #144]	; (8013270 <_svfiprintf_r+0x1e8>)
 80131e0:	bb13      	cbnz	r3, 8013228 <_svfiprintf_r+0x1a0>
 80131e2:	9b03      	ldr	r3, [sp, #12]
 80131e4:	3307      	adds	r3, #7
 80131e6:	f023 0307 	bic.w	r3, r3, #7
 80131ea:	3308      	adds	r3, #8
 80131ec:	9303      	str	r3, [sp, #12]
 80131ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131f0:	444b      	add	r3, r9
 80131f2:	9309      	str	r3, [sp, #36]	; 0x24
 80131f4:	e76d      	b.n	80130d2 <_svfiprintf_r+0x4a>
 80131f6:	fb05 3202 	mla	r2, r5, r2, r3
 80131fa:	2001      	movs	r0, #1
 80131fc:	460f      	mov	r7, r1
 80131fe:	e7a6      	b.n	801314e <_svfiprintf_r+0xc6>
 8013200:	2300      	movs	r3, #0
 8013202:	3701      	adds	r7, #1
 8013204:	9305      	str	r3, [sp, #20]
 8013206:	4619      	mov	r1, r3
 8013208:	250a      	movs	r5, #10
 801320a:	4638      	mov	r0, r7
 801320c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013210:	3a30      	subs	r2, #48	; 0x30
 8013212:	2a09      	cmp	r2, #9
 8013214:	d903      	bls.n	801321e <_svfiprintf_r+0x196>
 8013216:	2b00      	cmp	r3, #0
 8013218:	d0c8      	beq.n	80131ac <_svfiprintf_r+0x124>
 801321a:	9105      	str	r1, [sp, #20]
 801321c:	e7c6      	b.n	80131ac <_svfiprintf_r+0x124>
 801321e:	fb05 2101 	mla	r1, r5, r1, r2
 8013222:	2301      	movs	r3, #1
 8013224:	4607      	mov	r7, r0
 8013226:	e7f0      	b.n	801320a <_svfiprintf_r+0x182>
 8013228:	ab03      	add	r3, sp, #12
 801322a:	9300      	str	r3, [sp, #0]
 801322c:	4622      	mov	r2, r4
 801322e:	4b11      	ldr	r3, [pc, #68]	; (8013274 <_svfiprintf_r+0x1ec>)
 8013230:	a904      	add	r1, sp, #16
 8013232:	4640      	mov	r0, r8
 8013234:	f3af 8000 	nop.w
 8013238:	f1b0 3fff 	cmp.w	r0, #4294967295
 801323c:	4681      	mov	r9, r0
 801323e:	d1d6      	bne.n	80131ee <_svfiprintf_r+0x166>
 8013240:	89a3      	ldrh	r3, [r4, #12]
 8013242:	065b      	lsls	r3, r3, #25
 8013244:	f53f af35 	bmi.w	80130b2 <_svfiprintf_r+0x2a>
 8013248:	9809      	ldr	r0, [sp, #36]	; 0x24
 801324a:	b01d      	add	sp, #116	; 0x74
 801324c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013250:	ab03      	add	r3, sp, #12
 8013252:	9300      	str	r3, [sp, #0]
 8013254:	4622      	mov	r2, r4
 8013256:	4b07      	ldr	r3, [pc, #28]	; (8013274 <_svfiprintf_r+0x1ec>)
 8013258:	a904      	add	r1, sp, #16
 801325a:	4640      	mov	r0, r8
 801325c:	f7ff fa90 	bl	8012780 <_printf_i>
 8013260:	e7ea      	b.n	8013238 <_svfiprintf_r+0x1b0>
 8013262:	bf00      	nop
 8013264:	08013e40 	.word	0x08013e40
 8013268:	08013e46 	.word	0x08013e46
 801326c:	08013e4a 	.word	0x08013e4a
 8013270:	00000000 	.word	0x00000000
 8013274:	08012fd3 	.word	0x08012fd3

08013278 <_raise_r>:
 8013278:	291f      	cmp	r1, #31
 801327a:	b538      	push	{r3, r4, r5, lr}
 801327c:	4604      	mov	r4, r0
 801327e:	460d      	mov	r5, r1
 8013280:	d904      	bls.n	801328c <_raise_r+0x14>
 8013282:	2316      	movs	r3, #22
 8013284:	6003      	str	r3, [r0, #0]
 8013286:	f04f 30ff 	mov.w	r0, #4294967295
 801328a:	bd38      	pop	{r3, r4, r5, pc}
 801328c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801328e:	b112      	cbz	r2, 8013296 <_raise_r+0x1e>
 8013290:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013294:	b94b      	cbnz	r3, 80132aa <_raise_r+0x32>
 8013296:	4620      	mov	r0, r4
 8013298:	f000 f830 	bl	80132fc <_getpid_r>
 801329c:	462a      	mov	r2, r5
 801329e:	4601      	mov	r1, r0
 80132a0:	4620      	mov	r0, r4
 80132a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80132a6:	f000 b817 	b.w	80132d8 <_kill_r>
 80132aa:	2b01      	cmp	r3, #1
 80132ac:	d00a      	beq.n	80132c4 <_raise_r+0x4c>
 80132ae:	1c59      	adds	r1, r3, #1
 80132b0:	d103      	bne.n	80132ba <_raise_r+0x42>
 80132b2:	2316      	movs	r3, #22
 80132b4:	6003      	str	r3, [r0, #0]
 80132b6:	2001      	movs	r0, #1
 80132b8:	e7e7      	b.n	801328a <_raise_r+0x12>
 80132ba:	2400      	movs	r4, #0
 80132bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80132c0:	4628      	mov	r0, r5
 80132c2:	4798      	blx	r3
 80132c4:	2000      	movs	r0, #0
 80132c6:	e7e0      	b.n	801328a <_raise_r+0x12>

080132c8 <raise>:
 80132c8:	4b02      	ldr	r3, [pc, #8]	; (80132d4 <raise+0xc>)
 80132ca:	4601      	mov	r1, r0
 80132cc:	6818      	ldr	r0, [r3, #0]
 80132ce:	f7ff bfd3 	b.w	8013278 <_raise_r>
 80132d2:	bf00      	nop
 80132d4:	20000258 	.word	0x20000258

080132d8 <_kill_r>:
 80132d8:	b538      	push	{r3, r4, r5, lr}
 80132da:	4c07      	ldr	r4, [pc, #28]	; (80132f8 <_kill_r+0x20>)
 80132dc:	2300      	movs	r3, #0
 80132de:	4605      	mov	r5, r0
 80132e0:	4608      	mov	r0, r1
 80132e2:	4611      	mov	r1, r2
 80132e4:	6023      	str	r3, [r4, #0]
 80132e6:	f7f1 ff47 	bl	8005178 <_kill>
 80132ea:	1c43      	adds	r3, r0, #1
 80132ec:	d102      	bne.n	80132f4 <_kill_r+0x1c>
 80132ee:	6823      	ldr	r3, [r4, #0]
 80132f0:	b103      	cbz	r3, 80132f4 <_kill_r+0x1c>
 80132f2:	602b      	str	r3, [r5, #0]
 80132f4:	bd38      	pop	{r3, r4, r5, pc}
 80132f6:	bf00      	nop
 80132f8:	20002474 	.word	0x20002474

080132fc <_getpid_r>:
 80132fc:	f7f1 bf34 	b.w	8005168 <_getpid>

08013300 <__sread>:
 8013300:	b510      	push	{r4, lr}
 8013302:	460c      	mov	r4, r1
 8013304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013308:	f000 f89c 	bl	8013444 <_read_r>
 801330c:	2800      	cmp	r0, #0
 801330e:	bfab      	itete	ge
 8013310:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013312:	89a3      	ldrhlt	r3, [r4, #12]
 8013314:	181b      	addge	r3, r3, r0
 8013316:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801331a:	bfac      	ite	ge
 801331c:	6563      	strge	r3, [r4, #84]	; 0x54
 801331e:	81a3      	strhlt	r3, [r4, #12]
 8013320:	bd10      	pop	{r4, pc}

08013322 <__swrite>:
 8013322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013326:	461f      	mov	r7, r3
 8013328:	898b      	ldrh	r3, [r1, #12]
 801332a:	05db      	lsls	r3, r3, #23
 801332c:	4605      	mov	r5, r0
 801332e:	460c      	mov	r4, r1
 8013330:	4616      	mov	r6, r2
 8013332:	d505      	bpl.n	8013340 <__swrite+0x1e>
 8013334:	2302      	movs	r3, #2
 8013336:	2200      	movs	r2, #0
 8013338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801333c:	f000 f868 	bl	8013410 <_lseek_r>
 8013340:	89a3      	ldrh	r3, [r4, #12]
 8013342:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013346:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801334a:	81a3      	strh	r3, [r4, #12]
 801334c:	4632      	mov	r2, r6
 801334e:	463b      	mov	r3, r7
 8013350:	4628      	mov	r0, r5
 8013352:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013356:	f000 b817 	b.w	8013388 <_write_r>

0801335a <__sseek>:
 801335a:	b510      	push	{r4, lr}
 801335c:	460c      	mov	r4, r1
 801335e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013362:	f000 f855 	bl	8013410 <_lseek_r>
 8013366:	1c43      	adds	r3, r0, #1
 8013368:	89a3      	ldrh	r3, [r4, #12]
 801336a:	bf15      	itete	ne
 801336c:	6560      	strne	r0, [r4, #84]	; 0x54
 801336e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013372:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013376:	81a3      	strheq	r3, [r4, #12]
 8013378:	bf18      	it	ne
 801337a:	81a3      	strhne	r3, [r4, #12]
 801337c:	bd10      	pop	{r4, pc}

0801337e <__sclose>:
 801337e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013382:	f000 b813 	b.w	80133ac <_close_r>
	...

08013388 <_write_r>:
 8013388:	b538      	push	{r3, r4, r5, lr}
 801338a:	4c07      	ldr	r4, [pc, #28]	; (80133a8 <_write_r+0x20>)
 801338c:	4605      	mov	r5, r0
 801338e:	4608      	mov	r0, r1
 8013390:	4611      	mov	r1, r2
 8013392:	2200      	movs	r2, #0
 8013394:	6022      	str	r2, [r4, #0]
 8013396:	461a      	mov	r2, r3
 8013398:	f7f1 ff25 	bl	80051e6 <_write>
 801339c:	1c43      	adds	r3, r0, #1
 801339e:	d102      	bne.n	80133a6 <_write_r+0x1e>
 80133a0:	6823      	ldr	r3, [r4, #0]
 80133a2:	b103      	cbz	r3, 80133a6 <_write_r+0x1e>
 80133a4:	602b      	str	r3, [r5, #0]
 80133a6:	bd38      	pop	{r3, r4, r5, pc}
 80133a8:	20002474 	.word	0x20002474

080133ac <_close_r>:
 80133ac:	b538      	push	{r3, r4, r5, lr}
 80133ae:	4c06      	ldr	r4, [pc, #24]	; (80133c8 <_close_r+0x1c>)
 80133b0:	2300      	movs	r3, #0
 80133b2:	4605      	mov	r5, r0
 80133b4:	4608      	mov	r0, r1
 80133b6:	6023      	str	r3, [r4, #0]
 80133b8:	f7f1 ff31 	bl	800521e <_close>
 80133bc:	1c43      	adds	r3, r0, #1
 80133be:	d102      	bne.n	80133c6 <_close_r+0x1a>
 80133c0:	6823      	ldr	r3, [r4, #0]
 80133c2:	b103      	cbz	r3, 80133c6 <_close_r+0x1a>
 80133c4:	602b      	str	r3, [r5, #0]
 80133c6:	bd38      	pop	{r3, r4, r5, pc}
 80133c8:	20002474 	.word	0x20002474

080133cc <_fstat_r>:
 80133cc:	b538      	push	{r3, r4, r5, lr}
 80133ce:	4c07      	ldr	r4, [pc, #28]	; (80133ec <_fstat_r+0x20>)
 80133d0:	2300      	movs	r3, #0
 80133d2:	4605      	mov	r5, r0
 80133d4:	4608      	mov	r0, r1
 80133d6:	4611      	mov	r1, r2
 80133d8:	6023      	str	r3, [r4, #0]
 80133da:	f7f1 ff2c 	bl	8005236 <_fstat>
 80133de:	1c43      	adds	r3, r0, #1
 80133e0:	d102      	bne.n	80133e8 <_fstat_r+0x1c>
 80133e2:	6823      	ldr	r3, [r4, #0]
 80133e4:	b103      	cbz	r3, 80133e8 <_fstat_r+0x1c>
 80133e6:	602b      	str	r3, [r5, #0]
 80133e8:	bd38      	pop	{r3, r4, r5, pc}
 80133ea:	bf00      	nop
 80133ec:	20002474 	.word	0x20002474

080133f0 <_isatty_r>:
 80133f0:	b538      	push	{r3, r4, r5, lr}
 80133f2:	4c06      	ldr	r4, [pc, #24]	; (801340c <_isatty_r+0x1c>)
 80133f4:	2300      	movs	r3, #0
 80133f6:	4605      	mov	r5, r0
 80133f8:	4608      	mov	r0, r1
 80133fa:	6023      	str	r3, [r4, #0]
 80133fc:	f7f1 ff2b 	bl	8005256 <_isatty>
 8013400:	1c43      	adds	r3, r0, #1
 8013402:	d102      	bne.n	801340a <_isatty_r+0x1a>
 8013404:	6823      	ldr	r3, [r4, #0]
 8013406:	b103      	cbz	r3, 801340a <_isatty_r+0x1a>
 8013408:	602b      	str	r3, [r5, #0]
 801340a:	bd38      	pop	{r3, r4, r5, pc}
 801340c:	20002474 	.word	0x20002474

08013410 <_lseek_r>:
 8013410:	b538      	push	{r3, r4, r5, lr}
 8013412:	4c07      	ldr	r4, [pc, #28]	; (8013430 <_lseek_r+0x20>)
 8013414:	4605      	mov	r5, r0
 8013416:	4608      	mov	r0, r1
 8013418:	4611      	mov	r1, r2
 801341a:	2200      	movs	r2, #0
 801341c:	6022      	str	r2, [r4, #0]
 801341e:	461a      	mov	r2, r3
 8013420:	f7f1 ff24 	bl	800526c <_lseek>
 8013424:	1c43      	adds	r3, r0, #1
 8013426:	d102      	bne.n	801342e <_lseek_r+0x1e>
 8013428:	6823      	ldr	r3, [r4, #0]
 801342a:	b103      	cbz	r3, 801342e <_lseek_r+0x1e>
 801342c:	602b      	str	r3, [r5, #0]
 801342e:	bd38      	pop	{r3, r4, r5, pc}
 8013430:	20002474 	.word	0x20002474

08013434 <_malloc_usable_size_r>:
 8013434:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013438:	1f18      	subs	r0, r3, #4
 801343a:	2b00      	cmp	r3, #0
 801343c:	bfbc      	itt	lt
 801343e:	580b      	ldrlt	r3, [r1, r0]
 8013440:	18c0      	addlt	r0, r0, r3
 8013442:	4770      	bx	lr

08013444 <_read_r>:
 8013444:	b538      	push	{r3, r4, r5, lr}
 8013446:	4c07      	ldr	r4, [pc, #28]	; (8013464 <_read_r+0x20>)
 8013448:	4605      	mov	r5, r0
 801344a:	4608      	mov	r0, r1
 801344c:	4611      	mov	r1, r2
 801344e:	2200      	movs	r2, #0
 8013450:	6022      	str	r2, [r4, #0]
 8013452:	461a      	mov	r2, r3
 8013454:	f7f1 feaa 	bl	80051ac <_read>
 8013458:	1c43      	adds	r3, r0, #1
 801345a:	d102      	bne.n	8013462 <_read_r+0x1e>
 801345c:	6823      	ldr	r3, [r4, #0]
 801345e:	b103      	cbz	r3, 8013462 <_read_r+0x1e>
 8013460:	602b      	str	r3, [r5, #0]
 8013462:	bd38      	pop	{r3, r4, r5, pc}
 8013464:	20002474 	.word	0x20002474

08013468 <round>:
 8013468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801346a:	ec57 6b10 	vmov	r6, r7, d0
 801346e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8013472:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8013476:	2c13      	cmp	r4, #19
 8013478:	463b      	mov	r3, r7
 801347a:	463d      	mov	r5, r7
 801347c:	dc17      	bgt.n	80134ae <round+0x46>
 801347e:	2c00      	cmp	r4, #0
 8013480:	da09      	bge.n	8013496 <round+0x2e>
 8013482:	3401      	adds	r4, #1
 8013484:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8013488:	d103      	bne.n	8013492 <round+0x2a>
 801348a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801348e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8013492:	2100      	movs	r1, #0
 8013494:	e02c      	b.n	80134f0 <round+0x88>
 8013496:	4a18      	ldr	r2, [pc, #96]	; (80134f8 <round+0x90>)
 8013498:	4122      	asrs	r2, r4
 801349a:	4217      	tst	r7, r2
 801349c:	d100      	bne.n	80134a0 <round+0x38>
 801349e:	b19e      	cbz	r6, 80134c8 <round+0x60>
 80134a0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80134a4:	4123      	asrs	r3, r4
 80134a6:	442b      	add	r3, r5
 80134a8:	ea23 0302 	bic.w	r3, r3, r2
 80134ac:	e7f1      	b.n	8013492 <round+0x2a>
 80134ae:	2c33      	cmp	r4, #51	; 0x33
 80134b0:	dd0d      	ble.n	80134ce <round+0x66>
 80134b2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80134b6:	d107      	bne.n	80134c8 <round+0x60>
 80134b8:	4630      	mov	r0, r6
 80134ba:	4639      	mov	r1, r7
 80134bc:	ee10 2a10 	vmov	r2, s0
 80134c0:	f7ec fee4 	bl	800028c <__adddf3>
 80134c4:	4606      	mov	r6, r0
 80134c6:	460f      	mov	r7, r1
 80134c8:	ec47 6b10 	vmov	d0, r6, r7
 80134cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134ce:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 80134d2:	f04f 30ff 	mov.w	r0, #4294967295
 80134d6:	40d0      	lsrs	r0, r2
 80134d8:	4206      	tst	r6, r0
 80134da:	d0f5      	beq.n	80134c8 <round+0x60>
 80134dc:	2201      	movs	r2, #1
 80134de:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80134e2:	fa02 f404 	lsl.w	r4, r2, r4
 80134e6:	1931      	adds	r1, r6, r4
 80134e8:	bf28      	it	cs
 80134ea:	189b      	addcs	r3, r3, r2
 80134ec:	ea21 0100 	bic.w	r1, r1, r0
 80134f0:	461f      	mov	r7, r3
 80134f2:	460e      	mov	r6, r1
 80134f4:	e7e8      	b.n	80134c8 <round+0x60>
 80134f6:	bf00      	nop
 80134f8:	000fffff 	.word	0x000fffff

080134fc <_init>:
 80134fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134fe:	bf00      	nop
 8013500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013502:	bc08      	pop	{r3}
 8013504:	469e      	mov	lr, r3
 8013506:	4770      	bx	lr

08013508 <_fini>:
 8013508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801350a:	bf00      	nop
 801350c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801350e:	bc08      	pop	{r3}
 8013510:	469e      	mov	lr, r3
 8013512:	4770      	bx	lr
