INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_read_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_read_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_wrap_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wrap_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_wrap_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wrap_sim
