Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 18 14:07:54 2021
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file au_plus_top_0_methodology_drc_routed.rpt -pb au_plus_top_0_methodology_drc_routed.pb -rpx au_plus_top_0_methodology_drc_routed.rpx
| Design       : au_plus_top_0
| Device       : xc7a100tftg256-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 115
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-10  | Warning  | Wide multiplier               | 3          |
| SYNTH-12  | Warning  | DSP input not registered      | 2          |
| SYNTH-13  | Warning  | combinational multiplier      | 1          |
| TIMING-16 | Warning  | Large setup violation         | 61         |
| TIMING-18 | Warning  | Missing input or output delay | 48         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at concept/M_temp_a_q0 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at concept/M_temp_a_q0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at concept/M_temp_a_q0__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance concept/M_temp_b_q1 is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance concept/M_temp_b_q_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance concept/M_temp_b_q0.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg[6]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg[14]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg[11]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_e_reg_q_reg[16]_psdsp_16/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_e_reg_q_reg[16]_psdsp_12/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_e_reg_q_reg[16]_psdsp_8/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_e_reg_q_reg[16]_psdsp_4/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between concept/M_b_reg_q_reg[1]/C (clocked by clk_0) and concept/M_temp_a_q_reg[-1111111108]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between concept/M_b_reg_q_reg[1]/C (clocked by clk_0) and concept/M_temp_a_q_reg[-1111111110]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between concept/M_b_reg_q_reg[1]/C (clocked by clk_0) and concept/M_temp_a_q_reg[-1111111106]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between concept/M_b_reg_q_reg[1]/C (clocked by clk_0) and concept/M_temp_a_q_reg[-1111111110]_replica/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between concept/M_b_reg_q_reg[1]/C (clocked by clk_0) and concept/M_temp_a_q_reg[-1111111107]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between concept/M_b_reg_q_reg[1]/C (clocked by clk_0) and concept/M_temp_a_q_reg[-1111111109]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[0] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[10] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[11] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[12] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[13] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[14] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[15] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[16] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[17] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[18] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[19] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[1] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[20] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[21] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[22] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[23] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[24] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[25] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[26] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[27] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[28] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[29] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[2] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[30] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[31] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[32] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[33] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[34] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[35] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[36] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[37] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[38] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[39] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[3] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[40] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[41] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[42] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[43] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[44] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[45] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[46] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[47] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[4] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[5] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[6] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[7] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[8] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between concept/M_temp_a_q_reg[-1111111111]/C (clocked by clk_0) and concept/M_temp_b_q_reg/PCIN[9] (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on io_dip[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on io_dip[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on io_dip[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on io_dip[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on io_dip[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on io_dip[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on io_dip[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on io_dip[16] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on io_dip[17] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on io_dip[18] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on io_dip[19] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on io_dip[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on io_dip[20] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on io_dip[21] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on io_dip[22] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on io_dip[23] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on io_dip[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on io_dip[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on io_dip[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on io_dip[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on io_dip[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on io_dip[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on io_dip[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on io_dip[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on io_led[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on io_led[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on io_led[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on io_led[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on io_led[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on io_led[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on io_led[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on io_led[16] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on io_led[17] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on io_led[18] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on io_led[19] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on io_led[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on io_led[20] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on io_led[21] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on io_led[22] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on io_led[23] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on io_led[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on io_led[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on io_led[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on io_led[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on io_led[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on io_led[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on io_led[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on io_led[9] relative to clock(s) clk_0
Related violations: <none>


