// Seed: 641288933
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_6;
endmodule
module module_1 (
    input tri0 id_0
    , id_15,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output wand id_4,
    input tri id_5,
    input supply1 id_6,
    inout supply0 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    output wor id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15
  );
  initial begin : LABEL_0
    assume (-1);
  end
endmodule
