<annotationInfo>
<item  id="31" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="46" name="buffer" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="buffer_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="64" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="83" name="i_op_assign_1_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="i_op_assign_1_cast_fu_393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="65" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="83" name="lhs_V_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="r_V_fu_404_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="66" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="83" name="rhs_V_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="r_V_fu_404_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="67" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="83" name="r_V" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="r_V_fu_404_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="68" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="83" name="tmp_8" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_8_fu_410_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="69" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="83" name="offset" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="offset_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="75" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="90" name="tmp_s" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_s_fu_430_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="76" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="90" name="tmp_3" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_3_fu_440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="77" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="90" name="tmp_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_1_fu_444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="78" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="90" name="idx_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="idx_1_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="91" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="97" name="j_s" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="j_s_fu_527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="92" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="105" name="tmp_4" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_4_fu_533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="93" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="105" name="j_mid2" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="j_mid2_fu_539_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="97" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="128" name="tmp_11" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_11_fu_561_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="98" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="105" name="temp_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="temp_1_fu_571_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="99" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="129" name="temp_2" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="temp_2_fu_578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="101" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="105" name="i_op" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="i_op_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="102" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="105" name="i_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="i_1_fu_553_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="103" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="105" name="ifzero" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="ifzero_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="106" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="134" name="tmp_10" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_10_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="113" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="138" name="tmp_9" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_9_fu_596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="135" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="140" name="offset_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="offset_1_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="139" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="144" name="tmp_2_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_2_cast_fu_460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="140" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="144" name="op2_assign" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="op2_assign_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="141" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="144" name="tmp_4_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_4_cast_fu_470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="142" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="144" name="tmp_5" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_5_fu_473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="143" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="146" name="tmp_7" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_7_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="144" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="144" name="p_tmp_7" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="p_tmp_7_fu_484_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
<item  id="147" filename="AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp" linenumber="153" name="tmp_2" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_2_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/kidre/Documenti/Università/Uni/Tesi/SmartCamera/HLS_COMMON/DDR"></item>
</annotationInfo>
