Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jul 11 22:14:20 2023
| Host         : dragomir-System-Product-Name running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nes_top_timing_summary_routed.rpt -pb nes_top_timing_summary_routed.pb -rpx nes_top_timing_summary_routed.rpx -warn_on_violation
| Design       : nes_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (1324)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1324)
---------------------------------
 There are 1324 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.140        0.000                      0                 3607        0.035        0.000                      0                 3607        3.000        0.000                       0                  1330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
clk               {0.000 5.000}      10.000          100.000         
  clk_25_pll      {0.000 20.000}     40.000          25.000          
  clkfbout_pll    {0.000 5.000}      10.000          100.000         
sys_clk_pin       {0.000 5.000}      10.000          100.000         
  clk_25_pll_1    {0.000 20.000}     40.000          25.000          
  clkfbout_pll_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_25_pll           27.140        0.000                      0                 2864        0.132        0.000                      0                 2864       18.750        0.000                       0                  1326  
  clkfbout_pll                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_pll_1         27.143        0.000                      0                 2864        0.132        0.000                      0                 2864       18.750        0.000                       0                  1326  
  clkfbout_pll_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25_pll_1  clk_25_pll         27.140        0.000                      0                 2864        0.035        0.000                      0                 2864  
clk_25_pll    clk_25_pll_1       27.140        0.000                      0                 2864        0.035        0.000                      0                 2864  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_25_pll         clk_25_pll              33.484        0.000                      0                  743        0.378        0.000                      0                  743  
**async_default**  clk_25_pll_1       clk_25_pll              33.484        0.000                      0                  743        0.280        0.000                      0                  743  
**async_default**  clk_25_pll         clk_25_pll_1            33.484        0.000                      0                  743        0.280        0.000                      0                  743  
**async_default**  clk_25_pll_1       clk_25_pll_1            33.487        0.000                      0                  743        0.378        0.000                      0                  743  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          clk_25_pll                      
(none)          clk_25_pll_1                    
(none)          clkfbout_pll                    
(none)          clkfbout_pll_1                  
(none)                          clk_25_pll      
(none)                          clk_25_pll_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_pll
  To Clock:  clk_25_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.140ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 3.685ns (28.904%)  route 9.064ns (71.096%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.893 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.639    11.531    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_4
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.307    11.838 r  rp2a03_blk/cpu_inst/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    11.838    rp2a03_blk/cpu_inst/BAL[7]_i_2_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[7]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.032    38.979    rp2a03_blk/cpu_inst/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                 27.140    

Slack (MET) :             27.197ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/m_OAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 2.418ns (20.543%)  route 9.352ns (79.457%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 f  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 f  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 f  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I2_O)        0.326     8.771 r  rp2a03_blk/dma_inst/m_OAM_reg_i_18/O
                         net (fo=9, routed)           1.356    10.127    rp2a03_blk/dma_inst/ri_prev_ncs_reg
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.149    10.276 r  rp2a03_blk/dma_inst/m_OAM_reg_i_14/O
                         net (fo=1, routed)           0.583    10.860    ppu_inst/ri_oam_d[2]
    RAMB18_X0Y32         RAMB18E1                                     r  ppu_inst/m_OAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.560    38.539    ppu_inst/clk_25
    RAMB18_X0Y32         RAMB18E1                                     r  ppu_inst/m_OAM_reg/CLKARDCLK
                         clock pessimism              0.559    39.099    
                         clock uncertainty           -0.098    39.001    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.945    38.056    ppu_inst/m_OAM_reg
  -------------------------------------------------------------------
                         required time                         38.056    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                 27.197    

Slack (MET) :             27.238ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.649ns  (logic 3.577ns (28.279%)  route 9.072ns (71.721%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.797 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.647    11.443    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_7
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.295    11.738 r  rp2a03_blk/cpu_inst/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    11.738    rp2a03_blk/cpu_inst/BAL[4]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[4]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.029    38.976    rp2a03_blk/cpu_inst/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 27.238    

Slack (MET) :             27.376ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        11.581ns  (logic 2.657ns (22.943%)  route 8.924ns (77.057%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 r  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.354     8.799 f  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_14/O
                         net (fo=8, routed)           1.053     9.852    rp2a03_blk/dma_inst/a_out_reg[2]_1
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.360    10.212 r  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.458    10.670    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.550    38.529    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.089    
                         clock uncertainty           -0.098    38.991    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.945    38.046    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.046    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 27.376    

Slack (MET) :             27.427ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 3.692ns (29.628%)  route 8.769ns (70.372%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.901 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.344    11.245    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_6
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.551 r  rp2a03_blk/cpu_inst/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    11.551    rp2a03_blk/cpu_inst/BAL[5]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[5]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.978    rp2a03_blk/cpu_inst/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 27.427    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.411ns  (logic 3.342ns (26.927%)  route 9.069ns (73.073%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.550 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.644    11.193    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_4
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.307    11.500 r  rp2a03_blk/cpu_inst/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    11.500    rp2a03_blk/cpu_inst/BAL[3]_i_1_n_0
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.504    38.484    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[3]/C
                         clock pessimism              0.559    39.043    
                         clock uncertainty           -0.098    38.946    
    SLICE_X43Y80         FDCE (Setup_fdce_C_D)        0.031    38.977    rp2a03_blk/cpu_inst/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         38.977    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.507ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 3.694ns (29.716%)  route 8.737ns (70.284%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.914 r  rp2a03_blk/cpu_inst/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.312    11.225    rp2a03_blk/cpu_inst/BAL_reg[8]_i_2_n_7
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.295    11.520 r  rp2a03_blk/cpu_inst/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    11.520    rp2a03_blk/cpu_inst/BAL[8]_i_1_n_0
    SLICE_X42Y84         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    38.489    rp2a03_blk/cpu_inst/clk_25
    SLICE_X42Y84         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[8]/C
                         clock pessimism              0.559    39.048    
                         clock uncertainty           -0.098    38.951    
    SLICE_X42Y84         FDCE (Setup_fdce_C_D)        0.077    39.028    rp2a03_blk/cpu_inst/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         39.028    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 27.507    

Slack (MET) :             27.519ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.370ns  (logic 3.603ns (29.128%)  route 8.767ns (70.872%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.817 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.341    11.158    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_5
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.301    11.459 r  rp2a03_blk/cpu_inst/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    11.459    rp2a03_blk/cpu_inst/BAL[6]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[6]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.978    rp2a03_blk/cpu_inst/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 27.519    

Slack (MET) :             27.598ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 2.629ns (22.729%)  route 8.938ns (77.271%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 r  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.354     8.799 f  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_14/O
                         net (fo=8, routed)           1.053     9.852    rp2a03_blk/dma_inst/a_out_reg[2]_1
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.332    10.184 r  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.472    10.656    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.550    38.529    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.089    
                         clock uncertainty           -0.098    38.991    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    38.254    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 27.598    

Slack (MET) :             27.766ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 3.234ns (26.675%)  route 8.890ns (73.325%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.448 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.465    10.912    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_5
    SLICE_X41Y81         LUT6 (Prop_lut6_I2_O)        0.301    11.213 r  rp2a03_blk/cpu_inst/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    11.213    rp2a03_blk/cpu_inst/BAL[2]_i_1_n_0
    SLICE_X41Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X41Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[2]/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X41Y81         FDCE (Setup_fdce_C_D)        0.029    38.979    rp2a03_blk/cpu_inst/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 27.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ppu_inst/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/rgb_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.565    -0.599    ppu_inst/clk_25
    SLICE_X9Y77          FDRE                                         r  ppu_inst/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ppu_inst/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.371    ppu_inst/rgb_reg[1]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.048    -0.323 r  ppu_inst/rgb_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    ppu_inst/rgb_buf[1]_i_1_n_0
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X8Y77          FDCE (Hold_fdce_C_D)         0.131    -0.455    ppu_inst/rgb_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X29Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/Q
                         net (fo=1, routed)           0.057    -0.403    rp2a03_blk/apu_inst/dmc_inst/ri_sample_address[5]
    SLICE_X28Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  rp2a03_blk/apu_inst/dmc_inst/dma_address[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    rp2a03_blk/apu_inst/dmc_inst/dma_address[11]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X28Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.092    -0.496    rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.562    -0.602    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X29Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.403    rp2a03_blk/apu_inst/dmc_inst/ri_sample_address[1]
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  rp2a03_blk/apu_inst/dmc_inst/dma_address[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    rp2a03_blk/apu_inst/dmc_inst/dma_address[7]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X28Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.092    -0.497    rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.566    -0.598    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X15Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.370    rp2a03_blk/apu_inst/dmc_inst/data0[5]
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.325 r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[5]_i_1_n_0
    SLICE_X14Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X14Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.465    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.567    -0.597    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.365    rp2a03_blk/apu_inst/dmc_inst/data0[4]
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[4]_i_1_n_0
    SLICE_X12Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.836    -0.837    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X12Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.121    -0.463    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rp2a03_blk/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.571    -0.593    rp2a03_blk/clk_25
    SLICE_X15Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rp2a03_blk/clk_count_reg[5]/Q
                         net (fo=5, routed)           0.099    -0.354    rp2a03_blk/clk_count_reg_n_0_[5]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  rp2a03_blk/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rp2a03_blk/clk_count[2]
    SLICE_X14Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.841    -0.832    rp2a03_blk/clk_25
    SLICE_X14Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.121    -0.459    rp2a03_blk/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.569    -0.595    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.354    rp2a03_blk/apu_inst/dmc_inst/shift[4]
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  rp2a03_blk/apu_inst/dmc_inst/shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rp2a03_blk/apu_inst/dmc_inst/shift[3]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X14Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.121    -0.460    rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ppu_inst/ri_read_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_cpu_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.566    -0.598    ppu_inst/clk_25
    SLICE_X8Y79          FDCE                                         r  ppu_inst/ri_read_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  ppu_inst/ri_read_buf_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.383    ppu_inst/ri_read_buf_reg_n_0_[2]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.045    -0.338 r  ppu_inst/ri_cpu_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    ppu_inst/ri_cpu_data_out[2]_i_1_n_0
    SLICE_X9Y79          FDCE                                         r  ppu_inst/ri_cpu_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    ppu_inst/clk_25
    SLICE_X9Y79          FDCE                                         r  ppu_inst/ri_cpu_data_out_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.091    -0.494    ppu_inst/ri_cpu_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.569    -0.595    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X12Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/Q
                         net (fo=1, routed)           0.051    -0.380    rp2a03_blk/apu_inst/dmc_inst/buffer[4]
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.335 r  rp2a03_blk/apu_inst/dmc_inst/shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    rp2a03_blk/apu_inst/dmc_inst/shift[4]_i_1_n_0
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.091    -0.491    rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.564    -0.600    rp2a03_blk/apu_inst/apu_noise_inst/clk_25
    SLICE_X39Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/Q
                         net (fo=1, routed)           0.054    -0.405    rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg_n_0_[10]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.360 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.360    rp2a03_blk/apu_inst/apu_noise_inst/timer_count[8]_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.295 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[8]_i_1_n_5
    SLICE_X38Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    rp2a03_blk/apu_inst/apu_noise_inst/clk_25
    SLICE_X38Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134    -0.453    rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     cart_blk/CHR_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     cart_blk/CHR_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      cart_blk/CHR_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      cart_blk/CHR_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_pll_1
  To Clock:  clk_25_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       27.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.143ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 3.685ns (28.904%)  route 9.064ns (71.096%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.893 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.639    11.531    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_4
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.307    11.838 r  rp2a03_blk/cpu_inst/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    11.838    rp2a03_blk/cpu_inst/BAL[7]_i_2_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[7]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.094    38.950    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.032    38.982    rp2a03_blk/cpu_inst/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                 27.143    

Slack (MET) :             27.200ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/m_OAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 2.418ns (20.543%)  route 9.352ns (79.457%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 f  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 f  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 f  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I2_O)        0.326     8.771 r  rp2a03_blk/dma_inst/m_OAM_reg_i_18/O
                         net (fo=9, routed)           1.356    10.127    rp2a03_blk/dma_inst/ri_prev_ncs_reg
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.149    10.276 r  rp2a03_blk/dma_inst/m_OAM_reg_i_14/O
                         net (fo=1, routed)           0.583    10.860    ppu_inst/ri_oam_d[2]
    RAMB18_X0Y32         RAMB18E1                                     r  ppu_inst/m_OAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.560    38.539    ppu_inst/clk_25
    RAMB18_X0Y32         RAMB18E1                                     r  ppu_inst/m_OAM_reg/CLKARDCLK
                         clock pessimism              0.559    39.099    
                         clock uncertainty           -0.094    39.004    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.945    38.059    ppu_inst/m_OAM_reg
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                 27.200    

Slack (MET) :             27.241ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.649ns  (logic 3.577ns (28.279%)  route 9.072ns (71.721%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.797 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.647    11.443    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_7
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.295    11.738 r  rp2a03_blk/cpu_inst/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    11.738    rp2a03_blk/cpu_inst/BAL[4]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[4]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.094    38.950    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.029    38.979    rp2a03_blk/cpu_inst/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 27.241    

Slack (MET) :             27.379ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        11.581ns  (logic 2.657ns (22.943%)  route 8.924ns (77.057%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 r  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.354     8.799 f  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_14/O
                         net (fo=8, routed)           1.053     9.852    rp2a03_blk/dma_inst/a_out_reg[2]_1
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.360    10.212 r  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.458    10.670    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.550    38.529    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.089    
                         clock uncertainty           -0.094    38.994    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.945    38.049    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.049    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 27.379    

Slack (MET) :             27.430ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 3.692ns (29.628%)  route 8.769ns (70.372%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.901 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.344    11.245    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_6
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.551 r  rp2a03_blk/cpu_inst/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    11.551    rp2a03_blk/cpu_inst/BAL[5]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[5]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.094    38.950    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.981    rp2a03_blk/cpu_inst/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 27.430    

Slack (MET) :             27.479ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.411ns  (logic 3.342ns (26.927%)  route 9.069ns (73.073%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.550 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.644    11.193    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_4
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.307    11.500 r  rp2a03_blk/cpu_inst/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    11.500    rp2a03_blk/cpu_inst/BAL[3]_i_1_n_0
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.504    38.484    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[3]/C
                         clock pessimism              0.559    39.043    
                         clock uncertainty           -0.094    38.949    
    SLICE_X43Y80         FDCE (Setup_fdce_C_D)        0.031    38.980    rp2a03_blk/cpu_inst/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         38.980    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 27.479    

Slack (MET) :             27.510ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 3.694ns (29.716%)  route 8.737ns (70.284%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.914 r  rp2a03_blk/cpu_inst/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.312    11.225    rp2a03_blk/cpu_inst/BAL_reg[8]_i_2_n_7
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.295    11.520 r  rp2a03_blk/cpu_inst/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    11.520    rp2a03_blk/cpu_inst/BAL[8]_i_1_n_0
    SLICE_X42Y84         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    38.489    rp2a03_blk/cpu_inst/clk_25
    SLICE_X42Y84         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[8]/C
                         clock pessimism              0.559    39.048    
                         clock uncertainty           -0.094    38.954    
    SLICE_X42Y84         FDCE (Setup_fdce_C_D)        0.077    39.031    rp2a03_blk/cpu_inst/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         39.031    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 27.510    

Slack (MET) :             27.522ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.370ns  (logic 3.603ns (29.128%)  route 8.767ns (70.872%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.817 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.341    11.158    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_5
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.301    11.459 r  rp2a03_blk/cpu_inst/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    11.459    rp2a03_blk/cpu_inst/BAL[6]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[6]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.094    38.950    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.981    rp2a03_blk/cpu_inst/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 27.522    

Slack (MET) :             27.601ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 2.629ns (22.729%)  route 8.938ns (77.271%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 r  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.354     8.799 f  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_14/O
                         net (fo=8, routed)           1.053     9.852    rp2a03_blk/dma_inst/a_out_reg[2]_1
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.332    10.184 r  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.472    10.656    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.550    38.529    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.089    
                         clock uncertainty           -0.094    38.994    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    38.257    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 27.601    

Slack (MET) :             27.769ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 3.234ns (26.675%)  route 8.890ns (73.325%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.448 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.465    10.912    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_5
    SLICE_X41Y81         LUT6 (Prop_lut6_I2_O)        0.301    11.213 r  rp2a03_blk/cpu_inst/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    11.213    rp2a03_blk/cpu_inst/BAL[2]_i_1_n_0
    SLICE_X41Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X41Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[2]/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.094    38.953    
    SLICE_X41Y81         FDCE (Setup_fdce_C_D)        0.029    38.982    rp2a03_blk/cpu_inst/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         38.982    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 27.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ppu_inst/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/rgb_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.565    -0.599    ppu_inst/clk_25
    SLICE_X9Y77          FDRE                                         r  ppu_inst/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ppu_inst/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.371    ppu_inst/rgb_reg[1]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.048    -0.323 r  ppu_inst/rgb_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    ppu_inst/rgb_buf[1]_i_1_n_0
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X8Y77          FDCE (Hold_fdce_C_D)         0.131    -0.455    ppu_inst/rgb_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X29Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/Q
                         net (fo=1, routed)           0.057    -0.403    rp2a03_blk/apu_inst/dmc_inst/ri_sample_address[5]
    SLICE_X28Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  rp2a03_blk/apu_inst/dmc_inst/dma_address[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    rp2a03_blk/apu_inst/dmc_inst/dma_address[11]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X28Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.092    -0.496    rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.562    -0.602    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X29Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.403    rp2a03_blk/apu_inst/dmc_inst/ri_sample_address[1]
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  rp2a03_blk/apu_inst/dmc_inst/dma_address[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    rp2a03_blk/apu_inst/dmc_inst/dma_address[7]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X28Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.092    -0.497    rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.566    -0.598    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X15Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.370    rp2a03_blk/apu_inst/dmc_inst/data0[5]
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.325 r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[5]_i_1_n_0
    SLICE_X14Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X14Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.465    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.567    -0.597    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.365    rp2a03_blk/apu_inst/dmc_inst/data0[4]
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[4]_i_1_n_0
    SLICE_X12Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.836    -0.837    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X12Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.121    -0.463    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rp2a03_blk/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.571    -0.593    rp2a03_blk/clk_25
    SLICE_X15Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rp2a03_blk/clk_count_reg[5]/Q
                         net (fo=5, routed)           0.099    -0.354    rp2a03_blk/clk_count_reg_n_0_[5]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  rp2a03_blk/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rp2a03_blk/clk_count[2]
    SLICE_X14Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.841    -0.832    rp2a03_blk/clk_25
    SLICE_X14Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.121    -0.459    rp2a03_blk/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.569    -0.595    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.354    rp2a03_blk/apu_inst/dmc_inst/shift[4]
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  rp2a03_blk/apu_inst/dmc_inst/shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rp2a03_blk/apu_inst/dmc_inst/shift[3]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X14Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.121    -0.460    rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ppu_inst/ri_read_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_cpu_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.566    -0.598    ppu_inst/clk_25
    SLICE_X8Y79          FDCE                                         r  ppu_inst/ri_read_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  ppu_inst/ri_read_buf_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.383    ppu_inst/ri_read_buf_reg_n_0_[2]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.045    -0.338 r  ppu_inst/ri_cpu_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    ppu_inst/ri_cpu_data_out[2]_i_1_n_0
    SLICE_X9Y79          FDCE                                         r  ppu_inst/ri_cpu_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    ppu_inst/clk_25
    SLICE_X9Y79          FDCE                                         r  ppu_inst/ri_cpu_data_out_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.091    -0.494    ppu_inst/ri_cpu_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.569    -0.595    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X12Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/Q
                         net (fo=1, routed)           0.051    -0.380    rp2a03_blk/apu_inst/dmc_inst/buffer[4]
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.335 r  rp2a03_blk/apu_inst/dmc_inst/shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    rp2a03_blk/apu_inst/dmc_inst/shift[4]_i_1_n_0
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.091    -0.491    rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.564    -0.600    rp2a03_blk/apu_inst/apu_noise_inst/clk_25
    SLICE_X39Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/Q
                         net (fo=1, routed)           0.054    -0.405    rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg_n_0_[10]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.360 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.360    rp2a03_blk/apu_inst/apu_noise_inst/timer_count[8]_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.295 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[8]_i_1_n_5
    SLICE_X38Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    rp2a03_blk/apu_inst/apu_noise_inst/clk_25
    SLICE_X38Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134    -0.453    rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_pll_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     cart_blk/CHR_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     cart_blk/CHR_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      cart_blk/CHR_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      cart_blk/CHR_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     cart_blk/PRG_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X2Y78      ppu_inst/m_sec_OAM_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_1
  To Clock:  clkfbout_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_pll_1
  To Clock:  clk_25_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.140ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 3.685ns (28.904%)  route 9.064ns (71.096%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.893 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.639    11.531    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_4
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.307    11.838 r  rp2a03_blk/cpu_inst/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    11.838    rp2a03_blk/cpu_inst/BAL[7]_i_2_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[7]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.032    38.979    rp2a03_blk/cpu_inst/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                 27.140    

Slack (MET) :             27.197ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/m_OAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 2.418ns (20.543%)  route 9.352ns (79.457%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 f  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 f  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 f  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I2_O)        0.326     8.771 r  rp2a03_blk/dma_inst/m_OAM_reg_i_18/O
                         net (fo=9, routed)           1.356    10.127    rp2a03_blk/dma_inst/ri_prev_ncs_reg
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.149    10.276 r  rp2a03_blk/dma_inst/m_OAM_reg_i_14/O
                         net (fo=1, routed)           0.583    10.860    ppu_inst/ri_oam_d[2]
    RAMB18_X0Y32         RAMB18E1                                     r  ppu_inst/m_OAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.560    38.539    ppu_inst/clk_25
    RAMB18_X0Y32         RAMB18E1                                     r  ppu_inst/m_OAM_reg/CLKARDCLK
                         clock pessimism              0.559    39.099    
                         clock uncertainty           -0.098    39.001    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.945    38.056    ppu_inst/m_OAM_reg
  -------------------------------------------------------------------
                         required time                         38.056    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                 27.197    

Slack (MET) :             27.238ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.649ns  (logic 3.577ns (28.279%)  route 9.072ns (71.721%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.797 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.647    11.443    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_7
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.295    11.738 r  rp2a03_blk/cpu_inst/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    11.738    rp2a03_blk/cpu_inst/BAL[4]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[4]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.029    38.976    rp2a03_blk/cpu_inst/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 27.238    

Slack (MET) :             27.376ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        11.581ns  (logic 2.657ns (22.943%)  route 8.924ns (77.057%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 r  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.354     8.799 f  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_14/O
                         net (fo=8, routed)           1.053     9.852    rp2a03_blk/dma_inst/a_out_reg[2]_1
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.360    10.212 r  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.458    10.670    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.550    38.529    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.089    
                         clock uncertainty           -0.098    38.991    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.945    38.046    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.046    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 27.376    

Slack (MET) :             27.427ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 3.692ns (29.628%)  route 8.769ns (70.372%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.901 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.344    11.245    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_6
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.551 r  rp2a03_blk/cpu_inst/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    11.551    rp2a03_blk/cpu_inst/BAL[5]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[5]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.978    rp2a03_blk/cpu_inst/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 27.427    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.411ns  (logic 3.342ns (26.927%)  route 9.069ns (73.073%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.550 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.644    11.193    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_4
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.307    11.500 r  rp2a03_blk/cpu_inst/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    11.500    rp2a03_blk/cpu_inst/BAL[3]_i_1_n_0
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.504    38.484    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[3]/C
                         clock pessimism              0.559    39.043    
                         clock uncertainty           -0.098    38.946    
    SLICE_X43Y80         FDCE (Setup_fdce_C_D)        0.031    38.977    rp2a03_blk/cpu_inst/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         38.977    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.507ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 3.694ns (29.716%)  route 8.737ns (70.284%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.914 r  rp2a03_blk/cpu_inst/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.312    11.225    rp2a03_blk/cpu_inst/BAL_reg[8]_i_2_n_7
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.295    11.520 r  rp2a03_blk/cpu_inst/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    11.520    rp2a03_blk/cpu_inst/BAL[8]_i_1_n_0
    SLICE_X42Y84         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    38.489    rp2a03_blk/cpu_inst/clk_25
    SLICE_X42Y84         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[8]/C
                         clock pessimism              0.559    39.048    
                         clock uncertainty           -0.098    38.951    
    SLICE_X42Y84         FDCE (Setup_fdce_C_D)        0.077    39.028    rp2a03_blk/cpu_inst/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         39.028    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 27.507    

Slack (MET) :             27.519ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.370ns  (logic 3.603ns (29.128%)  route 8.767ns (70.872%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.817 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.341    11.158    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_5
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.301    11.459 r  rp2a03_blk/cpu_inst/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    11.459    rp2a03_blk/cpu_inst/BAL[6]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[6]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.978    rp2a03_blk/cpu_inst/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 27.519    

Slack (MET) :             27.598ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 2.629ns (22.729%)  route 8.938ns (77.271%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 r  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.354     8.799 f  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_14/O
                         net (fo=8, routed)           1.053     9.852    rp2a03_blk/dma_inst/a_out_reg[2]_1
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.332    10.184 r  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.472    10.656    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.550    38.529    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.089    
                         clock uncertainty           -0.098    38.991    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    38.254    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 27.598    

Slack (MET) :             27.766ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 3.234ns (26.675%)  route 8.890ns (73.325%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.448 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.465    10.912    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_5
    SLICE_X41Y81         LUT6 (Prop_lut6_I2_O)        0.301    11.213 r  rp2a03_blk/cpu_inst/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    11.213    rp2a03_blk/cpu_inst/BAL[2]_i_1_n_0
    SLICE_X41Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X41Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[2]/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X41Y81         FDCE (Setup_fdce_C_D)        0.029    38.979    rp2a03_blk/cpu_inst/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 27.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ppu_inst/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/rgb_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.565    -0.599    ppu_inst/clk_25
    SLICE_X9Y77          FDRE                                         r  ppu_inst/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ppu_inst/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.371    ppu_inst/rgb_reg[1]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.048    -0.323 r  ppu_inst/rgb_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    ppu_inst/rgb_buf[1]_i_1_n_0
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X8Y77          FDCE (Hold_fdce_C_D)         0.131    -0.358    ppu_inst/rgb_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X29Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/Q
                         net (fo=1, routed)           0.057    -0.403    rp2a03_blk/apu_inst/dmc_inst/ri_sample_address[5]
    SLICE_X28Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  rp2a03_blk/apu_inst/dmc_inst/dma_address[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    rp2a03_blk/apu_inst/dmc_inst/dma_address[11]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X28Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.092    -0.399    rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.562    -0.602    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X29Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.403    rp2a03_blk/apu_inst/dmc_inst/ri_sample_address[1]
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  rp2a03_blk/apu_inst/dmc_inst/dma_address[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    rp2a03_blk/apu_inst/dmc_inst/dma_address[7]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X28Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.092    -0.400    rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.566    -0.598    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X15Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.370    rp2a03_blk/apu_inst/dmc_inst/data0[5]
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.325 r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[5]_i_1_n_0
    SLICE_X14Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X14Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.368    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.567    -0.597    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.365    rp2a03_blk/apu_inst/dmc_inst/data0[4]
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[4]_i_1_n_0
    SLICE_X12Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.836    -0.837    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X12Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.121    -0.366    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rp2a03_blk/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.571    -0.593    rp2a03_blk/clk_25
    SLICE_X15Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rp2a03_blk/clk_count_reg[5]/Q
                         net (fo=5, routed)           0.099    -0.354    rp2a03_blk/clk_count_reg_n_0_[5]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  rp2a03_blk/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rp2a03_blk/clk_count[2]
    SLICE_X14Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.841    -0.832    rp2a03_blk/clk_25
    SLICE_X14Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[2]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.121    -0.362    rp2a03_blk/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.569    -0.595    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.354    rp2a03_blk/apu_inst/dmc_inst/shift[4]
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  rp2a03_blk/apu_inst/dmc_inst/shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rp2a03_blk/apu_inst/dmc_inst/shift[3]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X14Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.121    -0.363    rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ppu_inst/ri_read_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_cpu_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.566    -0.598    ppu_inst/clk_25
    SLICE_X8Y79          FDCE                                         r  ppu_inst/ri_read_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  ppu_inst/ri_read_buf_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.383    ppu_inst/ri_read_buf_reg_n_0_[2]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.045    -0.338 r  ppu_inst/ri_cpu_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    ppu_inst/ri_cpu_data_out[2]_i_1_n_0
    SLICE_X9Y79          FDCE                                         r  ppu_inst/ri_cpu_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    ppu_inst/clk_25
    SLICE_X9Y79          FDCE                                         r  ppu_inst/ri_cpu_data_out_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.091    -0.397    ppu_inst/ri_cpu_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.569    -0.595    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X12Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/Q
                         net (fo=1, routed)           0.051    -0.380    rp2a03_blk/apu_inst/dmc_inst/buffer[4]
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.335 r  rp2a03_blk/apu_inst/dmc_inst/shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    rp2a03_blk/apu_inst/dmc_inst/shift[4]_i_1_n_0
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.091    -0.394    rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.564    -0.600    rp2a03_blk/apu_inst/apu_noise_inst/clk_25
    SLICE_X39Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/Q
                         net (fo=1, routed)           0.054    -0.405    rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg_n_0_[10]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.360 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.360    rp2a03_blk/apu_inst/apu_noise_inst/timer_count[8]_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.295 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[8]_i_1_n_5
    SLICE_X38Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    rp2a03_blk/apu_inst/apu_noise_inst/clk_25
    SLICE_X38Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134    -0.356    rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_pll
  To Clock:  clk_25_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       27.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.140ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 3.685ns (28.904%)  route 9.064ns (71.096%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.893 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.639    11.531    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_4
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.307    11.838 r  rp2a03_blk/cpu_inst/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    11.838    rp2a03_blk/cpu_inst/BAL[7]_i_2_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[7]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.032    38.979    rp2a03_blk/cpu_inst/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                 27.140    

Slack (MET) :             27.197ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/m_OAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 2.418ns (20.543%)  route 9.352ns (79.457%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 f  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 f  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 f  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I2_O)        0.326     8.771 r  rp2a03_blk/dma_inst/m_OAM_reg_i_18/O
                         net (fo=9, routed)           1.356    10.127    rp2a03_blk/dma_inst/ri_prev_ncs_reg
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.149    10.276 r  rp2a03_blk/dma_inst/m_OAM_reg_i_14/O
                         net (fo=1, routed)           0.583    10.860    ppu_inst/ri_oam_d[2]
    RAMB18_X0Y32         RAMB18E1                                     r  ppu_inst/m_OAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.560    38.539    ppu_inst/clk_25
    RAMB18_X0Y32         RAMB18E1                                     r  ppu_inst/m_OAM_reg/CLKARDCLK
                         clock pessimism              0.559    39.099    
                         clock uncertainty           -0.098    39.001    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.945    38.056    ppu_inst/m_OAM_reg
  -------------------------------------------------------------------
                         required time                         38.056    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                 27.197    

Slack (MET) :             27.238ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.649ns  (logic 3.577ns (28.279%)  route 9.072ns (71.721%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.797 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[0]
                         net (fo=1, routed)           0.647    11.443    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_7
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.295    11.738 r  rp2a03_blk/cpu_inst/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    11.738    rp2a03_blk/cpu_inst/BAL[4]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[4]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.029    38.976    rp2a03_blk/cpu_inst/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 27.238    

Slack (MET) :             27.376ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        11.581ns  (logic 2.657ns (22.943%)  route 8.924ns (77.057%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 r  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.354     8.799 f  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_14/O
                         net (fo=8, routed)           1.053     9.852    rp2a03_blk/dma_inst/a_out_reg[2]_1
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.360    10.212 r  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.458    10.670    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.550    38.529    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.089    
                         clock uncertainty           -0.098    38.991    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.945    38.046    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.046    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                 27.376    

Slack (MET) :             27.427ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 3.692ns (29.628%)  route 8.769ns (70.372%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.901 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.344    11.245    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_6
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.551 r  rp2a03_blk/cpu_inst/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    11.551    rp2a03_blk/cpu_inst/BAL[5]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[5]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.978    rp2a03_blk/cpu_inst/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 27.427    

Slack (MET) :             27.476ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.411ns  (logic 3.342ns (26.927%)  route 9.069ns (73.073%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.484 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.550 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.644    11.193    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_4
    SLICE_X43Y80         LUT4 (Prop_lut4_I2_O)        0.307    11.500 r  rp2a03_blk/cpu_inst/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    11.500    rp2a03_blk/cpu_inst/BAL[3]_i_1_n_0
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.504    38.484    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[3]/C
                         clock pessimism              0.559    39.043    
                         clock uncertainty           -0.098    38.946    
    SLICE_X43Y80         FDCE (Setup_fdce_C_D)        0.031    38.977    rp2a03_blk/cpu_inst/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         38.977    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 27.476    

Slack (MET) :             27.507ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 3.694ns (29.716%)  route 8.737ns (70.284%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.489 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.695    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.914 r  rp2a03_blk/cpu_inst/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.312    11.225    rp2a03_blk/cpu_inst/BAL_reg[8]_i_2_n_7
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.295    11.520 r  rp2a03_blk/cpu_inst/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    11.520    rp2a03_blk/cpu_inst/BAL[8]_i_1_n_0
    SLICE_X42Y84         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    38.489    rp2a03_blk/cpu_inst/clk_25
    SLICE_X42Y84         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[8]/C
                         clock pessimism              0.559    39.048    
                         clock uncertainty           -0.098    38.951    
    SLICE_X42Y84         FDCE (Setup_fdce_C_D)        0.077    39.028    rp2a03_blk/cpu_inst/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         39.028    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 27.507    

Slack (MET) :             27.519ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.370ns  (logic 3.603ns (29.128%)  route 8.767ns (70.872%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.578 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.578    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.817 r  rp2a03_blk/cpu_inst/BAL_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.341    11.158    rp2a03_blk/cpu_inst/BAL_reg[7]_i_7_n_5
    SLICE_X43Y81         LUT4 (Prop_lut4_I2_O)        0.301    11.459 r  rp2a03_blk/cpu_inst/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    11.459    rp2a03_blk/cpu_inst/BAL[6]_i_1_n_0
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.505    38.485    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[6]/C
                         clock pessimism              0.559    39.044    
                         clock uncertainty           -0.098    38.947    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.978    rp2a03_blk/cpu_inst/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         38.978    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 27.519    

Slack (MET) :             27.598ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 2.629ns (22.729%)  route 8.938ns (77.271%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     3.036 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.573     3.609    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_6
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.306     3.915 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          2.413     6.327    rp2a03_blk/dma_inst/ri_read_buf_update_reg_0
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.152     6.479 r  rp2a03_blk/dma_inst/PRG_inst_i_13/O
                         net (fo=30, routed)          1.966     8.445    rp2a03_blk/dma_inst/a_out_reg[1]_0
    SLICE_X11Y79         LUT4 (Prop_lut4_I1_O)        0.354     8.799 f  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_14/O
                         net (fo=8, routed)           1.053     9.852    rp2a03_blk/dma_inst/a_out_reg[2]_1
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.332    10.184 r  rp2a03_blk/dma_inst/palette_ram_reg_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.472    10.656    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.550    38.529    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.089    
                         clock uncertainty           -0.098    38.991    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    38.254    vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 27.598    

Slack (MET) :             27.766ns  (required time - arrival time)
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 3.234ns (26.675%)  route 8.890ns (73.325%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.093     2.485    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.609 r  rp2a03_blk/cpu_inst/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     2.609    rp2a03_blk/cpu_inst/PC[3]_i_6_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.861 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.713     3.573    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_7
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.295     3.868 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_3/O
                         net (fo=18, routed)          1.647     5.516    rp2a03_blk/cpu_inst/BAL_reg[0]_0
    SLICE_X28Y86         LUT2 (Prop_lut2_I1_O)        0.152     5.668 f  rp2a03_blk/cpu_inst/BusB[7]_i_5/O
                         net (fo=13, routed)          1.416     7.084    rp2a03_blk/cpu_inst/BAL_reg[1]_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  rp2a03_blk/cpu_inst/BusB[2]_i_1/O
                         net (fo=16, routed)          0.853     8.263    rp2a03_blk/cpu_inst/BusB[2]_i_1_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.387 r  rp2a03_blk/cpu_inst/BusA_r[2]_i_4/O
                         net (fo=2, routed)           0.579     8.965    rp2a03_blk/cpu_inst/BusA_r[2]_i_4_n_0
    SLICE_X48Y79         LUT4 (Prop_lut4_I2_O)        0.150     9.115 r  rp2a03_blk/cpu_inst/BAL[3]_i_8/O
                         net (fo=1, routed)           0.756     9.872    rp2a03_blk/cpu_inst/BAL[3]_i_8_n_0
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.326    10.198 r  rp2a03_blk/cpu_inst/BAL[3]_i_4/O
                         net (fo=1, routed)           0.000    10.198    rp2a03_blk/cpu_inst/BAL[3]_i_4_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.448 r  rp2a03_blk/cpu_inst/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.465    10.912    rp2a03_blk/cpu_inst/BAL_reg[3]_i_2_n_5
    SLICE_X41Y81         LUT6 (Prop_lut6_I2_O)        0.301    11.213 r  rp2a03_blk/cpu_inst/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    11.213    rp2a03_blk/cpu_inst/BAL[2]_i_1_n_0
    SLICE_X41Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X41Y81         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[2]/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X41Y81         FDCE (Setup_fdce_C_D)        0.029    38.979    rp2a03_blk/cpu_inst/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         38.979    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 27.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ppu_inst/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/rgb_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.565    -0.599    ppu_inst/clk_25
    SLICE_X9Y77          FDRE                                         r  ppu_inst/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ppu_inst/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.371    ppu_inst/rgb_reg[1]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.048    -0.323 r  ppu_inst/rgb_buf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    ppu_inst/rgb_buf[1]_i_1_n_0
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X8Y77          FDCE (Hold_fdce_C_D)         0.131    -0.358    ppu_inst/rgb_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X29Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[5]/Q
                         net (fo=1, routed)           0.057    -0.403    rp2a03_blk/apu_inst/dmc_inst/ri_sample_address[5]
    SLICE_X28Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  rp2a03_blk/apu_inst/dmc_inst/dma_address[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    rp2a03_blk/apu_inst/dmc_inst/dma_address[11]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X28Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.092    -0.399    rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.562    -0.602    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X29Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_address_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.403    rp2a03_blk/apu_inst/dmc_inst/ri_sample_address[1]
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.358 r  rp2a03_blk/apu_inst/dmc_inst/dma_address[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    rp2a03_blk/apu_inst/dmc_inst/dma_address[7]_i_1_n_0
    SLICE_X28Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X28Y78         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.092    -0.400    rp2a03_blk/apu_inst/dmc_inst/dma_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.566    -0.598    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X15Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.370    rp2a03_blk/apu_inst/dmc_inst/data0[5]
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.325 r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[5]_i_1_n_0
    SLICE_X14Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X14Y79         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.368    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.567    -0.597    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rp2a03_blk/apu_inst/dmc_inst/ri_sample_len_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.365    rp2a03_blk/apu_inst/dmc_inst/data0[4]
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.320 r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining[4]_i_1_n_0
    SLICE_X12Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.836    -0.837    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X12Y80         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.121    -0.366    rp2a03_blk/apu_inst/dmc_inst/bytes_remaining_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rp2a03_blk/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.571    -0.593    rp2a03_blk/clk_25
    SLICE_X15Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  rp2a03_blk/clk_count_reg[5]/Q
                         net (fo=5, routed)           0.099    -0.354    rp2a03_blk/clk_count_reg_n_0_[5]
    SLICE_X14Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  rp2a03_blk/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rp2a03_blk/clk_count[2]
    SLICE_X14Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.841    -0.832    rp2a03_blk/clk_25
    SLICE_X14Y85         FDRE                                         r  rp2a03_blk/clk_count_reg[2]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.121    -0.362    rp2a03_blk/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.569    -0.595    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.354    rp2a03_blk/apu_inst/dmc_inst/shift[4]
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.309 r  rp2a03_blk/apu_inst/dmc_inst/shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    rp2a03_blk/apu_inst/dmc_inst/shift[3]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X14Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.121    -0.363    rp2a03_blk/apu_inst/dmc_inst/shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ppu_inst/ri_read_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_cpu_data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.566    -0.598    ppu_inst/clk_25
    SLICE_X8Y79          FDCE                                         r  ppu_inst/ri_read_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  ppu_inst/ri_read_buf_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.383    ppu_inst/ri_read_buf_reg_n_0_[2]
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.045    -0.338 r  ppu_inst/ri_cpu_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    ppu_inst/ri_cpu_data_out[2]_i_1_n_0
    SLICE_X9Y79          FDCE                                         r  ppu_inst/ri_cpu_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    ppu_inst/clk_25
    SLICE_X9Y79          FDCE                                         r  ppu_inst/ri_cpu_data_out_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X9Y79          FDCE (Hold_fdce_C_D)         0.091    -0.397    ppu_inst/ri_cpu_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.569    -0.595    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X12Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  rp2a03_blk/apu_inst/dmc_inst/buffer_reg[4]/Q
                         net (fo=1, routed)           0.051    -0.380    rp2a03_blk/apu_inst/dmc_inst/buffer[4]
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.335 r  rp2a03_blk/apu_inst/dmc_inst/shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    rp2a03_blk/apu_inst/dmc_inst/shift[4]_i_1_n_0
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    rp2a03_blk/apu_inst/dmc_inst/clk_25
    SLICE_X13Y82         FDRE                                         r  rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.091    -0.394    rp2a03_blk/apu_inst/dmc_inst/shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.564    -0.600    rp2a03_blk/apu_inst/apu_noise_inst/clk_25
    SLICE_X39Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg[10]/Q
                         net (fo=1, routed)           0.054    -0.405    rp2a03_blk/apu_inst/apu_noise_inst/timer_period_reg_n_0_[10]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.360 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.360    rp2a03_blk/apu_inst/apu_noise_inst/timer_count[8]_i_3__0_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.295 r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[8]_i_1_n_5
    SLICE_X38Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.835    -0.838    rp2a03_blk/apu_inst/apu_noise_inst/clk_25
    SLICE_X38Y86         FDRE                                         r  rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]/C
                         clock pessimism              0.251    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134    -0.356    rp2a03_blk/apu_inst/apu_noise_inst/timer_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_pll
  To Clock:  clk_25_pll

Setup :            0  Failing Endpoints,  Worst Slack       33.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/Res_n_d_reg/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.668ns (11.580%)  route 5.100ns (88.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.150     2.424 f  button_debounce_i/Res_n_d_i_1/O
                         net (fo=242, routed)         2.433     4.857    rp2a03_blk/cpu_inst/rst_in0
    SLICE_X39Y81         FDCE                                         f  rp2a03_blk/cpu_inst/Res_n_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X39Y81         FDCE                                         r  rp2a03_blk/cpu_inst/Res_n_d_reg/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.609    38.341    rp2a03_blk/cpu_inst/Res_n_d_reg
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/Res_n_i_reg/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.668ns (11.580%)  route 5.100ns (88.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.150     2.424 f  button_debounce_i/Res_n_d_i_1/O
                         net (fo=242, routed)         2.433     4.857    rp2a03_blk/cpu_inst/rst_in0
    SLICE_X39Y81         FDCE                                         f  rp2a03_blk/cpu_inst/Res_n_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X39Y81         FDCE                                         r  rp2a03_blk/cpu_inst/Res_n_i_reg/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.609    38.341    rp2a03_blk/cpu_inst/Res_n_i_reg
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.732ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.518ns (8.897%)  route 5.304ns (91.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.304     4.911    ppu_inst/AR[0]
    SLICE_X1Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X1Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][10]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X1Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][10]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                 33.732    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][10]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][10]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][11]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][11]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][11]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][12]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][12]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][12]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.830ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.518ns (9.052%)  route 5.205ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.205     4.811    ppu_inst/AR[0]
    SLICE_X4Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X4Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][8]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.641    ppu_inst/spr_shift_low_reg[1][8]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.830    

Slack (MET) :             33.830ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.518ns (9.052%)  route 5.205ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.205     4.811    ppu_inst/AR[0]
    SLICE_X4Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X4Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][9]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.641    ppu_inst/spr_shift_low_reg[1][9]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.830    

Slack (MET) :             33.863ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.518ns (9.101%)  route 5.174ns (90.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.174     4.780    ppu_inst/AR[0]
    SLICE_X3Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X3Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][0]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][0]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 33.863    

Slack (MET) :             33.863ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.518ns (9.101%)  route 5.174ns (90.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.174     4.780    ppu_inst/AR[0]
    SLICE_X3Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X3Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][1]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][1]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 33.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_oam_address_reg[2]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.314%)  route 0.162ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.162    -0.275    ppu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  ppu_inst/ri_oam_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X12Y77         FDCE                                         r  ppu_inst/ri_oam_address_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X12Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    ppu_inst/ri_oam_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_oam_address_reg[3]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.314%)  route 0.162ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.162    -0.275    ppu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  ppu_inst/ri_oam_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X12Y77         FDCE                                         r  ppu_inst/ri_oam_address_reg[3]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X12Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    ppu_inst/ri_oam_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_byte_sel_reg/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.230%)  route 0.215ns (56.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    ppu_inst/AR[0]
    SLICE_X12Y78         FDCE                                         f  ppu_inst/ri_byte_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.834    -0.839    ppu_inst/clk_25
    SLICE_X12Y78         FDCE                                         r  ppu_inst/ri_byte_sel_reg/C
                         clock pessimism              0.254    -0.585    
    SLICE_X12Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    ppu_inst/ri_byte_sel_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[4]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[4]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    button_debounce_i/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[5]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[5]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    button_debounce_i/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[6]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[6]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    button_debounce_i/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[7]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[7]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    button_debounce_i/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    button_debounce_i/button_count_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    button_debounce_i/button_count_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][2]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    button_debounce_i/button_count_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_pll_1
  To Clock:  clk_25_pll

Setup :            0  Failing Endpoints,  Worst Slack       33.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/Res_n_d_reg/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.668ns (11.580%)  route 5.100ns (88.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.150     2.424 f  button_debounce_i/Res_n_d_i_1/O
                         net (fo=242, routed)         2.433     4.857    rp2a03_blk/cpu_inst/rst_in0
    SLICE_X39Y81         FDCE                                         f  rp2a03_blk/cpu_inst/Res_n_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X39Y81         FDCE                                         r  rp2a03_blk/cpu_inst/Res_n_d_reg/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.609    38.341    rp2a03_blk/cpu_inst/Res_n_d_reg
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/Res_n_i_reg/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.668ns (11.580%)  route 5.100ns (88.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.150     2.424 f  button_debounce_i/Res_n_d_i_1/O
                         net (fo=242, routed)         2.433     4.857    rp2a03_blk/cpu_inst/rst_in0
    SLICE_X39Y81         FDCE                                         f  rp2a03_blk/cpu_inst/Res_n_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X39Y81         FDCE                                         r  rp2a03_blk/cpu_inst/Res_n_i_reg/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.609    38.341    rp2a03_blk/cpu_inst/Res_n_i_reg
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.732ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.518ns (8.897%)  route 5.304ns (91.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.304     4.911    ppu_inst/AR[0]
    SLICE_X1Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X1Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][10]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X1Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][10]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                 33.732    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][10]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][10]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][11]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][11]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][11]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][12]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][12]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][12]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.830ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.518ns (9.052%)  route 5.205ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.205     4.811    ppu_inst/AR[0]
    SLICE_X4Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X4Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][8]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.641    ppu_inst/spr_shift_low_reg[1][8]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.830    

Slack (MET) :             33.830ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.518ns (9.052%)  route 5.205ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.205     4.811    ppu_inst/AR[0]
    SLICE_X4Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X4Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][9]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.641    ppu_inst/spr_shift_low_reg[1][9]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.830    

Slack (MET) :             33.863ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.518ns (9.101%)  route 5.174ns (90.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.174     4.780    ppu_inst/AR[0]
    SLICE_X3Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X3Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][0]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][0]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 33.863    

Slack (MET) :             33.863ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.518ns (9.101%)  route 5.174ns (90.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.174     4.780    ppu_inst/AR[0]
    SLICE_X3Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X3Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][1]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][1]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 33.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_oam_address_reg[2]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.314%)  route 0.162ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.162    -0.275    ppu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  ppu_inst/ri_oam_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X12Y77         FDCE                                         r  ppu_inst/ri_oam_address_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X12Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    ppu_inst/ri_oam_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_oam_address_reg[3]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.314%)  route 0.162ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.162    -0.275    ppu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  ppu_inst/ri_oam_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X12Y77         FDCE                                         r  ppu_inst/ri_oam_address_reg[3]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X12Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    ppu_inst/ri_oam_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_byte_sel_reg/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.230%)  route 0.215ns (56.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    ppu_inst/AR[0]
    SLICE_X12Y78         FDCE                                         f  ppu_inst/ri_byte_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.834    -0.839    ppu_inst/clk_25
    SLICE_X12Y78         FDCE                                         r  ppu_inst/ri_byte_sel_reg/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X12Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    ppu_inst/ri_byte_sel_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[4]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[4]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    button_debounce_i/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[5]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[5]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    button_debounce_i/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[6]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[6]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    button_debounce_i/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[7]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[7]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    button_debounce_i/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    button_debounce_i/button_count_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    button_debounce_i/button_count_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][2]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    button_debounce_i/button_count_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_pll
  To Clock:  clk_25_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       33.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/Res_n_d_reg/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.668ns (11.580%)  route 5.100ns (88.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.150     2.424 f  button_debounce_i/Res_n_d_i_1/O
                         net (fo=242, routed)         2.433     4.857    rp2a03_blk/cpu_inst/rst_in0
    SLICE_X39Y81         FDCE                                         f  rp2a03_blk/cpu_inst/Res_n_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X39Y81         FDCE                                         r  rp2a03_blk/cpu_inst/Res_n_d_reg/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.609    38.341    rp2a03_blk/cpu_inst/Res_n_d_reg
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.484ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/Res_n_i_reg/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.668ns (11.580%)  route 5.100ns (88.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.150     2.424 f  button_debounce_i/Res_n_d_i_1/O
                         net (fo=242, routed)         2.433     4.857    rp2a03_blk/cpu_inst/rst_in0
    SLICE_X39Y81         FDCE                                         f  rp2a03_blk/cpu_inst/Res_n_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X39Y81         FDCE                                         r  rp2a03_blk/cpu_inst/Res_n_i_reg/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.098    38.950    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.609    38.341    rp2a03_blk/cpu_inst/Res_n_i_reg
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 33.484    

Slack (MET) :             33.732ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.518ns (8.897%)  route 5.304ns (91.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.304     4.911    ppu_inst/AR[0]
    SLICE_X1Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X1Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][10]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X1Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][10]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                 33.732    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][10]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][10]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][11]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][11]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][11]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][12]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][12]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.727    ppu_inst/spr_shift_low_reg[6][12]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             33.830ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.518ns (9.052%)  route 5.205ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.205     4.811    ppu_inst/AR[0]
    SLICE_X4Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X4Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][8]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.641    ppu_inst/spr_shift_low_reg[1][8]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.830    

Slack (MET) :             33.830ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.518ns (9.052%)  route 5.205ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.205     4.811    ppu_inst/AR[0]
    SLICE_X4Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X4Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][9]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.098    39.046    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.641    ppu_inst/spr_shift_low_reg[1][9]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.830    

Slack (MET) :             33.863ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.518ns (9.101%)  route 5.174ns (90.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.174     4.780    ppu_inst/AR[0]
    SLICE_X3Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X3Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][0]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][0]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 33.863    

Slack (MET) :             33.863ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.518ns (9.101%)  route 5.174ns (90.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.174     4.780    ppu_inst/AR[0]
    SLICE_X3Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X3Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][1]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.098    39.048    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.643    ppu_inst/spr_shift_low_reg[1][1]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 33.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_oam_address_reg[2]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.314%)  route 0.162ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.162    -0.275    ppu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  ppu_inst/ri_oam_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X12Y77         FDCE                                         r  ppu_inst/ri_oam_address_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X12Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    ppu_inst/ri_oam_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_oam_address_reg[3]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.314%)  route 0.162ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.162    -0.275    ppu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  ppu_inst/ri_oam_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X12Y77         FDCE                                         r  ppu_inst/ri_oam_address_reg[3]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X12Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    ppu_inst/ri_oam_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_byte_sel_reg/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.230%)  route 0.215ns (56.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    ppu_inst/AR[0]
    SLICE_X12Y78         FDCE                                         f  ppu_inst/ri_byte_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.834    -0.839    ppu_inst/clk_25
    SLICE_X12Y78         FDCE                                         r  ppu_inst/ri_byte_sel_reg/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X12Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    ppu_inst/ri_byte_sel_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[4]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[4]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    button_debounce_i/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[5]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[5]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    button_debounce_i/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[6]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[6]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    button_debounce_i/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[7]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[7]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    button_debounce_i/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][0]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    button_debounce_i/button_count_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    button_debounce_i/button_count_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][2]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.563    button_debounce_i/button_count_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_pll_1
  To Clock:  clk_25_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       33.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.487ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/Res_n_d_reg/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.668ns (11.580%)  route 5.100ns (88.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.150     2.424 f  button_debounce_i/Res_n_d_i_1/O
                         net (fo=242, routed)         2.433     4.857    rp2a03_blk/cpu_inst/rst_in0
    SLICE_X39Y81         FDCE                                         f  rp2a03_blk/cpu_inst/Res_n_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X39Y81         FDCE                                         r  rp2a03_blk/cpu_inst/Res_n_d_reg/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.094    38.953    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.609    38.344    rp2a03_blk/cpu_inst/Res_n_d_reg
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 33.487    

Slack (MET) :             33.487ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rp2a03_blk/cpu_inst/Res_n_i_reg/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.668ns (11.580%)  route 5.100ns (88.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.150     2.424 f  button_debounce_i/Res_n_d_i_1/O
                         net (fo=242, routed)         2.433     4.857    rp2a03_blk/cpu_inst/rst_in0
    SLICE_X39Y81         FDCE                                         f  rp2a03_blk/cpu_inst/Res_n_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.508    38.488    rp2a03_blk/cpu_inst/clk_25
    SLICE_X39Y81         FDCE                                         r  rp2a03_blk/cpu_inst/Res_n_i_reg/C
                         clock pessimism              0.559    39.047    
                         clock uncertainty           -0.094    38.953    
    SLICE_X39Y81         FDCE (Recov_fdce_C_CLR)     -0.609    38.344    rp2a03_blk/cpu_inst/Res_n_i_reg
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 33.487    

Slack (MET) :             33.735ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.518ns (8.897%)  route 5.304ns (91.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.304     4.911    ppu_inst/AR[0]
    SLICE_X1Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X1Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][10]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.094    39.051    
    SLICE_X1Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.646    ppu_inst/spr_shift_low_reg[1][10]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                 33.735    

Slack (MET) :             33.796ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][10]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.094    39.049    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.730    ppu_inst/spr_shift_low_reg[6][10]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.796    

Slack (MET) :             33.796ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][11]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][11]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.094    39.049    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.730    ppu_inst/spr_shift_low_reg[6][11]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.796    

Slack (MET) :             33.796ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[6][12]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.518ns (8.862%)  route 5.327ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.327     4.934    ppu_inst/AR[0]
    SLICE_X6Y97          FDCE                                         f  ppu_inst/spr_shift_low_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X6Y97          FDCE                                         r  ppu_inst/spr_shift_low_reg[6][12]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.094    39.049    
    SLICE_X6Y97          FDCE (Recov_fdce_C_CLR)     -0.319    38.730    ppu_inst/spr_shift_low_reg[6][12]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 33.796    

Slack (MET) :             33.833ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.518ns (9.052%)  route 5.205ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.205     4.811    ppu_inst/AR[0]
    SLICE_X4Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X4Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][8]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.094    39.049    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.644    ppu_inst/spr_shift_low_reg[1][8]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.833    

Slack (MET) :             33.833ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.518ns (9.052%)  route 5.205ns (90.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.205     4.811    ppu_inst/AR[0]
    SLICE_X4Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.604    38.584    ppu_inst/clk_25
    SLICE_X4Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][9]/C
                         clock pessimism              0.559    39.143    
                         clock uncertainty           -0.094    39.049    
    SLICE_X4Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.644    ppu_inst/spr_shift_low_reg[1][9]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.833    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.518ns (9.101%)  route 5.174ns (90.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.174     4.780    ppu_inst/AR[0]
    SLICE_X3Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X3Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][0]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.094    39.051    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.646    ppu_inst/spr_shift_low_reg[1][0]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 33.866    

Slack (MET) :             33.866ns  (required time - arrival time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/spr_shift_low_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_pll_1 rise@40.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.518ns (9.101%)  route 5.174ns (90.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         5.174     4.780    ppu_inst/AR[0]
    SLICE_X3Y98          FDCE                                         f  ppu_inst/spr_shift_low_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.606    38.586    ppu_inst/clk_25
    SLICE_X3Y98          FDCE                                         r  ppu_inst/spr_shift_low_reg[1][1]/C
                         clock pessimism              0.559    39.145    
                         clock uncertainty           -0.094    39.051    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    38.646    ppu_inst/spr_shift_low_reg[1][1]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 33.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_oam_address_reg[2]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.314%)  route 0.162ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.162    -0.275    ppu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  ppu_inst/ri_oam_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X12Y77         FDCE                                         r  ppu_inst/ri_oam_address_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X12Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    ppu_inst/ri_oam_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_oam_address_reg[3]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.314%)  route 0.162ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.162    -0.275    ppu_inst/AR[0]
    SLICE_X12Y77         FDCE                                         f  ppu_inst/ri_oam_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.833    -0.840    ppu_inst/clk_25
    SLICE_X12Y77         FDCE                                         r  ppu_inst/ri_oam_address_reg[3]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X12Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    ppu_inst/ri_oam_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ri_byte_sel_reg/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.230%)  route 0.215ns (56.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    ppu_inst/AR[0]
    SLICE_X12Y78         FDCE                                         f  ppu_inst/ri_byte_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.834    -0.839    ppu_inst/clk_25
    SLICE_X12Y78         FDCE                                         r  ppu_inst/ri_byte_sel_reg/C
                         clock pessimism              0.254    -0.585    
    SLICE_X12Y78         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    ppu_inst/ri_byte_sel_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[4]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[4]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    button_debounce_i/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[5]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[5]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    button_debounce_i/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[6]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[6]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    button_debounce_i/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/clk_div_reg[7]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.264%)  route 0.215ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.215    -0.222    button_debounce_i/AR[0]
    SLICE_X14Y76         FDCE                                         f  button_debounce_i/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X14Y76         FDCE                                         r  button_debounce_i/clk_div_reg[7]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.655    button_debounce_i/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][0]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][0]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    button_debounce_i/button_count_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][1]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    button_debounce_i/button_count_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debounce_i/button_count_reg[3][2]/CLR
                            (removal check against rising-edge clock clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_pll_1 rise@0.000ns - clk_25_pll_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         0.256    -0.181    button_debounce_i/AR[0]
    SLICE_X13Y74         FDCE                                         f  button_debounce_i/button_count_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.830    -0.843    button_debounce_i/clk_25
    SLICE_X13Y74         FDCE                                         r  button_debounce_i/button_count_reg[3][2]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    button_debounce_i/button_count_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.479    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_pll
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_clk2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.276ns  (logic 6.381ns (39.205%)  route 9.895ns (60.795%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.091     2.483    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  rp2a03_blk/cpu_inst/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     2.607    rp2a03_blk/cpu_inst/PC[3]_i_5_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.140 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.140    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.379 f  rp2a03_blk/cpu_inst/PC_reg[7]_i_4/O[2]
                         net (fo=2, routed)           0.559     3.938    rp2a03_blk/cpu_inst/PC_reg[7]_i_4_n_5
    SLICE_X39Y82         LUT6 (Prop_lut6_I3_O)        0.301     4.239 f  rp2a03_blk/cpu_inst/PRG_inst_i_16/O
                         net (fo=3, routed)           0.918     5.157    rp2a03_blk/cpu_inst/BAL_reg[6]_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I2_O)        0.124     5.281 f  rp2a03_blk/cpu_inst/BusB[7]_i_3/O
                         net (fo=12, routed)          0.923     6.204    rp2a03_blk/cpu_inst/BusB[7]_i_3_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.328 f  rp2a03_blk/cpu_inst/BusB[6]_i_3/O
                         net (fo=3, routed)           0.595     6.923    rp2a03_blk/cpu_inst/BusB[6]_i_3_n_0
    SLICE_X31Y83         LUT2 (Prop_lut2_I0_O)        0.153     7.076 f  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.973     8.049    rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_4_n_0
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.327     8.376 r  rp2a03_blk/cpu_inst/jp_clk2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.467    11.843    jp_clk2_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    15.365 r  jp_clk2_OBUF_inst/O
                         net (fo=0)                   0.000    15.365    jp_clk2
    F16                                                               r  jp_clk2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_clk1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.730ns  (logic 6.414ns (40.776%)  route 9.316ns (59.224%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.091     2.483    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  rp2a03_blk/cpu_inst/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     2.607    rp2a03_blk/cpu_inst/PC[3]_i_5_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.140 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.140    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.379 f  rp2a03_blk/cpu_inst/PC_reg[7]_i_4/O[2]
                         net (fo=2, routed)           0.559     3.938    rp2a03_blk/cpu_inst/PC_reg[7]_i_4_n_5
    SLICE_X39Y82         LUT6 (Prop_lut6_I3_O)        0.301     4.239 f  rp2a03_blk/cpu_inst/PRG_inst_i_16/O
                         net (fo=3, routed)           0.918     5.157    rp2a03_blk/cpu_inst/BAL_reg[6]_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I2_O)        0.124     5.281 f  rp2a03_blk/cpu_inst/BusB[7]_i_3/O
                         net (fo=12, routed)          0.923     6.204    rp2a03_blk/cpu_inst/BusB[7]_i_3_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.328 f  rp2a03_blk/cpu_inst/BusB[6]_i_3/O
                         net (fo=3, routed)           0.595     6.923    rp2a03_blk/cpu_inst/BusB[6]_i_3_n_0
    SLICE_X31Y83         LUT2 (Prop_lut2_I0_O)        0.153     7.076 f  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.970     8.046    rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_4_n_0
    SLICE_X28Y85         LUT3 (Prop_lut3_I2_O)        0.327     8.373 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.891    11.265    jp_clk1_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555    14.820 r  jp_clk1_OBUF_inst/O
                         net (fo=0)                   0.000    14.820    jp_clk1
    D18                                                               r  jp_clk1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.064ns (41.327%)  route 5.770ns (58.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  ppu_inst/rgb_buf_reg[2]/Q
                         net (fo=1, routed)           5.770     5.377    vga_green_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.924 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.924    vga_green[0]
    B6                                                                r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.201ns (42.716%)  route 5.633ns (57.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.478    -0.433 r  ppu_inst/rgb_buf_reg[1]/Q
                         net (fo=1, routed)           5.633     5.200    vga_blue_OBUF[1]
    D8                   OBUF (Prop_obuf_I_O)         3.723     8.923 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.923    vga_blue[1]
    D8                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 4.146ns (42.855%)  route 5.528ns (57.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.632    -0.908    ppu_inst/clk_25
    SLICE_X9Y78          FDCE                                         r  ppu_inst/rgb_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.419    -0.489 r  ppu_inst/rgb_buf_reg[5]/Q
                         net (fo=1, routed)           5.528     5.039    vga_red_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.727     8.766 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.766    vga_red[1]
    A4                                                                r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.641ns  (logic 4.201ns (43.581%)  route 5.439ns (56.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.478    -0.433 r  ppu_inst/rgb_buf_reg[3]/Q
                         net (fo=1, routed)           5.439     5.006    vga_green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.723     8.730 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.730    vga_green[1]
    A6                                                                r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.616ns  (logic 4.041ns (42.028%)  route 5.575ns (57.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  ppu_inst/rgb_buf_reg[0]/Q
                         net (fo=1, routed)           5.575     5.182    vga_blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523     8.705 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.705    vga_blue[0]
    D7                                                                r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.328ns  (logic 3.991ns (42.788%)  route 5.337ns (57.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.632    -0.908    ppu_inst/clk_25
    SLICE_X9Y78          FDCE                                         r  ppu_inst/rgb_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  ppu_inst/rgb_buf_reg[4]/Q
                         net (fo=1, routed)           5.337     4.885    vga_red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535     8.420 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.420    vga_red[0]
    C5                                                                r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/jp_inst/jp_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_latch2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.029ns  (logic 4.131ns (45.749%)  route 4.899ns (54.251%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/jp_inst/clk_25
    SLICE_X31Y80         FDRE                                         r  rp2a03_blk/jp_inst/jp_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  rp2a03_blk/jp_inst/jp_latch_reg/Q
                         net (fo=2, routed)           0.509     0.055    rp2a03_blk/jp_inst/jp_latch
    SLICE_X31Y80         LUT1 (Prop_lut1_I0_O)        0.124     0.179 r  rp2a03_blk/jp_inst/jp_latch1_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.389     4.568    jp_latch2_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.551     8.119 r  jp_latch2_OBUF_inst/O
                         net (fo=0)                   0.000     8.119    jp_latch2
    F13                                                               r  jp_latch2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.193ns (46.479%)  route 4.828ns (53.521%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  button_debounce_i/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.160     4.558    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.109 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.109    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/spr0_hit_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.394ns (63.492%)  route 0.802ns (36.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.596    -0.568    ppu_inst/clk_25
    SLICE_X4Y81          FDCE                                         r  ppu_inst/spr0_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  ppu_inst/spr0_hit_reg/Q
                         net (fo=3, routed)           0.802     0.374    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.628 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.628    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ri_spr_enable_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.417ns (62.803%)  route 0.839ns (37.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.562    -0.602    ppu_inst/clk_25
    SLICE_X9Y75          FDCE                                         r  ppu_inst/ri_spr_enable_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  ppu_inst/ri_spr_enable_reg_lopt_replica/Q
                         net (fo=1, routed)           0.839     0.365    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.289     1.654 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.654    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ri_bg_enable_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.362ns (56.534%)  route 1.047ns (43.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.562    -0.602    ppu_inst/clk_25
    SLICE_X9Y75          FDCE                                         r  ppu_inst/ri_bg_enable_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  ppu_inst/ri_bg_enable_reg_lopt_replica/Q
                         net (fo=1, routed)           1.047     0.586    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.808 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.808    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/hsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.406ns (56.036%)  route 1.103ns (43.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.571    -0.593    ppu_inst/clk_25
    SLICE_X13Y86         FDCE                                         r  ppu_inst/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  ppu_inst/hsync_out_reg/Q
                         net (fo=1, routed)           1.103     0.651    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.916 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.916    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/vsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.430ns (56.460%)  route 1.103ns (43.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.573    -0.591    ppu_inst/clk_25
    SLICE_X12Y88         FDCE                                         r  ppu_inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  ppu_inst/vsync_out_reg/Q
                         net (fo=1, routed)           1.103     0.675    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.941 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.941    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/apu_inst/apu_mixer_inst/audio_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.431ns (53.823%)  route 1.227ns (46.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.576    -0.588    rp2a03_blk/apu_inst/apu_mixer_inst/clk_25
    SLICE_X12Y98         FDRE                                         r  rp2a03_blk/apu_inst/apu_mixer_inst/audio_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  rp2a03_blk/apu_inst/apu_mixer_inst/audio_out_reg/Q
                         net (fo=1, routed)           1.227     0.803    audio_pwm_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.267     2.070 r  audio_pwm_OBUF_inst/O
                         net (fo=0)                   0.000     2.070    audio_pwm
    A11                                                               r  audio_pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/jp_inst/jp_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_latch1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.424ns (50.127%)  route 1.417ns (49.873%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    rp2a03_blk/jp_inst/clk_25
    SLICE_X31Y80         FDRE                                         r  rp2a03_blk/jp_inst/jp_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  rp2a03_blk/jp_inst/jp_latch_reg/Q
                         net (fo=2, routed)           0.169    -0.291    rp2a03_blk/jp_inst/jp_latch
    SLICE_X31Y80         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  rp2a03_blk/jp_inst/jp_latch1_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.248     1.002    jp_latch2_OBUF
    E17                  OBUF (Prop_obuf_I_O)         1.238     2.240 r  jp_latch1_OBUF_inst/O
                         net (fo=0)                   0.000     2.240    jp_latch1
    E17                                                               r  jp_latch1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.460ns (46.297%)  route 1.694ns (53.703%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         1.106     0.669    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.714 r  button_debounce_i/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.587     1.302    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.553 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.553    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/jp_inst/jp_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_latch2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.251ns  (logic 1.437ns (44.216%)  route 1.814ns (55.784%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    rp2a03_blk/jp_inst/clk_25
    SLICE_X31Y80         FDRE                                         r  rp2a03_blk/jp_inst/jp_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  rp2a03_blk/jp_inst/jp_latch_reg/Q
                         net (fo=2, routed)           0.169    -0.291    rp2a03_blk/jp_inst/jp_latch
    SLICE_X31Y80         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  rp2a03_blk/jp_inst/jp_latch1_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.644     1.398    jp_latch2_OBUF
    F13                  OBUF (Prop_obuf_I_O)         1.251     2.650 r  jp_latch2_OBUF_inst/O
                         net (fo=0)                   0.000     2.650    jp_latch2
    F13                                                               r  jp_latch2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/cpu_inst/BAL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_clk1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.487ns (45.290%)  route 1.796ns (54.710%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.560    -0.604    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  rp2a03_blk/cpu_inst/BAL_reg[1]/Q
                         net (fo=3, routed)           0.248    -0.215    rp2a03_blk/cpu_inst/BAL_reg_n_0_[1]
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          0.576     0.406    rp2a03_blk/cpu_inst/BAL_reg[1]_2
    SLICE_X28Y85         LUT3 (Prop_lut3_I0_O)        0.045     0.451 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.972     1.423    jp_clk1_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     2.679 r  jp_clk1_OBUF_inst/O
                         net (fo=0)                   0.000     2.679    jp_clk1
    D18                                                               r  jp_clk1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_pll_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_clk2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.276ns  (logic 6.381ns (39.205%)  route 9.895ns (60.795%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.091     2.483    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  rp2a03_blk/cpu_inst/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     2.607    rp2a03_blk/cpu_inst/PC[3]_i_5_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.140 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.140    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.379 f  rp2a03_blk/cpu_inst/PC_reg[7]_i_4/O[2]
                         net (fo=2, routed)           0.559     3.938    rp2a03_blk/cpu_inst/PC_reg[7]_i_4_n_5
    SLICE_X39Y82         LUT6 (Prop_lut6_I3_O)        0.301     4.239 f  rp2a03_blk/cpu_inst/PRG_inst_i_16/O
                         net (fo=3, routed)           0.918     5.157    rp2a03_blk/cpu_inst/BAL_reg[6]_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I2_O)        0.124     5.281 f  rp2a03_blk/cpu_inst/BusB[7]_i_3/O
                         net (fo=12, routed)          0.923     6.204    rp2a03_blk/cpu_inst/BusB[7]_i_3_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.328 f  rp2a03_blk/cpu_inst/BusB[6]_i_3/O
                         net (fo=3, routed)           0.595     6.923    rp2a03_blk/cpu_inst/BusB[6]_i_3_n_0
    SLICE_X31Y83         LUT2 (Prop_lut2_I0_O)        0.153     7.076 f  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.973     8.049    rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_4_n_0
    SLICE_X28Y85         LUT2 (Prop_lut2_I1_O)        0.327     8.376 r  rp2a03_blk/cpu_inst/jp_clk2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.467    11.843    jp_clk2_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    15.365 r  jp_clk2_OBUF_inst/O
                         net (fo=0)                   0.000    15.365    jp_clk2
    F16                                                               r  jp_clk2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/cpu_inst/MCycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_clk1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.730ns  (logic 6.414ns (40.776%)  route 9.316ns (59.224%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/cpu_inst/clk_25
    SLICE_X47Y85         FDCE                                         r  rp2a03_blk/cpu_inst/MCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.455 r  rp2a03_blk/cpu_inst/MCycle_reg[1]/Q
                         net (fo=64, routed)          0.888     0.434    rp2a03_blk/cpu_inst/MCycle[1]
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.152     0.586 r  rp2a03_blk/cpu_inst/S[7]_i_12/O
                         net (fo=10, routed)          0.480     1.065    rp2a03_blk/cpu_inst/S[7]_i_12_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.326     1.391 r  rp2a03_blk/cpu_inst/PC[15]_i_5/O
                         net (fo=29, routed)          1.091     2.483    rp2a03_blk/cpu_inst/PC[15]_i_5_n_0
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  rp2a03_blk/cpu_inst/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     2.607    rp2a03_blk/cpu_inst/PC[3]_i_5_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.140 r  rp2a03_blk/cpu_inst/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.140    rp2a03_blk/cpu_inst/PC_reg[3]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.379 f  rp2a03_blk/cpu_inst/PC_reg[7]_i_4/O[2]
                         net (fo=2, routed)           0.559     3.938    rp2a03_blk/cpu_inst/PC_reg[7]_i_4_n_5
    SLICE_X39Y82         LUT6 (Prop_lut6_I3_O)        0.301     4.239 f  rp2a03_blk/cpu_inst/PRG_inst_i_16/O
                         net (fo=3, routed)           0.918     5.157    rp2a03_blk/cpu_inst/BAL_reg[6]_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I2_O)        0.124     5.281 f  rp2a03_blk/cpu_inst/BusB[7]_i_3/O
                         net (fo=12, routed)          0.923     6.204    rp2a03_blk/cpu_inst/BusB[7]_i_3_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.328 f  rp2a03_blk/cpu_inst/BusB[6]_i_3/O
                         net (fo=3, routed)           0.595     6.923    rp2a03_blk/cpu_inst/BusB[6]_i_3_n_0
    SLICE_X31Y83         LUT2 (Prop_lut2_I0_O)        0.153     7.076 f  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.970     8.046    rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_4_n_0
    SLICE_X28Y85         LUT3 (Prop_lut3_I2_O)        0.327     8.373 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.891    11.265    jp_clk1_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555    14.820 r  jp_clk1_OBUF_inst/O
                         net (fo=0)                   0.000    14.820    jp_clk1
    D18                                                               r  jp_clk1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.064ns (41.327%)  route 5.770ns (58.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  ppu_inst/rgb_buf_reg[2]/Q
                         net (fo=1, routed)           5.770     5.377    vga_green_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.924 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.924    vga_green[0]
    B6                                                                r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.201ns (42.716%)  route 5.633ns (57.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.478    -0.433 r  ppu_inst/rgb_buf_reg[1]/Q
                         net (fo=1, routed)           5.633     5.200    vga_blue_OBUF[1]
    D8                   OBUF (Prop_obuf_I_O)         3.723     8.923 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.923    vga_blue[1]
    D8                                                                r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 4.146ns (42.855%)  route 5.528ns (57.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.632    -0.908    ppu_inst/clk_25
    SLICE_X9Y78          FDCE                                         r  ppu_inst/rgb_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.419    -0.489 r  ppu_inst/rgb_buf_reg[5]/Q
                         net (fo=1, routed)           5.528     5.039    vga_red_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.727     8.766 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.766    vga_red[1]
    A4                                                                r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.641ns  (logic 4.201ns (43.581%)  route 5.439ns (56.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.478    -0.433 r  ppu_inst/rgb_buf_reg[3]/Q
                         net (fo=1, routed)           5.439     5.006    vga_green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.723     8.730 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.730    vga_green[1]
    A6                                                                r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.616ns  (logic 4.041ns (42.028%)  route 5.575ns (57.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    ppu_inst/clk_25
    SLICE_X8Y77          FDCE                                         r  ppu_inst/rgb_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  ppu_inst/rgb_buf_reg[0]/Q
                         net (fo=1, routed)           5.575     5.182    vga_blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523     8.705 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.705    vga_blue[0]
    D7                                                                r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/rgb_buf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.328ns  (logic 3.991ns (42.788%)  route 5.337ns (57.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.632    -0.908    ppu_inst/clk_25
    SLICE_X9Y78          FDCE                                         r  ppu_inst/rgb_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  ppu_inst/rgb_buf_reg[4]/Q
                         net (fo=1, routed)           5.337     4.885    vga_red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535     8.420 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.420    vga_red[0]
    C5                                                                r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/jp_inst/jp_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_latch2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.029ns  (logic 4.131ns (45.749%)  route 4.899ns (54.251%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.629    -0.911    rp2a03_blk/jp_inst/clk_25
    SLICE_X31Y80         FDRE                                         r  rp2a03_blk/jp_inst/jp_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  rp2a03_blk/jp_inst/jp_latch_reg/Q
                         net (fo=2, routed)           0.509     0.055    rp2a03_blk/jp_inst/jp_latch
    SLICE_X31Y80         LUT1 (Prop_lut1_I0_O)        0.124     0.179 r  rp2a03_blk/jp_inst/jp_latch1_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.389     4.568    jp_latch2_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.551     8.119 r  jp_latch2_OBUF_inst/O
                         net (fo=0)                   0.000     8.119    jp_latch2
    F13                                                               r  jp_latch2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.193ns (46.479%)  route 4.828ns (53.521%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.628    -0.912    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.394 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         2.667     2.274    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.398 r  button_debounce_i/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.160     4.558    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.109 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.109    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/spr0_hit_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.394ns (63.492%)  route 0.802ns (36.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.596    -0.568    ppu_inst/clk_25
    SLICE_X4Y81          FDCE                                         r  ppu_inst/spr0_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  ppu_inst/spr0_hit_reg/Q
                         net (fo=3, routed)           0.802     0.374    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.628 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.628    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ri_spr_enable_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.417ns (62.803%)  route 0.839ns (37.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.562    -0.602    ppu_inst/clk_25
    SLICE_X9Y75          FDCE                                         r  ppu_inst/ri_spr_enable_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.128    -0.474 r  ppu_inst/ri_spr_enable_reg_lopt_replica/Q
                         net (fo=1, routed)           0.839     0.365    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.289     1.654 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.654    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ri_bg_enable_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.362ns (56.534%)  route 1.047ns (43.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.562    -0.602    ppu_inst/clk_25
    SLICE_X9Y75          FDCE                                         r  ppu_inst/ri_bg_enable_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  ppu_inst/ri_bg_enable_reg_lopt_replica/Q
                         net (fo=1, routed)           1.047     0.586    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.808 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.808    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/hsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.406ns (56.036%)  route 1.103ns (43.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.571    -0.593    ppu_inst/clk_25
    SLICE_X13Y86         FDCE                                         r  ppu_inst/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  ppu_inst/hsync_out_reg/Q
                         net (fo=1, routed)           1.103     0.651    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.916 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.916    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/vsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.532ns  (logic 1.430ns (56.460%)  route 1.103ns (43.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.573    -0.591    ppu_inst/clk_25
    SLICE_X12Y88         FDCE                                         r  ppu_inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  ppu_inst/vsync_out_reg/Q
                         net (fo=1, routed)           1.103     0.675    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.941 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.941    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/apu_inst/apu_mixer_inst/audio_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.431ns (53.823%)  route 1.227ns (46.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.576    -0.588    rp2a03_blk/apu_inst/apu_mixer_inst/clk_25
    SLICE_X12Y98         FDRE                                         r  rp2a03_blk/apu_inst/apu_mixer_inst/audio_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  rp2a03_blk/apu_inst/apu_mixer_inst/audio_out_reg/Q
                         net (fo=1, routed)           1.227     0.803    audio_pwm_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.267     2.070 r  audio_pwm_OBUF_inst/O
                         net (fo=0)                   0.000     2.070    audio_pwm
    A11                                                               r  audio_pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/jp_inst/jp_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_latch1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.424ns (50.127%)  route 1.417ns (49.873%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    rp2a03_blk/jp_inst/clk_25
    SLICE_X31Y80         FDRE                                         r  rp2a03_blk/jp_inst/jp_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  rp2a03_blk/jp_inst/jp_latch_reg/Q
                         net (fo=2, routed)           0.169    -0.291    rp2a03_blk/jp_inst/jp_latch
    SLICE_X31Y80         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  rp2a03_blk/jp_inst/jp_latch1_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.248     1.002    jp_latch2_OBUF
    E17                  OBUF (Prop_obuf_I_O)         1.238     2.240 r  jp_latch1_OBUF_inst/O
                         net (fo=0)                   0.000     2.240    jp_latch1
    E17                                                               r  jp_latch1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debounce_i/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.460ns (46.297%)  route 1.694ns (53.703%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  button_debounce_i/rst_out_reg/Q
                         net (fo=627, routed)         1.106     0.669    button_debounce_i/AR[0]
    SLICE_X12Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.714 r  button_debounce_i/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.587     1.302    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.553 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.553    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/jp_inst/jp_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_latch2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.251ns  (logic 1.437ns (44.216%)  route 1.814ns (55.784%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.563    -0.601    rp2a03_blk/jp_inst/clk_25
    SLICE_X31Y80         FDRE                                         r  rp2a03_blk/jp_inst/jp_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  rp2a03_blk/jp_inst/jp_latch_reg/Q
                         net (fo=2, routed)           0.169    -0.291    rp2a03_blk/jp_inst/jp_latch
    SLICE_X31Y80         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  rp2a03_blk/jp_inst/jp_latch1_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.644     1.398    jp_latch2_OBUF
    F13                  OBUF (Prop_obuf_I_O)         1.251     2.650 r  jp_latch2_OBUF_inst/O
                         net (fo=0)                   0.000     2.650    jp_latch2
    F13                                                               r  jp_latch2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rp2a03_blk/cpu_inst/BAL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jp_clk1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.283ns  (logic 1.487ns (45.290%)  route 1.796ns (54.710%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.560    -0.604    rp2a03_blk/cpu_inst/clk_25
    SLICE_X43Y80         FDCE                                         r  rp2a03_blk/cpu_inst/BAL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  rp2a03_blk/cpu_inst/BAL_reg[1]/Q
                         net (fo=3, routed)           0.248    -0.215    rp2a03_blk/cpu_inst/BAL_reg_n_0_[1]
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_2/O
                         net (fo=18, routed)          0.576     0.406    rp2a03_blk/cpu_inst/BAL_reg[1]_2
    SLICE_X28Y85         LUT3 (Prop_lut3_I0_O)        0.045     0.451 r  rp2a03_blk/cpu_inst/jp_clk1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.972     1.423    jp_clk1_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     2.679 r  jp_clk1_OBUF_inst/O
                         net (fo=0)                   0.000     2.679    jp_clk1
    D18                                                               r  jp_clk1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_i/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_i/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    pll_i/inst/clk_100_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  pll_i/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    pll_i/inst/clkfbout_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  pll_i/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    pll_i/inst/clkfbout_buf_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  pll_i/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_i/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_i/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clkfbout_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    pll_i/inst/clkfbout_buf_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  pll_i/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_i/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_i/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    pll_i/inst/clk_100_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  pll_i/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    pll_i/inst/clkfbout_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  pll_i/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    pll_i/inst/clkfbout_buf_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  pll_i/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_i/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll_i/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clkfbout_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    pll_i/inst/clkfbout_buf_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  pll_i/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_pll

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            button_debounce_i/rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.631ns (32.576%)  route 3.376ns (67.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.376     4.883    button_debounce_i/rst_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.007 r  button_debounce_i/rst_s_i_1/O
                         net (fo=1, routed)           0.000     5.007    button_debounce_i/rst_in0__0
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    -1.511    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_s_reg/C

Slack:                    inf
  Source:                 jp_data2
                            (input port)
  Destination:            jp_data_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.682ns  (logic 1.460ns (39.647%)  route 2.222ns (60.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  jp_data2 (IN)
                         net (fo=0)                   0.000     0.000    jp_data2
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  jp_data2_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.682    jp_data2_IBUF
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.524    -1.496    clk_25
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[1]/C

Slack:                    inf
  Source:                 jp_data1
                            (input port)
  Destination:            jp_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.493ns (45.724%)  route 1.772ns (54.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  jp_data1 (IN)
                         net (fo=0)                   0.000     0.000    jp_data1
    E18                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  jp_data1_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.265    jp_data1_IBUF
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.524    -1.496    clk_25
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[0]/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 1.467ns (47.179%)  route 1.643ns (52.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.643     3.110    button_debounce_i/D[3]
    SLICE_X13Y78         FDRE                                         r  button_debounce_i/button_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.512    -1.508    button_debounce_i/clk_25
    SLICE_X13Y78         FDRE                                         r  button_debounce_i/button_s_reg[3]/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 1.486ns (51.657%)  route 1.390ns (48.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.390     2.876    button_debounce_i/D[0]
    SLICE_X9Y82          FDRE                                         r  button_debounce_i/button_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.516    -1.504    button_debounce_i/clk_25
    SLICE_X9Y82          FDRE                                         r  button_debounce_i/button_s_reg[0]/C

Slack:                    inf
  Source:                 button[1]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.863ns  (logic 1.480ns (51.686%)  route 1.383ns (48.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  button[1] (IN)
                         net (fo=0)                   0.000     0.000    button[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.383     2.863    button_debounce_i/D[1]
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    -1.511    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[1]/C

Slack:                    inf
  Source:                 button[2]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.836ns  (logic 1.488ns (52.473%)  route 1.348ns (47.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button[2] (IN)
                         net (fo=0)                   0.000     0.000    button[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.348     2.836    button_debounce_i/D[2]
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    -1.511    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button[2]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.256ns (30.497%)  route 0.583ns (69.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button[2] (IN)
                         net (fo=0)                   0.000     0.000    button[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.583     0.838    button_debounce_i/D[2]
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[2]/C

Slack:                    inf
  Source:                 button[1]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.248ns (29.390%)  route 0.595ns (70.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  button[1] (IN)
                         net (fo=0)                   0.000     0.000    button[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.595     0.843    button_debounce_i/D[1]
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[1]/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.254ns (29.797%)  route 0.597ns (70.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.597     0.851    button_debounce_i/D[0]
    SLICE_X9Y82          FDRE                                         r  button_debounce_i/button_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    button_debounce_i/clk_25
    SLICE_X9Y82          FDRE                                         r  button_debounce_i/button_s_reg[0]/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.235ns (25.887%)  route 0.674ns (74.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.674     0.909    button_debounce_i/D[3]
    SLICE_X13Y78         FDRE                                         r  button_debounce_i/button_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.834    -0.839    button_debounce_i/clk_25
    SLICE_X13Y78         FDRE                                         r  button_debounce_i/button_s_reg[3]/C

Slack:                    inf
  Source:                 jp_data1
                            (input port)
  Destination:            jp_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.261ns (25.741%)  route 0.752ns (74.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  jp_data1 (IN)
                         net (fo=0)                   0.000     0.000    jp_data1
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  jp_data1_IBUF_inst/O
                         net (fo=1, routed)           0.752     1.013    jp_data1_IBUF
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.846    -0.827    clk_25
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[0]/C

Slack:                    inf
  Source:                 jp_data2
                            (input port)
  Destination:            jp_data_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.228ns (19.250%)  route 0.956ns (80.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  jp_data2 (IN)
                         net (fo=0)                   0.000     0.000    jp_data2
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  jp_data2_IBUF_inst/O
                         net (fo=1, routed)           0.956     1.184    jp_data2_IBUF
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.846    -0.827    clk_25
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            button_debounce_i/rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.320ns (17.960%)  route 1.460ns (82.040%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.734    button_debounce_i/rst_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.779 r  button_debounce_i/rst_s_i_1/O
                         net (fo=1, routed)           0.000     1.779    button_debounce_i/rst_in0__0
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_s_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_pll_1

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            button_debounce_i/rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.631ns (32.576%)  route 3.376ns (67.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.376     4.883    button_debounce_i/rst_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.007 r  button_debounce_i/rst_s_i_1/O
                         net (fo=1, routed)           0.000     5.007    button_debounce_i/rst_in0__0
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    -1.511    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_s_reg/C

Slack:                    inf
  Source:                 jp_data2
                            (input port)
  Destination:            jp_data_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.682ns  (logic 1.460ns (39.647%)  route 2.222ns (60.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  jp_data2 (IN)
                         net (fo=0)                   0.000     0.000    jp_data2
    G16                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  jp_data2_IBUF_inst/O
                         net (fo=1, routed)           2.222     3.682    jp_data2_IBUF
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.524    -1.496    clk_25
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[1]/C

Slack:                    inf
  Source:                 jp_data1
                            (input port)
  Destination:            jp_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.493ns (45.724%)  route 1.772ns (54.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  jp_data1 (IN)
                         net (fo=0)                   0.000     0.000    jp_data1
    E18                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  jp_data1_IBUF_inst/O
                         net (fo=1, routed)           1.772     3.265    jp_data1_IBUF
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.524    -1.496    clk_25
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[0]/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.110ns  (logic 1.467ns (47.179%)  route 1.643ns (52.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.643     3.110    button_debounce_i/D[3]
    SLICE_X13Y78         FDRE                                         r  button_debounce_i/button_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.512    -1.508    button_debounce_i/clk_25
    SLICE_X13Y78         FDRE                                         r  button_debounce_i/button_s_reg[3]/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 1.486ns (51.657%)  route 1.390ns (48.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.390     2.876    button_debounce_i/D[0]
    SLICE_X9Y82          FDRE                                         r  button_debounce_i/button_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.516    -1.504    button_debounce_i/clk_25
    SLICE_X9Y82          FDRE                                         r  button_debounce_i/button_s_reg[0]/C

Slack:                    inf
  Source:                 button[1]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.863ns  (logic 1.480ns (51.686%)  route 1.383ns (48.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  button[1] (IN)
                         net (fo=0)                   0.000     0.000    button[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.383     2.863    button_debounce_i/D[1]
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    -1.511    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[1]/C

Slack:                    inf
  Source:                 button[2]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.836ns  (logic 1.488ns (52.473%)  route 1.348ns (47.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button[2] (IN)
                         net (fo=0)                   0.000     0.000    button[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.348     2.836    button_debounce_i/D[2]
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        1.509    -1.511    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button[2]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.256ns (30.497%)  route 0.583ns (69.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button[2] (IN)
                         net (fo=0)                   0.000     0.000    button[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.583     0.838    button_debounce_i/D[2]
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[2]/C

Slack:                    inf
  Source:                 button[1]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.248ns (29.390%)  route 0.595ns (70.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  button[1] (IN)
                         net (fo=0)                   0.000     0.000    button[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.595     0.843    button_debounce_i/D[1]
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/button_s_reg[1]/C

Slack:                    inf
  Source:                 button[0]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.254ns (29.797%)  route 0.597ns (70.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  button[0] (IN)
                         net (fo=0)                   0.000     0.000    button[0]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.597     0.851    button_debounce_i/D[0]
    SLICE_X9Y82          FDRE                                         r  button_debounce_i/button_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.838    -0.835    button_debounce_i/clk_25
    SLICE_X9Y82          FDRE                                         r  button_debounce_i/button_s_reg[0]/C

Slack:                    inf
  Source:                 button[3]
                            (input port)
  Destination:            button_debounce_i/button_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.235ns (25.887%)  route 0.674ns (74.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  button[3] (IN)
                         net (fo=0)                   0.000     0.000    button[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.674     0.909    button_debounce_i/D[3]
    SLICE_X13Y78         FDRE                                         r  button_debounce_i/button_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.834    -0.839    button_debounce_i/clk_25
    SLICE_X13Y78         FDRE                                         r  button_debounce_i/button_s_reg[3]/C

Slack:                    inf
  Source:                 jp_data1
                            (input port)
  Destination:            jp_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.261ns (25.741%)  route 0.752ns (74.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  jp_data1 (IN)
                         net (fo=0)                   0.000     0.000    jp_data1
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  jp_data1_IBUF_inst/O
                         net (fo=1, routed)           0.752     1.013    jp_data1_IBUF
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.846    -0.827    clk_25
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[0]/C

Slack:                    inf
  Source:                 jp_data2
                            (input port)
  Destination:            jp_data_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.228ns (19.250%)  route 0.956ns (80.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  jp_data2 (IN)
                         net (fo=0)                   0.000     0.000    jp_data2
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  jp_data2_IBUF_inst/O
                         net (fo=1, routed)           0.956     1.184    jp_data2_IBUF
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.846    -0.827    clk_25
    SLICE_X14Y93         FDCE                                         r  jp_data_s_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            button_debounce_i/rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_pll_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.320ns (17.960%)  route 1.460ns (82.040%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.460     1.734    button_debounce_i/rst_n_IBUF
    SLICE_X12Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.779 r  button_debounce_i/rst_s_i_1/O
                         net (fo=1, routed)           0.000     1.779    button_debounce_i/rst_in0__0
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_i/inst/clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll_i/inst/clk_100_pll
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll_i/inst/clk_25_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll_i/inst/clkout1_buf/O
                         net (fo=1324, routed)        0.831    -0.842    button_debounce_i/clk_25
    SLICE_X12Y76         FDRE                                         r  button_debounce_i/rst_s_reg/C





