Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 40ff3bf2044b40929a5bff81b5d61052 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_TestBench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lab3_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "lab3_TestBench_time_impl.sdf", for root module "lab3_TestBench/ModuleUnderTest".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "lab3_TestBench_time_impl.sdf", for root module "lab3_TestBench/ModuleUnderTest".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.IBUFDS
Compiling module xil_defaultlib.lab3_example
Compiling module xil_defaultlib.lab3_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_TestBench_time_impl
