Important issues remaining on this core
- [x] Reading doesn't shift into correct bits (off by one) (done)
- [x] To fabric FIFO transfer does not finnish due to possible reset (done)
- [ ] Asserts in testbench (not done)
- [ ] inout doesn't work in test bench (not done)
- [x] correct bitlengths for transaction length and bitcounters (done)
- [x] remove dual clock approach and replace with simple single clock (done)
- [x] make a separate module for the verilator tests (done)
- [ ] check all the reset conditions (not done)