{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757264495139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757264495139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  7 13:01:35 2025 " "Processing started: Sun Sep  7 13:01:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757264495139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264495139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel_test4 -c toplevel_test4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel_test4 -c toplevel_test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264495140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757264496212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757264496212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/eth1_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/eth1_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eth1_config " "Found entity 1: eth1_config" {  } { { "../eth1_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth1_config.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/clk_div2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/clk_div2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div2 " "Found entity 1: clk_div2" {  } { { "../clk_div2.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/memory_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/memory_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_source " "Found entity 1: memory_source" {  } { { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507124 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master_source.sv(28) " "Verilog HDL Module Instantiation warning at master_source.sv(28): ignored dangling comma in List of Port Connections" {  } { { "../master_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/master_source.sv" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1757264507130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/master_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/master_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_source " "Found entity 1: master_source" {  } { { "../master_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/master_source.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/master_sink.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/master_sink.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_sink " "Found entity 1: master_sink" {  } { { "../master_sink.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/master_sink.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/eth0_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/eth0_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eth0_config " "Found entity 1: eth0_config" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/testbenches/toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/testbenches/toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_tb " "Found entity 1: toplevel_tb" {  } { { "../testbenches/toplevel_tb.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/clk_div1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/clk_div1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div1 " "Found entity 1: clk_div1" {  } { { "../clk_div1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/toplevel_test4.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/toplevel_test4.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_test4 " "Found entity 1: toplevel_test4" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip_folder/ram_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip_folder/ram_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_v2 " "Found entity 1: ram_v2" {  } { { "ram_ip_folder/ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_ip_folder " "Found entity 1: ethernet_ip_folder" {  } { { "ethernet_ip_folder.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/ethernet_ip_folder_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/ethernet_ip_folder_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_ip_folder_0002 " "Found entity 1: ethernet_ip_folder_0002" {  } { { "ethernet_ip_folder/ethernet_ip_folder_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/ethernet_ip_folder_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264507167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264507167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "ethernet_ip_folder/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "ethernet_ip_folder/altera_tse_clk_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "ethernet_ip_folder/altera_tse_crc328checker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "ethernet_ip_folder/altera_tse_crc328generator.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "ethernet_ip_folder/altera_tse_crc32ctl8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "ethernet_ip_folder/altera_tse_crc32galois8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "ethernet_ip_folder/altera_tse_gmii_io.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "ethernet_ip_folder/altera_tse_lb_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "ethernet_ip_folder/altera_tse_lb_wrt_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264508987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264508987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "ethernet_ip_folder/altera_tse_hashing.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "ethernet_ip_folder/altera_tse_host_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "ethernet_ip_folder/altera_tse_host_control_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "ethernet_ip_folder/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "ethernet_ip_folder/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "ethernet_ip_folder/altera_tse_register_map_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "ethernet_ip_folder/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "ethernet_ip_folder/altera_tse_shared_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "ethernet_ip_folder/altera_tse_shared_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "ethernet_ip_folder/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "ethernet_ip_folder/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "ethernet_ip_folder/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "ethernet_ip_folder/altera_tse_altshifttaps.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264509957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264509957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "ethernet_ip_folder/altera_tse_fifoless_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "ethernet_ip_folder/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "ethernet_ip_folder/altera_tse_fifoless_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "ethernet_ip_folder/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "ethernet_ip_folder/altera_tse_magic_detection.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "ethernet_ip_folder/altera_tse_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "ethernet_ip_folder/altera_tse_mdio_clk_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "ethernet_ip_folder/altera_tse_mdio_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "ethernet_ip_folder/altera_tse_top_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "ethernet_ip_folder/altera_tse_mii_rx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "ethernet_ip_folder/altera_tse_mii_tx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "ethernet_ip_folder/altera_tse_pipeline_base.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264510966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264510966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "ethernet_ip_folder/altera_tse_pipeline_stage.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "ethernet_ip_folder/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "ethernet_ip_folder/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "ethernet_ip_folder/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "ethernet_ip_folder/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "ethernet_ip_folder/altera_tse_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "ethernet_ip_folder/altera_tse_rgmii_in1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "ethernet_ip_folder/altera_tse_rgmii_in4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "ethernet_ip_folder/altera_tse_nf_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "ethernet_ip_folder/altera_tse_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "ethernet_ip_folder/altera_tse_rgmii_out1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "ethernet_ip_folder/altera_tse_rgmii_out4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "ethernet_ip_folder/altera_tse_rx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "ethernet_ip_folder/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "ethernet_ip_folder/altera_tse_rx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "ethernet_ip_folder/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "ethernet_ip_folder/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "ethernet_ip_folder/altera_tse_rx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "ethernet_ip_folder/altera_tse_rx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "ethernet_ip_folder/altera_tse_timing_adapter32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "ethernet_ip_folder/altera_tse_timing_adapter8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "ethernet_ip_folder/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264511955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264511955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "ethernet_ip_folder/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "ethernet_ip_folder/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "ethernet_ip_folder/altera_tse_top_fifoless_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "ethernet_ip_folder/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "ethernet_ip_folder/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "ethernet_ip_folder/altera_tse_top_wo_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "ethernet_ip_folder/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "ethernet_ip_folder/altera_tse_top_gen_host.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "ethernet_ip_folder/altera_tse_tx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "ethernet_ip_folder/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264512967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264512967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "ethernet_ip_folder/altera_tse_tx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "ethernet_ip_folder/altera_eth_tse_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "ethernet_ip_folder/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "ethernet_ip_folder/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "ethernet_ip_folder/altera_tse_false_path_marker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "ethernet_ip_folder/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "ethernet_ip_folder/altera_tse_clock_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "ethernet_ip_folder/altera_tse_gray_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "ethernet_ip_folder/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "ethernet_ip_folder/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "ethernet_ip_folder/altera_tse_bin_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "ethernet_ip_folder/altera_tse_ph_calculator.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "ethernet_ip_folder/altera_tse_sdpm_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513790 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513834 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513926 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513972 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264513972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264513972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514059 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514109 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514214 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514262 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514407 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514504 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514554 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514650 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514698 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "ethernet_ip_folder/altera_tse_ecc_status_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ethernet_ip_folder/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264514791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264514791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_hifreq memory_source.sv(17) " "Verilog HDL Implicit Net warning at memory_source.sv(17): created implicit net for \"clk_hifreq\"" {  } { { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264514791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_test4 " "Elaborating entity \"toplevel_test4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757264514973 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] toplevel_test4.v(14) " "Output port \"LEDG\[8\]\" at toplevel_test4.v(14) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 toplevel_test4.v(24) " "Output port \"HEX0\" at toplevel_test4.v(24) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 toplevel_test4.v(25) " "Output port \"HEX1\" at toplevel_test4.v(25) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 toplevel_test4.v(26) " "Output port \"HEX2\" at toplevel_test4.v(26) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 toplevel_test4.v(27) " "Output port \"HEX3\" at toplevel_test4.v(27) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 toplevel_test4.v(28) " "Output port \"HEX4\" at toplevel_test4.v(28) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 toplevel_test4.v(29) " "Output port \"HEX5\" at toplevel_test4.v(29) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 toplevel_test4.v(30) " "Output port \"HEX6\" at toplevel_test4.v(30) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 toplevel_test4.v(31) " "Output port \"HEX7\" at toplevel_test4.v(31) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA toplevel_test4.v(78) " "Output port \"ENET1_TX_DATA\" at toplevel_test4.v(78) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON toplevel_test4.v(34) " "Output port \"LCD_BLON\" at toplevel_test4.v(34) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN toplevel_test4.v(36) " "Output port \"LCD_EN\" at toplevel_test4.v(36) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON toplevel_test4.v(37) " "Output port \"LCD_ON\" at toplevel_test4.v(37) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS toplevel_test4.v(38) " "Output port \"LCD_RS\" at toplevel_test4.v(38) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW toplevel_test4.v(39) " "Output port \"LCD_RW\" at toplevel_test4.v(39) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK toplevel_test4.v(42) " "Output port \"ENET0_GTX_CLK\" at toplevel_test4.v(42) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC toplevel_test4.v(45) " "Output port \"ENET0_MDC\" at toplevel_test4.v(45) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N toplevel_test4.v(47) " "Output port \"ENET0_RST_N\" at toplevel_test4.v(47) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK toplevel_test4.v(63) " "Output port \"ENET1_GTX_CLK\" at toplevel_test4.v(63) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC toplevel_test4.v(66) " "Output port \"ENET1_MDC\" at toplevel_test4.v(66) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N toplevel_test4.v(68) " "Output port \"ENET1_RST_N\" at toplevel_test4.v(68) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN toplevel_test4.v(79) " "Output port \"ENET1_TX_EN\" at toplevel_test4.v(79) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER toplevel_test4.v(81) " "Output port \"ENET1_TX_ER\" at toplevel_test4.v(81) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264514974 "|toplevel_test4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_source master_source:source " "Elaborating entity \"master_source\" for hierarchy \"master_source:source\"" {  } { { "../toplevel_test4.v" "source" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264514978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_source master_source:source\|memory_source:mem " "Elaborating entity \"memory_source\" for hierarchy \"master_source:source\|memory_source:mem\"" {  } { { "../master_source.sv" "mem" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/master_source.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264514983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory_source.sv(28) " "Verilog HDL assignment warning at memory_source.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "../memory_source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757264514983 "|toplevel_test4|master_source:source|memory_source:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_v2 master_source:source\|memory_source:mem\|ram_v2:ram " "Elaborating entity \"ram_v2\" for hierarchy \"master_source:source\|memory_source:mem\|ram_v2:ram\"" {  } { { "../memory_source.sv" "ram" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264514994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_ip_folder/ram_v2.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264515073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_ip_folder/ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264515081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../test1.mif " "Parameter \"init_file\" = \"../test1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=6767 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=6767\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515081 ""}  } { { "ram_ip_folder/ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757264515081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55k1 " "Found entity 1: altsyncram_55k1" {  } { { "db/altsyncram_55k1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264515125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264515125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55k1 master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated " "Elaborating entity \"altsyncram_55k1\" for hierarchy \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264515126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9la2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9la2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9la2 " "Found entity 1: altsyncram_9la2" {  } { { "db/altsyncram_9la2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_9la2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757264515165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264515165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9la2 master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|altsyncram_9la2:altsyncram1 " "Elaborating entity \"altsyncram_9la2\" for hierarchy \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|altsyncram_9la2:altsyncram1\"" {  } { { "db/altsyncram_55k1.tdf" "altsyncram1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264515166 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "240 256 0 1 1 " "240 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "16 255 " "Addresses ranging from 16 to 255 are not initialized" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1757264515175 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1757264515175 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 256 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif " "Memory depth (1024) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ram_ip_folder/ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1757264515175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_55k1.tdf" "mgl_prim2" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264515884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_55k1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264515895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 909588023 " "Parameter \"NODE_NAME\" = \"909588023\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757264515896 ""}  } { { "db/altsyncram_55k1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757264515896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264515971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264516050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"master_source:source\|memory_source:mem\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264516121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div2 master_source:source\|clk_div2:half_second " "Elaborating entity \"clk_div2\" for hierarchy \"master_source:source\|clk_div2:half_second\"" {  } { { "../master_source.sv" "half_second" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/master_source.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264516145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div2.sv(30) " "Verilog HDL assignment warning at clk_div2.sv(30): truncated value with size 32 to match size of target (25)" {  } { { "../clk_div2.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div2.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757264516145 "|toplevel_test4|master_source:source|clk_div2:half_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div2.sv(32) " "Verilog HDL assignment warning at clk_div2.sv(32): truncated value with size 32 to match size of target (25)" {  } { { "../clk_div2.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div2.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757264516145 "|toplevel_test4|master_source:source|clk_div2:half_second"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth0_config master_source:source\|eth0_config:ise0 " "Elaborating entity \"eth0_config\" for hierarchy \"master_source:source\|eth0_config:ise0\"" {  } { { "../master_source.sv" "ise0" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/master_source.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264516154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maclower eth0_config.sv(36) " "Verilog HDL or VHDL warning at eth0_config.sv(36): object \"maclower\" assigned a value but never read" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757264516154 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_upper eth0_config.sv(37) " "Verilog HDL or VHDL warning at eth0_config.sv(37): object \"mac_upper\" assigned a value but never read" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757264516154 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "eth0_config.sv(64) " "SystemVerilog warning at eth0_config.sv(64): unique or priority keyword makes case statement complete" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 64 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1757264516155 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out eth0_config.sv(62) " "Verilog HDL Always Construct warning at eth0_config.sv(62): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757264516155 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "eth0_config.sv(62) " "SystemVerilog RTL Coding error at eth0_config.sv(62): always_comb construct does not infer purely combinational logic." {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1757264516155 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg_addr eth0_config.sv(11) " "Output port \"reg_addr\" at eth0_config.sv(11) has no driver" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wren eth0_config.sv(14) " "Output port \"wren\" at eth0_config.sv(14) has no driver" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] eth0_config.sv(62) " "Inferred latch for \"data_out\[0\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] eth0_config.sv(62) " "Inferred latch for \"data_out\[1\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] eth0_config.sv(62) " "Inferred latch for \"data_out\[2\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] eth0_config.sv(62) " "Inferred latch for \"data_out\[3\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] eth0_config.sv(62) " "Inferred latch for \"data_out\[4\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] eth0_config.sv(62) " "Inferred latch for \"data_out\[5\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] eth0_config.sv(62) " "Inferred latch for \"data_out\[6\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] eth0_config.sv(62) " "Inferred latch for \"data_out\[7\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] eth0_config.sv(62) " "Inferred latch for \"data_out\[8\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] eth0_config.sv(62) " "Inferred latch for \"data_out\[9\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] eth0_config.sv(62) " "Inferred latch for \"data_out\[10\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] eth0_config.sv(62) " "Inferred latch for \"data_out\[11\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] eth0_config.sv(62) " "Inferred latch for \"data_out\[12\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] eth0_config.sv(62) " "Inferred latch for \"data_out\[13\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] eth0_config.sv(62) " "Inferred latch for \"data_out\[14\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516156 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] eth0_config.sv(62) " "Inferred latch for \"data_out\[15\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] eth0_config.sv(62) " "Inferred latch for \"data_out\[16\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] eth0_config.sv(62) " "Inferred latch for \"data_out\[17\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] eth0_config.sv(62) " "Inferred latch for \"data_out\[18\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] eth0_config.sv(62) " "Inferred latch for \"data_out\[19\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] eth0_config.sv(62) " "Inferred latch for \"data_out\[20\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] eth0_config.sv(62) " "Inferred latch for \"data_out\[21\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] eth0_config.sv(62) " "Inferred latch for \"data_out\[22\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] eth0_config.sv(62) " "Inferred latch for \"data_out\[23\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] eth0_config.sv(62) " "Inferred latch for \"data_out\[24\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] eth0_config.sv(62) " "Inferred latch for \"data_out\[25\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] eth0_config.sv(62) " "Inferred latch for \"data_out\[26\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] eth0_config.sv(62) " "Inferred latch for \"data_out\[27\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] eth0_config.sv(62) " "Inferred latch for \"data_out\[28\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] eth0_config.sv(62) " "Inferred latch for \"data_out\[29\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] eth0_config.sv(62) " "Inferred latch for \"data_out\[30\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] eth0_config.sv(62) " "Inferred latch for \"data_out\[31\]\" at eth0_config.sv(62)" {  } { { "../eth0_config.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/eth0_config.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516157 "|toplevel_test4|master_source:source|eth0_config:ise0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "master_source:source\|eth0_config:ise0 " "Can't elaborate user hierarchy \"master_source:source\|eth0_config:ise0\"" {  } { { "../master_source.sv" "ise0" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/master_source.sv" 44 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757264516158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757264516536 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep  7 13:01:56 2025 " "Processing ended: Sun Sep  7 13:01:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757264516536 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757264516536 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757264516536 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757264516536 ""}
