<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>verilog编程规范 | 行路难</title><meta name="keywords" content="verilog"><meta name="author" content="YZK"><meta name="copyright" content="YZK"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="verilog编程规范">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog编程规范">
<meta property="og:url" content="https://yzk1998.github.io/2022/02/14/standardVerilog/index.html">
<meta property="og:site_name" content="行路难">
<meta property="og:description" content="verilog编程规范">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://yzk1998.github.io/img/defaultTop.jpg">
<meta property="article:published_time" content="2022-02-14T14:20:44.000Z">
<meta property="article:modified_time" content="2022-02-15T14:20:25.628Z">
<meta property="article:author" content="YZK">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://yzk1998.github.io/img/defaultTop.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://yzk1998.github.io/2022/02/14/standardVerilog/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"search.xml","languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":100},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: true
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":200,"languages":{"author":"作者: YZK","link":"链接: ","source":"来源: 行路难","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog编程规范',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-02-15 22:20:25'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.0.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/./img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data is-center"><div class="data-item"><a href="/archives/"><div class="headline">文章</div><div class="length-num">7</div></a></div><div class="data-item"><a href="/tags/"><div class="headline">标签</div><div class="length-num">3</div></a></div><div class="data-item"><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 链接</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/./img/defaultTop.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">行路难</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 链接</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">verilog编程规范</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-02-14T14:20:44.000Z" title="发表于 2022-02-14 22:20:44">2022-02-14</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-02-15T14:20:25.628Z" title="更新于 2022-02-15 22:20:25">2022-02-15</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="verilog编程规范"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="verilog编程规范"><a href="#verilog编程规范" class="headerlink" title="verilog编程规范"></a>verilog编程规范</h1><h2 id="工程组织形式"><a href="#工程组织形式" class="headerlink" title="工程组织形式"></a>工程组织形式</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">XX工程</span><br><span class="line">    |--doc  一般存放工程相关的文档，包括该项目用到的datasheet（数据手册）、设计方案等</span><br><span class="line">    |--par  主要存放工程文件</span><br><span class="line">    |--rtl  主要存放工程的rtl代码，这是工程的核心，文件名与module名称应当一致</span><br><span class="line">    |--sim  主要存放工程的仿真代码</span><br></pre></td></tr></table></figure>

<h2 id="输入输出定义"><a href="#输入输出定义" class="headerlink" title="输入输出定义"></a>输入输出定义</h2><ol>
<li>一行只定义一个信号</li>
<li>信号全部对齐</li>
<li>同一组的信号放在一起<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> led( </span><br><span class="line">    <span class="keyword">input</span>               sys_clk  ,  <span class="comment">//系统时钟 </span></span><br><span class="line">    <span class="keyword">input</span>               sys_rst_n,  <span class="comment">//系统复位，低电平有效 </span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>]  led         <span class="comment">//4位LED灯 </span></span><br><span class="line">    ); </span><br></pre></td></tr></table></figure></li>
</ol>
<h2 id="parameter定义"><a href="#parameter定义" class="headerlink" title="parameter定义"></a>parameter定义</h2><ol>
<li>将parameter定义放在紧跟着module的输入输出定义之后</li>
<li>命名全部使用大写</li>
</ol>
<h2 id="wire-reg定义"><a href="#wire-reg定义" class="headerlink" title="wire/reg定义"></a>wire/reg定义</h2><ol>
<li>将reg与wire的定义放在紧跟着parameter之后</li>
<li>建议具有相同功能的信号集中放在一起</li>
<li>信号需要对齐</li>
<li>信号需要对齐</li>
<li>一行只定义一个信号</li>
</ol>
<h2 id="信号命名"><a href="#信号命名" class="headerlink" title="信号命名"></a>信号命名</h2><ol>
<li>内部信号全部使用小写</li>
<li>模块名字使用小写</li>
<li>低电平有效的信号，使用_n作为信号后缀</li>
<li>异步信号，使用_a作为信号后缀</li>
<li>纯延迟打拍信号使用_dly作为后缀</li>
</ol>
<h2 id="always块描述方式"><a href="#always块描述方式" class="headerlink" title="always块描述方式"></a>always块描述方式</h2><ol>
<li>一个always需要配一个<code>begin</code>和<code>end</code>，<code>beign</code>建议和<code>always</code>放在同一行</li>
<li>时钟复位触发描述使用<code>posedge sys_clk</code>和<code>negedge sys_rst_n</code></li>
<li>一个always块只包含一个时钟和复位</li>
<li>时序逻辑使用非阻塞赋值</li>
</ol>
<h2 id="assign块"><a href="#assign块" class="headerlink" title="assign块"></a>assign块</h2><ol>
<li>assign的逻辑不能太复杂，否则易读性不好</li>
<li>组合逻辑使用阻塞赋值</li>
</ol>
<h2 id="模块例化"><a href="#模块例化" class="headerlink" title="模块例化"></a>模块例化</h2><ol>
<li>moudle模块例化使用u_xx表示</li>
</ol>
<h2 id="其他"><a href="#其他" class="headerlink" title="其他"></a>其他</h2><ol>
<li>不使用repeat等循环语句</li>
<li>RTL级别代码里面不使用initial语句，仿真代码除外</li>
<li>避免产生Latch锁存器，比如组合逻辑里面的if不带else分支、case缺少default语句</li>
<li>避免使用太复杂和少见的语法，可能造成语法综合器优化力度较低</li>
</ol>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:undefined">YZK</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://yzk1998.github.io/2022/02/14/standardVerilog/">https://yzk1998.github.io/2022/02/14/standardVerilog/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://yzk1998.github.io" target="_blank">行路难</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post_share"><div class="social-share" data-image="/./img/defaultTop.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2022/02/13/DeeperVerilog-md/"><img class="next-cover" src="/./img/defaultTop.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">verilog语法二---进阶篇</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/02/13/DeeperVerilog-md/" title="verilog语法二---进阶篇"><img class="cover" src="/./img/defaultTop.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-13</div><div class="title">verilog语法二---进阶篇</div></div></a></div><div><a href="/2022/02/12/LearnVerilog-md/" title="Verilog 语法复习笔记（一）"><img class="cover" src="/./img/defaultTop.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-12</div><div class="title">Verilog 语法复习笔记（一）</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/./img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">YZK</div><div class="author-info__description">YZK</div></div><div class="card-info-data is-center"><div class="card-info-data-item"><a href="/archives/"><div class="headline">文章</div><div class="length-num">7</div></a></div><div class="card-info-data-item"><a href="/tags/"><div class="headline">标签</div><div class="length-num">3</div></a></div><div class="card-info-data-item"><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/yzk1998"><i class="fab fa-github"></i><span>Github</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/yzk1998" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="https://space.bilibili.com/165458513?spm_id_from=333.1007.0.0" target="_blank" title="Bilibili"><i class="fab fa-accessible-icon"></i></a><a class="social-icon" href="mailto:1104913753@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn card-announcement-animation"></i><span>公告</span></div><div class="announcement_content">加油!进步!</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#verilog%E7%BC%96%E7%A8%8B%E8%A7%84%E8%8C%83"><span class="toc-text">verilog编程规范</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B7%A5%E7%A8%8B%E7%BB%84%E7%BB%87%E5%BD%A2%E5%BC%8F"><span class="toc-text">工程组织形式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BE%93%E5%85%A5%E8%BE%93%E5%87%BA%E5%AE%9A%E4%B9%89"><span class="toc-text">输入输出定义</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#parameter%E5%AE%9A%E4%B9%89"><span class="toc-text">parameter定义</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#wire-reg%E5%AE%9A%E4%B9%89"><span class="toc-text">wire&#x2F;reg定义</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E5%91%BD%E5%90%8D"><span class="toc-text">信号命名</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#always%E5%9D%97%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F"><span class="toc-text">always块描述方式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#assign%E5%9D%97"><span class="toc-text">assign块</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E4%BE%8B%E5%8C%96"><span class="toc-text">模块例化</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%B6%E4%BB%96"><span class="toc-text">其他</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/02/14/standardVerilog/" title="verilog编程规范"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog编程规范"/></a><div class="content"><a class="title" href="/2022/02/14/standardVerilog/" title="verilog编程规范">verilog编程规范</a><time datetime="2022-02-14T14:20:44.000Z" title="发表于 2022-02-14 22:20:44">2022-02-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/13/DeeperVerilog-md/" title="verilog语法二---进阶篇"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog语法二---进阶篇"/></a><div class="content"><a class="title" href="/2022/02/13/DeeperVerilog-md/" title="verilog语法二---进阶篇">verilog语法二---进阶篇</a><time datetime="2022-02-13T15:09:44.000Z" title="发表于 2022-02-13 23:09:44">2022-02-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/12/LearnVerilog-md/" title="Verilog 语法复习笔记（一）"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Verilog 语法复习笔记（一）"/></a><div class="content"><a class="title" href="/2022/02/12/LearnVerilog-md/" title="Verilog 语法复习笔记（一）">Verilog 语法复习笔记（一）</a><time datetime="2022-02-12T04:40:44.000Z" title="发表于 2022-02-12 12:40:44">2022-02-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/03/ano-2/" title="匿名飞控源码解析(二)---Ano_FcData数据处理"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="匿名飞控源码解析(二)---Ano_FcData数据处理"/></a><div class="content"><a class="title" href="/2022/02/03/ano-2/" title="匿名飞控源码解析(二)---Ano_FcData数据处理">匿名飞控源码解析(二)---Ano_FcData数据处理</a><time datetime="2022-02-03T13:40:44.000Z" title="发表于 2022-02-03 21:40:44">2022-02-03</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/03/ano/" title="匿名飞控源码解析(一)---主程序"><img src="/./img/defaultTop.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="匿名飞控源码解析(一)---主程序"/></a><div class="content"><a class="title" href="/2022/02/03/ano/" title="匿名飞控源码解析(一)---主程序">匿名飞控源码解析(一)---主程序</a><time datetime="2022-02-03T13:40:44.000Z" title="发表于 2022-02-03 21:40:44">2022-02-03</time></div></div></div></div></div></div></main><footer id="footer" style="background: #000000"><div id="footer-wrap"><div class="copyright">&copy;2022 By YZK</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">本地搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.js"></script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>