<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_and3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="my_and3.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="my_and3.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="my_and3.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="my_and3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="my_and3.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="my_and3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_and3.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="my_and3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="my_and3.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="my_and3.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="my_and3.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="my_and3.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="my_and3.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_and3.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="my_and3.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="my_and3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="my_and3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="my_and3.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="my_and3.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="my_and3.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="my_and3.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="my_and3.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="my_and3.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="my_and3_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_and3_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_and3_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_and3_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="my_and3_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_and3_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_and3_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="my_and3_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="my_and3_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_and3_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_and3_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="my_and3_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_and3_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_and3_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="my_and3_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="my_and3_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_and3_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1600524833" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746803" xil_pn:start_ts="1600524833">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524722" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1600524722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524722" xil_pn:in_ck="8696875661591820659" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1600524722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_and3.v"/>
      <outfile xil_pn:name="my_and3_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1600524722" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7782215817616033111" xil_pn:start_ts="1600524722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524722" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6961611328937431823" xil_pn:start_ts="1600524722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524722" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5760091232240422122" xil_pn:start_ts="1600524722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524722" xil_pn:in_ck="8696875661591820659" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1600524722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="my_and3.v"/>
      <outfile xil_pn:name="my_and3_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1600524724" xil_pn:in_ck="8696875661591820659" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7146831091019908042" xil_pn:start_ts="1600524722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="my_and3_tb_beh.prj"/>
      <outfile xil_pn:name="my_and3_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1600524724" xil_pn:in_ck="-2052097491933617265" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3616253834024924787" xil_pn:start_ts="1600524724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="my_and3_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1600524610" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1600524610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524610" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5130026854037582022" xil_pn:start_ts="1600524610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524610" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5760091232240422122" xil_pn:start_ts="1600524610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524610" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1600524610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524610" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6060603323276436354" xil_pn:start_ts="1600524610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524610" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1600524610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524610" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5021480845070163040" xil_pn:start_ts="1600524610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600524615" xil_pn:in_ck="158581990680847" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-34321585429273866" xil_pn:start_ts="1600524610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="my_and3.lso"/>
      <outfile xil_pn:name="my_and3.ngc"/>
      <outfile xil_pn:name="my_and3.ngr"/>
      <outfile xil_pn:name="my_and3.prj"/>
      <outfile xil_pn:name="my_and3.stx"/>
      <outfile xil_pn:name="my_and3.syr"/>
      <outfile xil_pn:name="my_and3.xst"/>
      <outfile xil_pn:name="my_and3_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1600524840" xil_pn:in_ck="172695787851444663" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981275566796077" xil_pn:start_ts="1600524840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600525025" xil_pn:in_ck="1598032949056273800" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5273693180762206068" xil_pn:start_ts="1600525021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="my_and3.bld"/>
      <outfile xil_pn:name="my_and3.ngd"/>
      <outfile xil_pn:name="my_and3_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1600525028" xil_pn:in_ck="1648575055570000617" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1600525025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="my_and3.pcf"/>
      <outfile xil_pn:name="my_and3_map.map"/>
      <outfile xil_pn:name="my_and3_map.mrp"/>
      <outfile xil_pn:name="my_and3_map.ncd"/>
      <outfile xil_pn:name="my_and3_map.ngm"/>
      <outfile xil_pn:name="my_and3_map.xrpt"/>
      <outfile xil_pn:name="my_and3_summary.xml"/>
      <outfile xil_pn:name="my_and3_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1600525033" xil_pn:in_ck="-7243643854800129694" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1600525028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="my_and3.ncd"/>
      <outfile xil_pn:name="my_and3.pad"/>
      <outfile xil_pn:name="my_and3.par"/>
      <outfile xil_pn:name="my_and3.ptwx"/>
      <outfile xil_pn:name="my_and3.unroutes"/>
      <outfile xil_pn:name="my_and3.xpi"/>
      <outfile xil_pn:name="my_and3_pad.csv"/>
      <outfile xil_pn:name="my_and3_pad.txt"/>
      <outfile xil_pn:name="my_and3_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1600525041" xil_pn:in_ck="172695787851437038" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1600525035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="my_and3.bgn"/>
      <outfile xil_pn:name="my_and3.bit"/>
      <outfile xil_pn:name="my_and3.drc"/>
      <outfile xil_pn:name="my_and3.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1600525033" xil_pn:in_ck="-5022983004241939227" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1600525031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="my_and3.twr"/>
      <outfile xil_pn:name="my_and3.twx"/>
    </transform>
  </transforms>

</generated_project>
