
Part3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001490  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001d8  00802000  00001490  00001504  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  000016dc  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0000170c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000001a0  00000000  00000000  00001750  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000a359  00000000  00000000  000018f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000041d7  00000000  00000000  0000bc49  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003ecd  00000000  00000000  0000fe20  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000404  00000000  00000000  00013cf0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0002efa3  00000000  00000000  000140f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000026d3  00000000  00000000  00043097  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  0004576a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000ab9b  00000000  00000000  00045972  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	38 c1       	rjmp	.+624    	; 0x272 <__ctors_end>
       2:	00 00       	nop
       4:	4f c1       	rjmp	.+670    	; 0x2a4 <__bad_interrupt>
       6:	00 00       	nop
       8:	4d c1       	rjmp	.+666    	; 0x2a4 <__bad_interrupt>
       a:	00 00       	nop
       c:	4b c1       	rjmp	.+662    	; 0x2a4 <__bad_interrupt>
       e:	00 00       	nop
      10:	49 c1       	rjmp	.+658    	; 0x2a4 <__bad_interrupt>
      12:	00 00       	nop
      14:	47 c1       	rjmp	.+654    	; 0x2a4 <__bad_interrupt>
      16:	00 00       	nop
      18:	45 c1       	rjmp	.+650    	; 0x2a4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	43 c1       	rjmp	.+646    	; 0x2a4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	41 c1       	rjmp	.+642    	; 0x2a4 <__bad_interrupt>
      22:	00 00       	nop
      24:	3f c1       	rjmp	.+638    	; 0x2a4 <__bad_interrupt>
      26:	00 00       	nop
      28:	3d c1       	rjmp	.+634    	; 0x2a4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	3b c1       	rjmp	.+630    	; 0x2a4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	39 c1       	rjmp	.+626    	; 0x2a4 <__bad_interrupt>
      32:	00 00       	nop
      34:	37 c1       	rjmp	.+622    	; 0x2a4 <__bad_interrupt>
      36:	00 00       	nop
      38:	35 c1       	rjmp	.+618    	; 0x2a4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	33 c1       	rjmp	.+614    	; 0x2a4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	31 c1       	rjmp	.+610    	; 0x2a4 <__bad_interrupt>
      42:	00 00       	nop
      44:	2f c1       	rjmp	.+606    	; 0x2a4 <__bad_interrupt>
      46:	00 00       	nop
      48:	2d c1       	rjmp	.+602    	; 0x2a4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	2b c1       	rjmp	.+598    	; 0x2a4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	29 c1       	rjmp	.+594    	; 0x2a4 <__bad_interrupt>
      52:	00 00       	nop
      54:	27 c1       	rjmp	.+590    	; 0x2a4 <__bad_interrupt>
      56:	00 00       	nop
      58:	25 c1       	rjmp	.+586    	; 0x2a4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	23 c1       	rjmp	.+582    	; 0x2a4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	21 c1       	rjmp	.+578    	; 0x2a4 <__bad_interrupt>
      62:	00 00       	nop
      64:	1f c1       	rjmp	.+574    	; 0x2a4 <__bad_interrupt>
      66:	00 00       	nop
      68:	1d c1       	rjmp	.+570    	; 0x2a4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	1b c1       	rjmp	.+566    	; 0x2a4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	19 c1       	rjmp	.+562    	; 0x2a4 <__bad_interrupt>
      72:	00 00       	nop
      74:	17 c1       	rjmp	.+558    	; 0x2a4 <__bad_interrupt>
      76:	00 00       	nop
      78:	15 c1       	rjmp	.+554    	; 0x2a4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	13 c1       	rjmp	.+550    	; 0x2a4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	11 c1       	rjmp	.+546    	; 0x2a4 <__bad_interrupt>
      82:	00 00       	nop
      84:	0f c1       	rjmp	.+542    	; 0x2a4 <__bad_interrupt>
      86:	00 00       	nop
      88:	0d c1       	rjmp	.+538    	; 0x2a4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	0b c1       	rjmp	.+534    	; 0x2a4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	09 c1       	rjmp	.+530    	; 0x2a4 <__bad_interrupt>
      92:	00 00       	nop
      94:	07 c1       	rjmp	.+526    	; 0x2a4 <__bad_interrupt>
      96:	00 00       	nop
      98:	05 c1       	rjmp	.+522    	; 0x2a4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	03 c1       	rjmp	.+518    	; 0x2a4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	01 c1       	rjmp	.+514    	; 0x2a4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	ff c0       	rjmp	.+510    	; 0x2a4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	fd c0       	rjmp	.+506    	; 0x2a4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	fb c0       	rjmp	.+502    	; 0x2a4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	f9 c0       	rjmp	.+498    	; 0x2a4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	f7 c0       	rjmp	.+494    	; 0x2a4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	f5 c0       	rjmp	.+490    	; 0x2a4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	f3 c0       	rjmp	.+486    	; 0x2a4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	f1 c0       	rjmp	.+482    	; 0x2a4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	ef c0       	rjmp	.+478    	; 0x2a4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ed c0       	rjmp	.+474    	; 0x2a4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	eb c0       	rjmp	.+470    	; 0x2a4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	e9 c0       	rjmp	.+466    	; 0x2a4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	e7 c0       	rjmp	.+462    	; 0x2a4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	e5 c0       	rjmp	.+458    	; 0x2a4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	e3 c0       	rjmp	.+454    	; 0x2a4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	e1 c0       	rjmp	.+450    	; 0x2a4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	df c0       	rjmp	.+446    	; 0x2a4 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	dd c0       	rjmp	.+442    	; 0x2a4 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	db c0       	rjmp	.+438    	; 0x2a4 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	d9 c0       	rjmp	.+434    	; 0x2a4 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	d7 c0       	rjmp	.+430    	; 0x2a4 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	d5 c0       	rjmp	.+426    	; 0x2a4 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	d3 c0       	rjmp	.+422    	; 0x2a4 <__bad_interrupt>
      fe:	00 00       	nop
     100:	d1 c0       	rjmp	.+418    	; 0x2a4 <__bad_interrupt>
     102:	00 00       	nop
     104:	cf c0       	rjmp	.+414    	; 0x2a4 <__bad_interrupt>
     106:	00 00       	nop
     108:	cd c0       	rjmp	.+410    	; 0x2a4 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	cb c0       	rjmp	.+406    	; 0x2a4 <__bad_interrupt>
     10e:	00 00       	nop
     110:	c9 c0       	rjmp	.+402    	; 0x2a4 <__bad_interrupt>
     112:	00 00       	nop
     114:	c7 c0       	rjmp	.+398    	; 0x2a4 <__bad_interrupt>
     116:	00 00       	nop
     118:	c5 c0       	rjmp	.+394    	; 0x2a4 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	c3 c0       	rjmp	.+390    	; 0x2a4 <__bad_interrupt>
     11e:	00 00       	nop
     120:	c1 c0       	rjmp	.+386    	; 0x2a4 <__bad_interrupt>
     122:	00 00       	nop
     124:	bf c0       	rjmp	.+382    	; 0x2a4 <__bad_interrupt>
     126:	00 00       	nop
     128:	bd c0       	rjmp	.+378    	; 0x2a4 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	bb c0       	rjmp	.+374    	; 0x2a4 <__bad_interrupt>
     12e:	00 00       	nop
     130:	b9 c0       	rjmp	.+370    	; 0x2a4 <__bad_interrupt>
     132:	00 00       	nop
     134:	b7 c0       	rjmp	.+366    	; 0x2a4 <__bad_interrupt>
     136:	00 00       	nop
     138:	b5 c0       	rjmp	.+362    	; 0x2a4 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	b3 c0       	rjmp	.+358    	; 0x2a4 <__bad_interrupt>
     13e:	00 00       	nop
     140:	b1 c0       	rjmp	.+354    	; 0x2a4 <__bad_interrupt>
     142:	00 00       	nop
     144:	af c0       	rjmp	.+350    	; 0x2a4 <__bad_interrupt>
     146:	00 00       	nop
     148:	ad c0       	rjmp	.+346    	; 0x2a4 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	ab c0       	rjmp	.+342    	; 0x2a4 <__bad_interrupt>
     14e:	00 00       	nop
     150:	a9 c0       	rjmp	.+338    	; 0x2a4 <__bad_interrupt>
     152:	00 00       	nop
     154:	a7 c0       	rjmp	.+334    	; 0x2a4 <__bad_interrupt>
     156:	00 00       	nop
     158:	a5 c0       	rjmp	.+330    	; 0x2a4 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	a3 c0       	rjmp	.+326    	; 0x2a4 <__bad_interrupt>
     15e:	00 00       	nop
     160:	a1 c0       	rjmp	.+322    	; 0x2a4 <__bad_interrupt>
     162:	00 00       	nop
     164:	9f c0       	rjmp	.+318    	; 0x2a4 <__bad_interrupt>
     166:	00 00       	nop
     168:	9d c0       	rjmp	.+314    	; 0x2a4 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	9b c0       	rjmp	.+310    	; 0x2a4 <__bad_interrupt>
     16e:	00 00       	nop
     170:	99 c0       	rjmp	.+306    	; 0x2a4 <__bad_interrupt>
     172:	00 00       	nop
     174:	97 c0       	rjmp	.+302    	; 0x2a4 <__bad_interrupt>
     176:	00 00       	nop
     178:	95 c0       	rjmp	.+298    	; 0x2a4 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	93 c0       	rjmp	.+294    	; 0x2a4 <__bad_interrupt>
     17e:	00 00       	nop
     180:	91 c0       	rjmp	.+290    	; 0x2a4 <__bad_interrupt>
     182:	00 00       	nop
     184:	8f c0       	rjmp	.+286    	; 0x2a4 <__bad_interrupt>
     186:	00 00       	nop
     188:	8d c0       	rjmp	.+282    	; 0x2a4 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	8b c0       	rjmp	.+278    	; 0x2a4 <__bad_interrupt>
     18e:	00 00       	nop
     190:	89 c0       	rjmp	.+274    	; 0x2a4 <__bad_interrupt>
     192:	00 00       	nop
     194:	87 c0       	rjmp	.+270    	; 0x2a4 <__bad_interrupt>
     196:	00 00       	nop
     198:	85 c0       	rjmp	.+266    	; 0x2a4 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	83 c0       	rjmp	.+262    	; 0x2a4 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	81 c0       	rjmp	.+258    	; 0x2a4 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	7f c0       	rjmp	.+254    	; 0x2a4 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	7d c0       	rjmp	.+250    	; 0x2a4 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	7b c0       	rjmp	.+246    	; 0x2a4 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	79 c0       	rjmp	.+242    	; 0x2a4 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	77 c0       	rjmp	.+238    	; 0x2a4 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	75 c0       	rjmp	.+234    	; 0x2a4 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	73 c0       	rjmp	.+230    	; 0x2a4 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	71 c0       	rjmp	.+226    	; 0x2a4 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	6f c0       	rjmp	.+222    	; 0x2a4 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	6d c0       	rjmp	.+218    	; 0x2a4 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	6b c0       	rjmp	.+214    	; 0x2a4 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	69 c0       	rjmp	.+210    	; 0x2a4 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	67 c0       	rjmp	.+206    	; 0x2a4 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	65 c0       	rjmp	.+202    	; 0x2a4 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	63 c0       	rjmp	.+198    	; 0x2a4 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	61 c0       	rjmp	.+194    	; 0x2a4 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	5f c0       	rjmp	.+190    	; 0x2a4 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	5d c0       	rjmp	.+186    	; 0x2a4 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	5b c0       	rjmp	.+182    	; 0x2a4 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	59 c0       	rjmp	.+178    	; 0x2a4 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	57 c0       	rjmp	.+174    	; 0x2a4 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	55 c0       	rjmp	.+170    	; 0x2a4 <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	45 09       	sbc	r20, r5
     1fe:	6f 09       	sbc	r22, r15
     200:	6f 09       	sbc	r22, r15
     202:	6f 09       	sbc	r22, r15
     204:	6f 09       	sbc	r22, r15
     206:	6f 09       	sbc	r22, r15
     208:	6f 09       	sbc	r22, r15
     20a:	6f 09       	sbc	r22, r15
     20c:	6f 09       	sbc	r22, r15
     20e:	6f 09       	sbc	r22, r15
     210:	6f 09       	sbc	r22, r15
     212:	6f 09       	sbc	r22, r15
     214:	6f 09       	sbc	r22, r15
     216:	6f 09       	sbc	r22, r15
     218:	6f 09       	sbc	r22, r15
     21a:	6f 09       	sbc	r22, r15
     21c:	63 09       	sbc	r22, r3
     21e:	48 09       	sbc	r20, r8
     220:	4b 09       	sbc	r20, r11
     222:	4e 09       	sbc	r20, r14
     224:	51 09       	sbc	r21, r1
     226:	54 09       	sbc	r21, r4
     228:	57 09       	sbc	r21, r7
     22a:	5a 09       	sbc	r21, r10
     22c:	5d 09       	sbc	r21, r13
     22e:	60 09       	sbc	r22, r0
     230:	6f 09       	sbc	r22, r15
     232:	6f 09       	sbc	r22, r15
     234:	6f 09       	sbc	r22, r15
     236:	6f 09       	sbc	r22, r15
     238:	6f 09       	sbc	r22, r15
     23a:	6f 09       	sbc	r22, r15
     23c:	6f 09       	sbc	r22, r15
     23e:	f7 08       	sbc	r15, r7
     240:	fa 08       	sbc	r15, r10
     242:	fd 08       	sbc	r15, r13
     244:	00 09       	sbc	r16, r0
     246:	03 09       	sbc	r16, r3
     248:	06 09       	sbc	r16, r6
     24a:	09 09       	sbc	r16, r9
     24c:	0c 09       	sbc	r16, r12
     24e:	0f 09       	sbc	r16, r15
     250:	12 09       	sbc	r17, r2
     252:	15 09       	sbc	r17, r5
     254:	18 09       	sbc	r17, r8
     256:	1b 09       	sbc	r17, r11
     258:	1e 09       	sbc	r17, r14
     25a:	21 09       	sbc	r18, r1
     25c:	24 09       	sbc	r18, r4
     25e:	27 09       	sbc	r18, r7
     260:	2a 09       	sbc	r18, r10
     262:	2d 09       	sbc	r18, r13
     264:	30 09       	sbc	r19, r0
     266:	33 09       	sbc	r19, r3
     268:	36 09       	sbc	r19, r6
     26a:	39 09       	sbc	r19, r9
     26c:	3c 09       	sbc	r19, r12
     26e:	3f 09       	sbc	r19, r15
     270:	42 09       	sbc	r20, r2

00000272 <__ctors_end>:
     272:	11 24       	eor	r1, r1
     274:	1f be       	out	0x3f, r1	; 63
     276:	cf ef       	ldi	r28, 0xFF	; 255
     278:	cd bf       	out	0x3d, r28	; 61
     27a:	df e5       	ldi	r29, 0x5F	; 95
     27c:	de bf       	out	0x3e, r29	; 62
     27e:	00 e0       	ldi	r16, 0x00	; 0
     280:	0c bf       	out	0x3c, r16	; 60

00000282 <__do_copy_data>:
     282:	11 e2       	ldi	r17, 0x21	; 33
     284:	a0 e0       	ldi	r26, 0x00	; 0
     286:	b0 e2       	ldi	r27, 0x20	; 32
     288:	e0 e9       	ldi	r30, 0x90	; 144
     28a:	f4 e1       	ldi	r31, 0x14	; 20
     28c:	00 e0       	ldi	r16, 0x00	; 0
     28e:	0b bf       	out	0x3b, r16	; 59
     290:	02 c0       	rjmp	.+4      	; 0x296 <__do_copy_data+0x14>
     292:	07 90       	elpm	r0, Z+
     294:	0d 92       	st	X+, r0
     296:	a8 3d       	cpi	r26, 0xD8	; 216
     298:	b1 07       	cpc	r27, r17
     29a:	d9 f7       	brne	.-10     	; 0x292 <__do_copy_data+0x10>
     29c:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <main>
     2a0:	0c 94 46 0a 	jmp	0x148c	; 0x148c <_exit>

000002a4 <__bad_interrupt>:
     2a4:	ad ce       	rjmp	.-678    	; 0x0 <__vectors>

000002a6 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     2a6:	04 c0       	rjmp	.+8      	; 0x2b0 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     2a8:	61 50       	subi	r22, 0x01	; 1
     2aa:	71 09       	sbc	r23, r1
     2ac:	81 09       	sbc	r24, r1
     2ae:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     2b0:	61 15       	cp	r22, r1
     2b2:	71 05       	cpc	r23, r1
     2b4:	81 05       	cpc	r24, r1
     2b6:	91 05       	cpc	r25, r1
     2b8:	b9 f7       	brne	.-18     	; 0x2a8 <__portable_avr_delay_cycles+0x2>
     2ba:	08 95       	ret

000002bc <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     2bc:	bf 92       	push	r11
     2be:	cf 92       	push	r12
     2c0:	df 92       	push	r13
     2c2:	ef 92       	push	r14
     2c4:	ff 92       	push	r15
     2c6:	0f 93       	push	r16
     2c8:	1f 93       	push	r17
     2ca:	cf 93       	push	r28
     2cc:	df 93       	push	r29
     2ce:	1f 92       	push	r1
     2d0:	cd b7       	in	r28, 0x3d	; 61
     2d2:	de b7       	in	r29, 0x3e	; 62
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     2d4:	00 e0       	ldi	r16, 0x00	; 0
     2d6:	16 e0       	ldi	r17, 0x06	; 6
     2d8:	68 94       	set
     2da:	ff 24       	eor	r15, r15
     2dc:	f3 f8       	bld	r15, 3
     2de:	f8 01       	movw	r30, r16
     2e0:	f6 82       	std	Z+6, r15	; 0x06
 * function, this command will control the RST pin.
 */
static inline void st7565r_hard_reset(void)
{
	ioport_set_pin_low(ST7565R_RESET_PIN);
	delay_us(10);
     2e2:	6e e0       	ldi	r22, 0x0E	; 14
     2e4:	70 e0       	ldi	r23, 0x00	; 0
     2e6:	80 e0       	ldi	r24, 0x00	; 0
     2e8:	90 e0       	ldi	r25, 0x00	; 0
     2ea:	dd df       	rcall	.-70     	; 0x2a6 <__portable_avr_delay_cycles>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     2ec:	f8 01       	movw	r30, r16
     2ee:	f5 82       	std	Z+5, r15	; 0x05
	ioport_set_pin_high(ST7565R_RESET_PIN);
	delay_us(10);
     2f0:	6e e0       	ldi	r22, 0x0E	; 14
     2f2:	70 e0       	ldi	r23, 0x00	; 0
     2f4:	80 e0       	ldi	r24, 0x00	; 0
     2f6:	90 e0       	ldi	r25, 0x00	; 0
     2f8:	d6 df       	rcall	.-84     	; 0x2a6 <__portable_avr_delay_cycles>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     2fa:	0f 2e       	mov	r0, r31
     2fc:	fb e2       	ldi	r31, 0x2B	; 43
     2fe:	bf 2e       	mov	r11, r31
     300:	f0 2d       	mov	r31, r0
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     302:	b9 82       	std	Y+1, r11	; 0x01
     304:	80 ea       	ldi	r24, 0xA0	; 160
     306:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     308:	13 d2       	rcall	.+1062   	; 0x730 <usart_spi_init>
     30a:	c1 2c       	mov	r12, r1
     30c:	d1 2c       	mov	r13, r1
     30e:	76 01       	movw	r14, r12
     310:	00 e4       	ldi	r16, 0x40	; 64
     312:	12 e4       	ldi	r17, 0x42	; 66
     314:	2f e0       	ldi	r18, 0x0F	; 15
     316:	30 e0       	ldi	r19, 0x00	; 0
     318:	43 e0       	ldi	r20, 0x03	; 3
     31a:	be 01       	movw	r22, r28
     31c:	6f 5f       	subi	r22, 0xFF	; 255
     31e:	7f 4f       	sbci	r23, 0xFF	; 255
     320:	80 ea       	ldi	r24, 0xA0	; 160
     322:	99 e0       	ldi	r25, 0x09	; 9
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     324:	34 d2       	rcall	.+1128   	; 0x78e <usart_spi_setup_device>
     326:	00 e6       	ldi	r16, 0x60	; 96
     328:	16 e0       	ldi	r17, 0x06	; 6
     32a:	ff 24       	eor	r15, r15
     32c:	f3 94       	inc	r15
     32e:	f8 01       	movw	r30, r16
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     330:	f6 82       	std	Z+6, r15	; 0x06
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     332:	b9 82       	std	Y+1, r11	; 0x01
     334:	be 01       	movw	r22, r28
     336:	6f 5f       	subi	r22, 0xFF	; 255
     338:	7f 4f       	sbci	r23, 0xFF	; 255
     33a:	80 ea       	ldi	r24, 0xA0	; 160
     33c:	99 e0       	ldi	r25, 0x09	; 9
     33e:	41 d2       	rcall	.+1154   	; 0x7c2 <usart_spi_select_device>
     340:	f8 01       	movw	r30, r16
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     342:	f6 82       	std	Z+6, r15	; 0x06
     344:	e0 ea       	ldi	r30, 0xA0	; 160
     346:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     348:	81 81       	ldd	r24, Z+1	; 0x01
     34a:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     34c:	fd cf       	rjmp	.-6      	; 0x348 <st7565r_init+0x8c>
     34e:	80 ea       	ldi	r24, 0xA0	; 160
     350:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     354:	e0 ea       	ldi	r30, 0xA0	; 160
     356:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     358:	81 81       	ldd	r24, Z+1	; 0x01
     35a:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     35c:	fd cf       	rjmp	.-6      	; 0x358 <st7565r_init+0x9c>
     35e:	e0 ea       	ldi	r30, 0xA0	; 160
     360:	f9 e0       	ldi	r31, 0x09	; 9
     362:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     364:	81 83       	std	Z+1, r24	; 0x01
     366:	80 81       	ld	r24, Z
     368:	be 01       	movw	r22, r28
     36a:	6f 5f       	subi	r22, 0xFF	; 255
     36c:	7f 4f       	sbci	r23, 0xFF	; 255
     36e:	80 ea       	ldi	r24, 0xA0	; 160
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     370:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     372:	3d d2       	rcall	.+1146   	; 0x7ee <usart_spi_deselect_device>
     374:	8b e2       	ldi	r24, 0x2B	; 43
     376:	89 83       	std	Y+1, r24	; 0x01
     378:	be 01       	movw	r22, r28
     37a:	6f 5f       	subi	r22, 0xFF	; 255
     37c:	7f 4f       	sbci	r23, 0xFF	; 255
     37e:	80 ea       	ldi	r24, 0xA0	; 160
     380:	99 e0       	ldi	r25, 0x09	; 9
     382:	1f d2       	rcall	.+1086   	; 0x7c2 <usart_spi_select_device>
     384:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     386:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     38a:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     38c:	f9 e0       	ldi	r31, 0x09	; 9
     38e:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     390:	85 ff       	sbrs	r24, 5
     392:	fd cf       	rjmp	.-6      	; 0x38e <st7565r_init+0xd2>
     394:	86 ea       	ldi	r24, 0xA6	; 166
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     396:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     39a:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     39c:	f9 e0       	ldi	r31, 0x09	; 9
     39e:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     3a0:	86 ff       	sbrs	r24, 6
     3a2:	fd cf       	rjmp	.-6      	; 0x39e <st7565r_init+0xe2>
     3a4:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     3a6:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     3a8:	80 e4       	ldi	r24, 0x40	; 64
     3aa:	81 83       	std	Z+1, r24	; 0x01
     3ac:	80 81       	ld	r24, Z
     3ae:	be 01       	movw	r22, r28
     3b0:	6f 5f       	subi	r22, 0xFF	; 255
     3b2:	7f 4f       	sbci	r23, 0xFF	; 255
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     3b4:	80 ea       	ldi	r24, 0xA0	; 160
     3b6:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     3b8:	1a d2       	rcall	.+1076   	; 0x7ee <usart_spi_deselect_device>
     3ba:	8b e2       	ldi	r24, 0x2B	; 43
     3bc:	89 83       	std	Y+1, r24	; 0x01
     3be:	be 01       	movw	r22, r28
     3c0:	6f 5f       	subi	r22, 0xFF	; 255
     3c2:	7f 4f       	sbci	r23, 0xFF	; 255
     3c4:	80 ea       	ldi	r24, 0xA0	; 160
     3c6:	99 e0       	ldi	r25, 0x09	; 9
     3c8:	fc d1       	rcall	.+1016   	; 0x7c2 <usart_spi_select_device>
     3ca:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     3cc:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     3d0:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     3d2:	f9 e0       	ldi	r31, 0x09	; 9
     3d4:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     3d6:	85 ff       	sbrs	r24, 5
     3d8:	fd cf       	rjmp	.-6      	; 0x3d4 <st7565r_init+0x118>
     3da:	88 ec       	ldi	r24, 0xC8	; 200
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     3dc:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     3e0:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     3e2:	f9 e0       	ldi	r31, 0x09	; 9
     3e4:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     3e6:	86 ff       	sbrs	r24, 6
     3e8:	fd cf       	rjmp	.-6      	; 0x3e4 <st7565r_init+0x128>
     3ea:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     3ec:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     3ee:	80 e4       	ldi	r24, 0x40	; 64
     3f0:	81 83       	std	Z+1, r24	; 0x01
     3f2:	80 81       	ld	r24, Z
     3f4:	be 01       	movw	r22, r28
     3f6:	6f 5f       	subi	r22, 0xFF	; 255
     3f8:	7f 4f       	sbci	r23, 0xFF	; 255
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     3fa:	80 ea       	ldi	r24, 0xA0	; 160
     3fc:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     3fe:	f7 d1       	rcall	.+1006   	; 0x7ee <usart_spi_deselect_device>
     400:	8b e2       	ldi	r24, 0x2B	; 43
     402:	89 83       	std	Y+1, r24	; 0x01
     404:	be 01       	movw	r22, r28
     406:	6f 5f       	subi	r22, 0xFF	; 255
     408:	7f 4f       	sbci	r23, 0xFF	; 255
     40a:	80 ea       	ldi	r24, 0xA0	; 160
     40c:	99 e0       	ldi	r25, 0x09	; 9
     40e:	d9 d1       	rcall	.+946    	; 0x7c2 <usart_spi_select_device>
     410:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     412:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     416:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     418:	f9 e0       	ldi	r31, 0x09	; 9
     41a:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     41c:	85 ff       	sbrs	r24, 5
     41e:	fd cf       	rjmp	.-6      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
     420:	82 ea       	ldi	r24, 0xA2	; 162
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     422:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     426:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     428:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     42a:	81 81       	ldd	r24, Z+1	; 0x01
     42c:	86 ff       	sbrs	r24, 6
     42e:	fd cf       	rjmp	.-6      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
     430:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     432:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     434:	80 e4       	ldi	r24, 0x40	; 64
     436:	81 83       	std	Z+1, r24	; 0x01
     438:	80 81       	ld	r24, Z
     43a:	be 01       	movw	r22, r28
     43c:	6f 5f       	subi	r22, 0xFF	; 255
     43e:	7f 4f       	sbci	r23, 0xFF	; 255
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     440:	80 ea       	ldi	r24, 0xA0	; 160
     442:	99 e0       	ldi	r25, 0x09	; 9
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     444:	d4 d1       	rcall	.+936    	; 0x7ee <usart_spi_deselect_device>
     446:	8b e2       	ldi	r24, 0x2B	; 43
     448:	89 83       	std	Y+1, r24	; 0x01
     44a:	be 01       	movw	r22, r28
     44c:	6f 5f       	subi	r22, 0xFF	; 255
     44e:	7f 4f       	sbci	r23, 0xFF	; 255
     450:	80 ea       	ldi	r24, 0xA0	; 160
     452:	99 e0       	ldi	r25, 0x09	; 9
     454:	b6 d1       	rcall	.+876    	; 0x7c2 <usart_spi_select_device>
     456:	81 e0       	ldi	r24, 0x01	; 1
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     458:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     45c:	e0 ea       	ldi	r30, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     45e:	f9 e0       	ldi	r31, 0x09	; 9
     460:	81 81       	ldd	r24, Z+1	; 0x01
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     462:	85 ff       	sbrs	r24, 5
     464:	fd cf       	rjmp	.-6      	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     466:	8f e2       	ldi	r24, 0x2F	; 47
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     468:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     46c:	e0 ea       	ldi	r30, 0xA0	; 160
     46e:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     470:	81 81       	ldd	r24, Z+1	; 0x01
     472:	86 ff       	sbrs	r24, 6
     474:	fd cf       	rjmp	.-6      	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     476:	e0 ea       	ldi	r30, 0xA0	; 160
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     478:	f9 e0       	ldi	r31, 0x09	; 9
     47a:	80 e4       	ldi	r24, 0x40	; 64
     47c:	81 83       	std	Z+1, r24	; 0x01
     47e:	80 81       	ld	r24, Z
     480:	be 01       	movw	r22, r28
     482:	6f 5f       	subi	r22, 0xFF	; 255
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     484:	7f 4f       	sbci	r23, 0xFF	; 255
     486:	80 ea       	ldi	r24, 0xA0	; 160
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     488:	99 e0       	ldi	r25, 0x09	; 9
     48a:	b1 d1       	rcall	.+866    	; 0x7ee <usart_spi_deselect_device>
     48c:	8b e2       	ldi	r24, 0x2B	; 43
     48e:	89 83       	std	Y+1, r24	; 0x01
     490:	be 01       	movw	r22, r28
     492:	6f 5f       	subi	r22, 0xFF	; 255
     494:	7f 4f       	sbci	r23, 0xFF	; 255
     496:	80 ea       	ldi	r24, 0xA0	; 160
     498:	99 e0       	ldi	r25, 0x09	; 9
     49a:	93 d1       	rcall	.+806    	; 0x7c2 <usart_spi_select_device>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     49c:	81 e0       	ldi	r24, 0x01	; 1
     49e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     4a2:	e0 ea       	ldi	r30, 0xA0	; 160
     4a4:	f9 e0       	ldi	r31, 0x09	; 9
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     4a6:	81 81       	ldd	r24, Z+1	; 0x01
     4a8:	85 ff       	sbrs	r24, 5
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     4aa:	fd cf       	rjmp	.-6      	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
     4ac:	88 ef       	ldi	r24, 0xF8	; 248
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     4ae:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     4b2:	e0 ea       	ldi	r30, 0xA0	; 160
     4b4:	f9 e0       	ldi	r31, 0x09	; 9
     4b6:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     4b8:	86 ff       	sbrs	r24, 6
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     4ba:	fd cf       	rjmp	.-6      	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
     4bc:	e0 ea       	ldi	r30, 0xA0	; 160
     4be:	f9 e0       	ldi	r31, 0x09	; 9
     4c0:	80 e4       	ldi	r24, 0x40	; 64
     4c2:	81 83       	std	Z+1, r24	; 0x01
     4c4:	80 81       	ld	r24, Z
     4c6:	be 01       	movw	r22, r28
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     4c8:	6f 5f       	subi	r22, 0xFF	; 255
     4ca:	7f 4f       	sbci	r23, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     4cc:	80 ea       	ldi	r24, 0xA0	; 160
     4ce:	99 e0       	ldi	r25, 0x09	; 9
     4d0:	8e d1       	rcall	.+796    	; 0x7ee <usart_spi_deselect_device>
     4d2:	8b e2       	ldi	r24, 0x2B	; 43
     4d4:	89 83       	std	Y+1, r24	; 0x01
     4d6:	be 01       	movw	r22, r28
     4d8:	6f 5f       	subi	r22, 0xFF	; 255
     4da:	7f 4f       	sbci	r23, 0xFF	; 255
     4dc:	80 ea       	ldi	r24, 0xA0	; 160
     4de:	99 e0       	ldi	r25, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     4e0:	70 d1       	rcall	.+736    	; 0x7c2 <usart_spi_select_device>
     4e2:	81 e0       	ldi	r24, 0x01	; 1
     4e4:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     4e8:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     4ea:	f9 e0       	ldi	r31, 0x09	; 9
     4ec:	81 81       	ldd	r24, Z+1	; 0x01
     4ee:	85 ff       	sbrs	r24, 5
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     4f0:	fd cf       	rjmp	.-6      	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
     4f2:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     4f6:	e0 ea       	ldi	r30, 0xA0	; 160
     4f8:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     4fa:	81 81       	ldd	r24, Z+1	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     4fc:	86 ff       	sbrs	r24, 6
     4fe:	fd cf       	rjmp	.-6      	; 0x4fa <__LOCK_REGION_LENGTH__+0xfa>
     500:	e0 ea       	ldi	r30, 0xA0	; 160
     502:	f9 e0       	ldi	r31, 0x09	; 9
     504:	80 e4       	ldi	r24, 0x40	; 64
     506:	81 83       	std	Z+1, r24	; 0x01
     508:	80 81       	ld	r24, Z
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     50a:	be 01       	movw	r22, r28
     50c:	6f 5f       	subi	r22, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     50e:	7f 4f       	sbci	r23, 0xFF	; 255
     510:	80 ea       	ldi	r24, 0xA0	; 160
     512:	99 e0       	ldi	r25, 0x09	; 9
     514:	6c d1       	rcall	.+728    	; 0x7ee <usart_spi_deselect_device>
     516:	8b e2       	ldi	r24, 0x2B	; 43
     518:	89 83       	std	Y+1, r24	; 0x01
     51a:	be 01       	movw	r22, r28
     51c:	6f 5f       	subi	r22, 0xFF	; 255
     51e:	7f 4f       	sbci	r23, 0xFF	; 255
     520:	80 ea       	ldi	r24, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     522:	99 e0       	ldi	r25, 0x09	; 9
     524:	4e d1       	rcall	.+668    	; 0x7c2 <usart_spi_select_device>
     526:	81 e0       	ldi	r24, 0x01	; 1
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     528:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     52c:	e0 ea       	ldi	r30, 0xA0	; 160
     52e:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     530:	81 81       	ldd	r24, Z+1	; 0x01
     532:	85 ff       	sbrs	r24, 5
     534:	fd cf       	rjmp	.-6      	; 0x530 <__LOCK_REGION_LENGTH__+0x130>
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     536:	81 e2       	ldi	r24, 0x21	; 33
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     538:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     53c:	e0 ea       	ldi	r30, 0xA0	; 160
     53e:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     540:	81 81       	ldd	r24, Z+1	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     542:	86 ff       	sbrs	r24, 6
     544:	fd cf       	rjmp	.-6      	; 0x540 <__LOCK_REGION_LENGTH__+0x140>
     546:	e0 ea       	ldi	r30, 0xA0	; 160
     548:	f9 e0       	ldi	r31, 0x09	; 9
     54a:	80 e4       	ldi	r24, 0x40	; 64
     54c:	81 83       	std	Z+1, r24	; 0x01
     54e:	80 81       	ld	r24, Z
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     550:	be 01       	movw	r22, r28
     552:	6f 5f       	subi	r22, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     554:	7f 4f       	sbci	r23, 0xFF	; 255
     556:	80 ea       	ldi	r24, 0xA0	; 160
     558:	99 e0       	ldi	r25, 0x09	; 9
     55a:	49 d1       	rcall	.+658    	; 0x7ee <usart_spi_deselect_device>
     55c:	8b e2       	ldi	r24, 0x2B	; 43
     55e:	89 83       	std	Y+1, r24	; 0x01
     560:	be 01       	movw	r22, r28
     562:	6f 5f       	subi	r22, 0xFF	; 255
     564:	7f 4f       	sbci	r23, 0xFF	; 255
     566:	80 ea       	ldi	r24, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     568:	99 e0       	ldi	r25, 0x09	; 9
     56a:	2b d1       	rcall	.+598    	; 0x7c2 <usart_spi_select_device>
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     56c:	81 e0       	ldi	r24, 0x01	; 1
     56e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     572:	e0 ea       	ldi	r30, 0xA0	; 160
     574:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     576:	81 81       	ldd	r24, Z+1	; 0x01
     578:	85 ff       	sbrs	r24, 5
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     57a:	fd cf       	rjmp	.-6      	; 0x576 <__LOCK_REGION_LENGTH__+0x176>
     57c:	81 e8       	ldi	r24, 0x81	; 129
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     57e:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     582:	e0 ea       	ldi	r30, 0xA0	; 160
     584:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     586:	81 81       	ldd	r24, Z+1	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     588:	86 ff       	sbrs	r24, 6
     58a:	fd cf       	rjmp	.-6      	; 0x586 <__LOCK_REGION_LENGTH__+0x186>
     58c:	e0 ea       	ldi	r30, 0xA0	; 160
     58e:	f9 e0       	ldi	r31, 0x09	; 9
     590:	80 e4       	ldi	r24, 0x40	; 64
     592:	81 83       	std	Z+1, r24	; 0x01
     594:	80 81       	ld	r24, Z
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     596:	be 01       	movw	r22, r28
     598:	6f 5f       	subi	r22, 0xFF	; 255
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     59a:	7f 4f       	sbci	r23, 0xFF	; 255
     59c:	80 ea       	ldi	r24, 0xA0	; 160
     59e:	99 e0       	ldi	r25, 0x09	; 9
     5a0:	26 d1       	rcall	.+588    	; 0x7ee <usart_spi_deselect_device>
     5a2:	8b e2       	ldi	r24, 0x2B	; 43
     5a4:	89 83       	std	Y+1, r24	; 0x01
     5a6:	be 01       	movw	r22, r28
     5a8:	6f 5f       	subi	r22, 0xFF	; 255
     5aa:	7f 4f       	sbci	r23, 0xFF	; 255
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     5ac:	80 ea       	ldi	r24, 0xA0	; 160
     5ae:	99 e0       	ldi	r25, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     5b0:	08 d1       	rcall	.+528    	; 0x7c2 <usart_spi_select_device>
     5b2:	81 e0       	ldi	r24, 0x01	; 1
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     5b4:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     5b8:	e0 ea       	ldi	r30, 0xA0	; 160
     5ba:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     5bc:	81 81       	ldd	r24, Z+1	; 0x01
     5be:	85 ff       	sbrs	r24, 5
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     5c0:	fd cf       	rjmp	.-6      	; 0x5bc <__LOCK_REGION_LENGTH__+0x1bc>
     5c2:	81 e2       	ldi	r24, 0x21	; 33
     5c4:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     5c8:	e0 ea       	ldi	r30, 0xA0	; 160
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     5ca:	f9 e0       	ldi	r31, 0x09	; 9
     5cc:	81 81       	ldd	r24, Z+1	; 0x01
     5ce:	86 ff       	sbrs	r24, 6
     5d0:	fd cf       	rjmp	.-6      	; 0x5cc <__LOCK_REGION_LENGTH__+0x1cc>
     5d2:	e0 ea       	ldi	r30, 0xA0	; 160
     5d4:	f9 e0       	ldi	r31, 0x09	; 9
     5d6:	80 e4       	ldi	r24, 0x40	; 64
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     5d8:	81 83       	std	Z+1, r24	; 0x01
     5da:	80 81       	ld	r24, Z
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     5dc:	be 01       	movw	r22, r28
     5de:	6f 5f       	subi	r22, 0xFF	; 255
     5e0:	7f 4f       	sbci	r23, 0xFF	; 255
     5e2:	80 ea       	ldi	r24, 0xA0	; 160
     5e4:	99 e0       	ldi	r25, 0x09	; 9
     5e6:	03 d1       	rcall	.+518    	; 0x7ee <usart_spi_deselect_device>
     5e8:	8b e2       	ldi	r24, 0x2B	; 43
     5ea:	89 83       	std	Y+1, r24	; 0x01
     5ec:	be 01       	movw	r22, r28
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     5ee:	6f 5f       	subi	r22, 0xFF	; 255
     5f0:	7f 4f       	sbci	r23, 0xFF	; 255
     5f2:	80 ea       	ldi	r24, 0xA0	; 160
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     5f4:	99 e0       	ldi	r25, 0x09	; 9
     5f6:	e5 d0       	rcall	.+458    	; 0x7c2 <usart_spi_select_device>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     5f8:	81 e0       	ldi	r24, 0x01	; 1
     5fa:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     5fe:	e0 ea       	ldi	r30, 0xA0	; 160
     600:	f9 e0       	ldi	r31, 0x09	; 9
     602:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     604:	85 ff       	sbrs	r24, 5
     606:	fd cf       	rjmp	.-6      	; 0x602 <__LOCK_REGION_LENGTH__+0x202>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     608:	8f ea       	ldi	r24, 0xAF	; 175
     60a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     60e:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     610:	f9 e0       	ldi	r31, 0x09	; 9
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     612:	81 81       	ldd	r24, Z+1	; 0x01
     614:	86 ff       	sbrs	r24, 6
     616:	fd cf       	rjmp	.-6      	; 0x612 <__LOCK_REGION_LENGTH__+0x212>
     618:	e0 ea       	ldi	r30, 0xA0	; 160
     61a:	f9 e0       	ldi	r31, 0x09	; 9
     61c:	80 e4       	ldi	r24, 0x40	; 64
     61e:	81 83       	std	Z+1, r24	; 0x01
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     620:	80 81       	ld	r24, Z
     622:	be 01       	movw	r22, r28
     624:	6f 5f       	subi	r22, 0xFF	; 255
     626:	7f 4f       	sbci	r23, 0xFF	; 255
     628:	80 ea       	ldi	r24, 0xA0	; 160
     62a:	99 e0       	ldi	r25, 0x09	; 9
     62c:	e0 d0       	rcall	.+448    	; 0x7ee <usart_spi_deselect_device>
     62e:	0f 90       	pop	r0
     630:	df 91       	pop	r29
     632:	cf 91       	pop	r28
     634:	1f 91       	pop	r17
     636:	0f 91       	pop	r16
     638:	ff 90       	pop	r15
     63a:	ef 90       	pop	r14
     63c:	df 90       	pop	r13
     63e:	cf 90       	pop	r12
     640:	bf 90       	pop	r11
     642:	08 95       	ret

00000644 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     644:	cf 93       	push	r28
     646:	df 93       	push	r29
     648:	1f 92       	push	r1
     64a:	1f 92       	push	r1
     64c:	cd b7       	in	r28, 0x3d	; 61
     64e:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     650:	8f ef       	ldi	r24, 0xFF	; 255
     652:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     656:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     65a:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     65e:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     662:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     666:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     66a:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
     66e:	6c e0       	ldi	r22, 0x0C	; 12
     670:	81 e4       	ldi	r24, 0x41	; 65
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	21 d1       	rcall	.+578    	; 0x8b8 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     676:	8f b7       	in	r24, 0x3f	; 63
     678:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     67a:	f8 94       	cli
	return flags;
     67c:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     67e:	e0 e5       	ldi	r30, 0x50	; 80
     680:	f0 e0       	ldi	r31, 0x00	; 0
     682:	80 81       	ld	r24, Z
     684:	82 60       	ori	r24, 0x02	; 2
     686:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     688:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     68a:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     68c:	81 ff       	sbrs	r24, 1
     68e:	fd cf       	rjmp	.-6      	; 0x68a <sysclk_init+0x46>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     690:	61 e0       	ldi	r22, 0x01	; 1
     692:	80 e4       	ldi	r24, 0x40	; 64
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	10 d1       	rcall	.+544    	; 0x8b8 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     698:	8f b7       	in	r24, 0x3f	; 63
     69a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     69c:	f8 94       	cli
	return flags;
     69e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     6a0:	e0 e5       	ldi	r30, 0x50	; 80
     6a2:	f0 e0       	ldi	r31, 0x00	; 0
     6a4:	80 81       	ld	r24, Z
     6a6:	8e 7f       	andi	r24, 0xFE	; 254
     6a8:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     6aa:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     6ac:	0f 90       	pop	r0
     6ae:	0f 90       	pop	r0
     6b0:	df 91       	pop	r29
     6b2:	cf 91       	pop	r28
     6b4:	08 95       	ret

000006b6 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     6b6:	cf 93       	push	r28
     6b8:	df 93       	push	r29
     6ba:	1f 92       	push	r1
     6bc:	cd b7       	in	r28, 0x3d	; 61
     6be:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     6c0:	9f b7       	in	r25, 0x3f	; 63
     6c2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     6c4:	f8 94       	cli
	return flags;
     6c6:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     6c8:	e8 2f       	mov	r30, r24
     6ca:	f0 e0       	ldi	r31, 0x00	; 0
     6cc:	e0 59       	subi	r30, 0x90	; 144
     6ce:	ff 4f       	sbci	r31, 0xFF	; 255
     6d0:	60 95       	com	r22
     6d2:	80 81       	ld	r24, Z
     6d4:	68 23       	and	r22, r24
     6d6:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     6d8:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     6da:	0f 90       	pop	r0
     6dc:	df 91       	pop	r29
     6de:	cf 91       	pop	r28
     6e0:	08 95       	ret

000006e2 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
     6e2:	cf 93       	push	r28
     6e4:	df 93       	push	r29
     6e6:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
     6ec:	c6 2f       	mov	r28, r22
     6ee:	d0 e0       	ldi	r29, 0x00	; 0
     6f0:	de 01       	movw	r26, r28
     6f2:	02 2e       	mov	r0, r18
     6f4:	02 c0       	rjmp	.+4      	; 0x6fa <ioport_configure_port_pin+0x18>
     6f6:	b5 95       	asr	r27
     6f8:	a7 95       	ror	r26
     6fa:	0a 94       	dec	r0
     6fc:	e2 f7       	brpl	.-8      	; 0x6f6 <ioport_configure_port_pin+0x14>
     6fe:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     700:	50 8b       	std	Z+16, r21	; 0x10
     702:	2f 5f       	subi	r18, 0xFF	; 255
     704:	3f 4f       	sbci	r19, 0xFF	; 255
     706:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
     708:	28 30       	cpi	r18, 0x08	; 8
     70a:	31 05       	cpc	r19, r1
     70c:	89 f7       	brne	.-30     	; 0x6f0 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
     70e:	40 ff       	sbrs	r20, 0
     710:	0a c0       	rjmp	.+20     	; 0x726 <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
     712:	41 ff       	sbrs	r20, 1
     714:	03 c0       	rjmp	.+6      	; 0x71c <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
     716:	fc 01       	movw	r30, r24
     718:	65 83       	std	Z+5, r22	; 0x05
     71a:	02 c0       	rjmp	.+4      	; 0x720 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
     71c:	fc 01       	movw	r30, r24
     71e:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
     720:	fc 01       	movw	r30, r24
     722:	61 83       	std	Z+1, r22	; 0x01
     724:	02 c0       	rjmp	.+4      	; 0x72a <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
     726:	fc 01       	movw	r30, r24
     728:	62 83       	std	Z+2, r22	; 0x02
	}
}
     72a:	df 91       	pop	r29
     72c:	cf 91       	pop	r28
     72e:	08 95       	ret

00000730 <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
     730:	80 3a       	cpi	r24, 0xA0	; 160
     732:	28 e0       	ldi	r18, 0x08	; 8
     734:	92 07       	cpc	r25, r18
     736:	21 f4       	brne	.+8      	; 0x740 <usart_spi_init+0x10>
     738:	60 e1       	ldi	r22, 0x10	; 16
     73a:	83 e0       	ldi	r24, 0x03	; 3
     73c:	bc cf       	rjmp	.-136    	; 0x6b6 <sysclk_enable_module>
     73e:	08 95       	ret
     740:	80 3b       	cpi	r24, 0xB0	; 176
     742:	28 e0       	ldi	r18, 0x08	; 8
     744:	92 07       	cpc	r25, r18
     746:	21 f4       	brne	.+8      	; 0x750 <usart_spi_init+0x20>
     748:	60 e2       	ldi	r22, 0x20	; 32
     74a:	83 e0       	ldi	r24, 0x03	; 3
     74c:	b4 cf       	rjmp	.-152    	; 0x6b6 <sysclk_enable_module>
     74e:	08 95       	ret
     750:	80 3a       	cpi	r24, 0xA0	; 160
     752:	29 e0       	ldi	r18, 0x09	; 9
     754:	92 07       	cpc	r25, r18
     756:	21 f4       	brne	.+8      	; 0x760 <usart_spi_init+0x30>
     758:	60 e1       	ldi	r22, 0x10	; 16
     75a:	84 e0       	ldi	r24, 0x04	; 4
     75c:	ac cf       	rjmp	.-168    	; 0x6b6 <sysclk_enable_module>
     75e:	08 95       	ret
     760:	80 3b       	cpi	r24, 0xB0	; 176
     762:	29 e0       	ldi	r18, 0x09	; 9
     764:	92 07       	cpc	r25, r18
     766:	21 f4       	brne	.+8      	; 0x770 <usart_spi_init+0x40>
     768:	60 e2       	ldi	r22, 0x20	; 32
     76a:	84 e0       	ldi	r24, 0x04	; 4
     76c:	a4 cf       	rjmp	.-184    	; 0x6b6 <sysclk_enable_module>
     76e:	08 95       	ret
     770:	80 3a       	cpi	r24, 0xA0	; 160
     772:	2a e0       	ldi	r18, 0x0A	; 10
     774:	92 07       	cpc	r25, r18
     776:	21 f4       	brne	.+8      	; 0x780 <usart_spi_init+0x50>
     778:	60 e1       	ldi	r22, 0x10	; 16
     77a:	85 e0       	ldi	r24, 0x05	; 5
     77c:	9c cf       	rjmp	.-200    	; 0x6b6 <sysclk_enable_module>
     77e:	08 95       	ret
     780:	80 3a       	cpi	r24, 0xA0	; 160
     782:	9b 40       	sbci	r25, 0x0B	; 11
     784:	19 f4       	brne	.+6      	; 0x78c <usart_spi_init+0x5c>
     786:	60 e1       	ldi	r22, 0x10	; 16
     788:	86 e0       	ldi	r24, 0x06	; 6
     78a:	95 cf       	rjmp	.-214    	; 0x6b6 <sysclk_enable_module>
     78c:	08 95       	ret

0000078e <usart_spi_setup_device>:
     78e:	0f 93       	push	r16
     790:	1f 93       	push	r17
     792:	cf 93       	push	r28
     794:	df 93       	push	r29
     796:	00 d0       	rcall	.+0      	; 0x798 <usart_spi_setup_device+0xa>
     798:	00 d0       	rcall	.+0      	; 0x79a <usart_spi_setup_device+0xc>
     79a:	cd b7       	in	r28, 0x3d	; 61
     79c:	de b7       	in	r29, 0x3e	; 62
     79e:	09 83       	std	Y+1, r16	; 0x01
     7a0:	1a 83       	std	Y+2, r17	; 0x02
     7a2:	2b 83       	std	Y+3, r18	; 0x03
     7a4:	3c 83       	std	Y+4, r19	; 0x04
     7a6:	4d 83       	std	Y+5, r20	; 0x05
     7a8:	1e 82       	std	Y+6, r1	; 0x06
     7aa:	be 01       	movw	r22, r28
     7ac:	6f 5f       	subi	r22, 0xFF	; 255
     7ae:	7f 4f       	sbci	r23, 0xFF	; 255
     7b0:	e8 d2       	rcall	.+1488   	; 0xd82 <usart_init_spi>
     7b2:	26 96       	adiw	r28, 0x06	; 6
     7b4:	cd bf       	out	0x3d, r28	; 61
     7b6:	de bf       	out	0x3e, r29	; 62
     7b8:	df 91       	pop	r29
     7ba:	cf 91       	pop	r28
     7bc:	1f 91       	pop	r17
     7be:	0f 91       	pop	r16
     7c0:	08 95       	ret

000007c2 <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
     7c2:	fb 01       	movw	r30, r22
     7c4:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     7c6:	e8 2f       	mov	r30, r24
     7c8:	e6 95       	lsr	r30
     7ca:	e6 95       	lsr	r30
     7cc:	e6 95       	lsr	r30
     7ce:	40 e2       	ldi	r20, 0x20	; 32
     7d0:	e4 9f       	mul	r30, r20
     7d2:	f0 01       	movw	r30, r0
     7d4:	11 24       	eor	r1, r1
     7d6:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     7d8:	87 70       	andi	r24, 0x07	; 7
     7da:	21 e0       	ldi	r18, 0x01	; 1
     7dc:	30 e0       	ldi	r19, 0x00	; 0
     7de:	a9 01       	movw	r20, r18
     7e0:	02 c0       	rjmp	.+4      	; 0x7e6 <usart_spi_select_device+0x24>
     7e2:	44 0f       	add	r20, r20
     7e4:	55 1f       	adc	r21, r21
     7e6:	8a 95       	dec	r24
     7e8:	e2 f7       	brpl	.-8      	; 0x7e2 <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     7ea:	46 83       	std	Z+6, r20	; 0x06
     7ec:	08 95       	ret

000007ee <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
     7ee:	fb 01       	movw	r30, r22
     7f0:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     7f2:	e8 2f       	mov	r30, r24
     7f4:	e6 95       	lsr	r30
     7f6:	e6 95       	lsr	r30
     7f8:	e6 95       	lsr	r30
     7fa:	40 e2       	ldi	r20, 0x20	; 32
     7fc:	e4 9f       	mul	r30, r20
     7fe:	f0 01       	movw	r30, r0
     800:	11 24       	eor	r1, r1
     802:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     804:	87 70       	andi	r24, 0x07	; 7
     806:	21 e0       	ldi	r18, 0x01	; 1
     808:	30 e0       	ldi	r19, 0x00	; 0
     80a:	a9 01       	movw	r20, r18
     80c:	02 c0       	rjmp	.+4      	; 0x812 <usart_spi_deselect_device+0x24>
     80e:	44 0f       	add	r20, r20
     810:	55 1f       	adc	r21, r21
     812:	8a 95       	dec	r24
     814:	e2 f7       	brpl	.-8      	; 0x80e <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     816:	45 83       	std	Z+5, r20	; 0x05
     818:	08 95       	ret

0000081a <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     81a:	43 e0       	ldi	r20, 0x03	; 3
     81c:	50 e0       	ldi	r21, 0x00	; 0
     81e:	61 e0       	ldi	r22, 0x01	; 1
     820:	80 ee       	ldi	r24, 0xE0	; 224
     822:	97 e0       	ldi	r25, 0x07	; 7
     824:	5e df       	rcall	.-324    	; 0x6e2 <ioport_configure_port_pin>
     826:	43 e0       	ldi	r20, 0x03	; 3
     828:	50 e0       	ldi	r21, 0x00	; 0
     82a:	62 e0       	ldi	r22, 0x02	; 2
     82c:	80 ee       	ldi	r24, 0xE0	; 224
     82e:	97 e0       	ldi	r25, 0x07	; 7
     830:	58 df       	rcall	.-336    	; 0x6e2 <ioport_configure_port_pin>
     832:	43 e0       	ldi	r20, 0x03	; 3
     834:	50 e0       	ldi	r21, 0x00	; 0
     836:	60 e1       	ldi	r22, 0x10	; 16
     838:	80 e6       	ldi	r24, 0x60	; 96
     83a:	96 e0       	ldi	r25, 0x06	; 6
     83c:	52 df       	rcall	.-348    	; 0x6e2 <ioport_configure_port_pin>
     83e:	41 e0       	ldi	r20, 0x01	; 1
     840:	50 e4       	ldi	r21, 0x40	; 64
     842:	60 e2       	ldi	r22, 0x20	; 32
     844:	80 e6       	ldi	r24, 0x60	; 96
     846:	96 e0       	ldi	r25, 0x06	; 6
     848:	4c df       	rcall	.-360    	; 0x6e2 <ioport_configure_port_pin>
     84a:	40 e0       	ldi	r20, 0x00	; 0
     84c:	5b e1       	ldi	r21, 0x1B	; 27
     84e:	60 e2       	ldi	r22, 0x20	; 32
     850:	80 e8       	ldi	r24, 0x80	; 128
     852:	96 e0       	ldi	r25, 0x06	; 6
     854:	46 df       	rcall	.-372    	; 0x6e2 <ioport_configure_port_pin>
     856:	40 e0       	ldi	r20, 0x00	; 0
     858:	5b e1       	ldi	r21, 0x1B	; 27
     85a:	62 e0       	ldi	r22, 0x02	; 2
     85c:	80 ea       	ldi	r24, 0xA0	; 160
     85e:	96 e0       	ldi	r25, 0x06	; 6
     860:	40 df       	rcall	.-384    	; 0x6e2 <ioport_configure_port_pin>
     862:	40 e0       	ldi	r20, 0x00	; 0
     864:	5b e1       	ldi	r21, 0x1B	; 27
     866:	64 e0       	ldi	r22, 0x04	; 4
     868:	80 ea       	ldi	r24, 0xA0	; 160
     86a:	96 e0       	ldi	r25, 0x06	; 6
     86c:	3a df       	rcall	.-396    	; 0x6e2 <ioport_configure_port_pin>
     86e:	43 e0       	ldi	r20, 0x03	; 3
     870:	50 e0       	ldi	r21, 0x00	; 0
     872:	62 e0       	ldi	r22, 0x02	; 2
     874:	80 e6       	ldi	r24, 0x60	; 96
     876:	96 e0       	ldi	r25, 0x06	; 6
     878:	34 df       	rcall	.-408    	; 0x6e2 <ioport_configure_port_pin>
     87a:	43 e0       	ldi	r20, 0x03	; 3
     87c:	50 e0       	ldi	r21, 0x00	; 0
     87e:	68 e0       	ldi	r22, 0x08	; 8
     880:	80 e6       	ldi	r24, 0x60	; 96
     882:	96 e0       	ldi	r25, 0x06	; 6
     884:	2e df       	rcall	.-420    	; 0x6e2 <ioport_configure_port_pin>
     886:	43 e0       	ldi	r20, 0x03	; 3
     888:	50 e0       	ldi	r21, 0x00	; 0
     88a:	68 e0       	ldi	r22, 0x08	; 8
     88c:	80 ea       	ldi	r24, 0xA0	; 160
     88e:	96 e0       	ldi	r25, 0x06	; 6
     890:	28 df       	rcall	.-432    	; 0x6e2 <ioport_configure_port_pin>
     892:	43 e0       	ldi	r20, 0x03	; 3
     894:	50 e0       	ldi	r21, 0x00	; 0
     896:	61 e0       	ldi	r22, 0x01	; 1
     898:	80 e6       	ldi	r24, 0x60	; 96
     89a:	96 e0       	ldi	r25, 0x06	; 6
     89c:	22 df       	rcall	.-444    	; 0x6e2 <ioport_configure_port_pin>
     89e:	43 e0       	ldi	r20, 0x03	; 3
     8a0:	50 e0       	ldi	r21, 0x00	; 0
     8a2:	68 e0       	ldi	r22, 0x08	; 8
     8a4:	80 e0       	ldi	r24, 0x00	; 0
     8a6:	96 e0       	ldi	r25, 0x06	; 6
     8a8:	1c df       	rcall	.-456    	; 0x6e2 <ioport_configure_port_pin>
     8aa:	41 e0       	ldi	r20, 0x01	; 1
     8ac:	50 e0       	ldi	r21, 0x00	; 0
     8ae:	60 e1       	ldi	r22, 0x10	; 16
     8b0:	80 e8       	ldi	r24, 0x80	; 128
     8b2:	96 e0       	ldi	r25, 0x06	; 6
     8b4:	16 cf       	rjmp	.-468    	; 0x6e2 <ioport_configure_port_pin>
     8b6:	08 95       	ret

000008b8 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     8b8:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     8ba:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     8bc:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     8be:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     8c0:	60 83       	st	Z, r22
	ret                             // Return to caller
     8c2:	08 95       	ret

000008c4 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     8c4:	fc 01       	movw	r30, r24
     8c6:	91 81       	ldd	r25, Z+1	; 0x01
     8c8:	95 ff       	sbrs	r25, 5
     8ca:	fd cf       	rjmp	.-6      	; 0x8c6 <usart_putchar+0x2>
     8cc:	60 83       	st	Z, r22
     8ce:	80 e0       	ldi	r24, 0x00	; 0
     8d0:	90 e0       	ldi	r25, 0x00	; 0
     8d2:	08 95       	ret

000008d4 <usart_getchar>:
     8d4:	fc 01       	movw	r30, r24
     8d6:	91 81       	ldd	r25, Z+1	; 0x01
     8d8:	99 23       	and	r25, r25
     8da:	ec f7       	brge	.-6      	; 0x8d6 <usart_getchar+0x2>
     8dc:	80 81       	ld	r24, Z
     8de:	08 95       	ret

000008e0 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     8e0:	4f 92       	push	r4
     8e2:	5f 92       	push	r5
     8e4:	6f 92       	push	r6
     8e6:	7f 92       	push	r7
     8e8:	8f 92       	push	r8
     8ea:	9f 92       	push	r9
     8ec:	af 92       	push	r10
     8ee:	bf 92       	push	r11
     8f0:	ef 92       	push	r14
     8f2:	ff 92       	push	r15
     8f4:	0f 93       	push	r16
     8f6:	1f 93       	push	r17
     8f8:	cf 93       	push	r28
     8fa:	7c 01       	movw	r14, r24
     8fc:	4a 01       	movw	r8, r20
     8fe:	5b 01       	movw	r10, r22
     900:	28 01       	movw	r4, r16
     902:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     904:	fc 01       	movw	r30, r24
     906:	84 81       	ldd	r24, Z+4	; 0x04
     908:	82 ff       	sbrs	r24, 2
     90a:	16 c0       	rjmp	.+44     	; 0x938 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     90c:	d9 01       	movw	r26, r18
     90e:	c8 01       	movw	r24, r16
     910:	68 94       	set
     912:	12 f8       	bld	r1, 2
     914:	b6 95       	lsr	r27
     916:	a7 95       	ror	r26
     918:	97 95       	ror	r25
     91a:	87 95       	ror	r24
     91c:	16 94       	lsr	r1
     91e:	d1 f7       	brne	.-12     	; 0x914 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     920:	b9 01       	movw	r22, r18
     922:	a8 01       	movw	r20, r16
     924:	03 2e       	mov	r0, r19
     926:	36 e1       	ldi	r19, 0x16	; 22
     928:	76 95       	lsr	r23
     92a:	67 95       	ror	r22
     92c:	57 95       	ror	r21
     92e:	47 95       	ror	r20
     930:	3a 95       	dec	r19
     932:	d1 f7       	brne	.-12     	; 0x928 <usart_set_baudrate+0x48>
     934:	30 2d       	mov	r19, r0
     936:	15 c0       	rjmp	.+42     	; 0x962 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     938:	d9 01       	movw	r26, r18
     93a:	c8 01       	movw	r24, r16
     93c:	68 94       	set
     93e:	13 f8       	bld	r1, 3
     940:	b6 95       	lsr	r27
     942:	a7 95       	ror	r26
     944:	97 95       	ror	r25
     946:	87 95       	ror	r24
     948:	16 94       	lsr	r1
     94a:	d1 f7       	brne	.-12     	; 0x940 <usart_set_baudrate+0x60>
		min_rate /= 2;
     94c:	b9 01       	movw	r22, r18
     94e:	a8 01       	movw	r20, r16
     950:	03 2e       	mov	r0, r19
     952:	37 e1       	ldi	r19, 0x17	; 23
     954:	76 95       	lsr	r23
     956:	67 95       	ror	r22
     958:	57 95       	ror	r21
     95a:	47 95       	ror	r20
     95c:	3a 95       	dec	r19
     95e:	d1 f7       	brne	.-12     	; 0x954 <usart_set_baudrate+0x74>
     960:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     962:	88 15       	cp	r24, r8
     964:	99 05       	cpc	r25, r9
     966:	aa 05       	cpc	r26, r10
     968:	bb 05       	cpc	r27, r11
     96a:	08 f4       	brcc	.+2      	; 0x96e <usart_set_baudrate+0x8e>
     96c:	a2 c0       	rjmp	.+324    	; 0xab2 <usart_set_baudrate+0x1d2>
     96e:	84 16       	cp	r8, r20
     970:	95 06       	cpc	r9, r21
     972:	a6 06       	cpc	r10, r22
     974:	b7 06       	cpc	r11, r23
     976:	08 f4       	brcc	.+2      	; 0x97a <usart_set_baudrate+0x9a>
     978:	9e c0       	rjmp	.+316    	; 0xab6 <usart_set_baudrate+0x1d6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     97a:	f7 01       	movw	r30, r14
     97c:	84 81       	ldd	r24, Z+4	; 0x04
     97e:	82 fd       	sbrc	r24, 2
     980:	04 c0       	rjmp	.+8      	; 0x98a <usart_set_baudrate+0xaa>
		baud *= 2;
     982:	88 0c       	add	r8, r8
     984:	99 1c       	adc	r9, r9
     986:	aa 1c       	adc	r10, r10
     988:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     98a:	c3 01       	movw	r24, r6
     98c:	b2 01       	movw	r22, r4
     98e:	a5 01       	movw	r20, r10
     990:	94 01       	movw	r18, r8
     992:	52 d5       	rcall	.+2724   	; 0x1438 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     994:	2f 3f       	cpi	r18, 0xFF	; 255
     996:	31 05       	cpc	r19, r1
     998:	41 05       	cpc	r20, r1
     99a:	51 05       	cpc	r21, r1
     99c:	08 f4       	brcc	.+2      	; 0x9a0 <usart_set_baudrate+0xc0>
     99e:	8d c0       	rjmp	.+282    	; 0xaba <usart_set_baudrate+0x1da>
     9a0:	8f ef       	ldi	r24, 0xFF	; 255
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	a0 e0       	ldi	r26, 0x00	; 0
     9a6:	b0 e0       	ldi	r27, 0x00	; 0
     9a8:	c9 ef       	ldi	r28, 0xF9	; 249
     9aa:	05 c0       	rjmp	.+10     	; 0x9b6 <usart_set_baudrate+0xd6>
     9ac:	28 17       	cp	r18, r24
     9ae:	39 07       	cpc	r19, r25
     9b0:	4a 07       	cpc	r20, r26
     9b2:	5b 07       	cpc	r21, r27
     9b4:	58 f0       	brcs	.+22     	; 0x9cc <usart_set_baudrate+0xec>
			break;
		}

		limit <<= 1;
     9b6:	88 0f       	add	r24, r24
     9b8:	99 1f       	adc	r25, r25
     9ba:	aa 1f       	adc	r26, r26
     9bc:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     9be:	cd 3f       	cpi	r28, 0xFD	; 253
     9c0:	0c f4       	brge	.+2      	; 0x9c4 <usart_set_baudrate+0xe4>
			limit |= 1;
     9c2:	81 60       	ori	r24, 0x01	; 1
     9c4:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     9c6:	c7 30       	cpi	r28, 0x07	; 7
     9c8:	89 f7       	brne	.-30     	; 0x9ac <usart_set_baudrate+0xcc>
     9ca:	4d c0       	rjmp	.+154    	; 0xa66 <usart_set_baudrate+0x186>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     9cc:	cc 23       	and	r28, r28
     9ce:	0c f0       	brlt	.+2      	; 0x9d2 <usart_set_baudrate+0xf2>
     9d0:	4a c0       	rjmp	.+148    	; 0xa66 <usart_set_baudrate+0x186>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     9d2:	d5 01       	movw	r26, r10
     9d4:	c4 01       	movw	r24, r8
     9d6:	88 0f       	add	r24, r24
     9d8:	99 1f       	adc	r25, r25
     9da:	aa 1f       	adc	r26, r26
     9dc:	bb 1f       	adc	r27, r27
     9de:	88 0f       	add	r24, r24
     9e0:	99 1f       	adc	r25, r25
     9e2:	aa 1f       	adc	r26, r26
     9e4:	bb 1f       	adc	r27, r27
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	48 1a       	sub	r4, r24
     9f0:	59 0a       	sbc	r5, r25
     9f2:	6a 0a       	sbc	r6, r26
     9f4:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     9f6:	ce 3f       	cpi	r28, 0xFE	; 254
     9f8:	ec f4       	brge	.+58     	; 0xa34 <usart_set_baudrate+0x154>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     9fa:	8d ef       	ldi	r24, 0xFD	; 253
     9fc:	9f ef       	ldi	r25, 0xFF	; 255
     9fe:	8c 1b       	sub	r24, r28
     a00:	91 09       	sbc	r25, r1
     a02:	c7 fd       	sbrc	r28, 7
     a04:	93 95       	inc	r25
     a06:	04 c0       	rjmp	.+8      	; 0xa10 <usart_set_baudrate+0x130>
     a08:	44 0c       	add	r4, r4
     a0a:	55 1c       	adc	r5, r5
     a0c:	66 1c       	adc	r6, r6
     a0e:	77 1c       	adc	r7, r7
     a10:	8a 95       	dec	r24
     a12:	d2 f7       	brpl	.-12     	; 0xa08 <usart_set_baudrate+0x128>
     a14:	d5 01       	movw	r26, r10
     a16:	c4 01       	movw	r24, r8
     a18:	b6 95       	lsr	r27
     a1a:	a7 95       	ror	r26
     a1c:	97 95       	ror	r25
     a1e:	87 95       	ror	r24
     a20:	bc 01       	movw	r22, r24
     a22:	cd 01       	movw	r24, r26
     a24:	64 0d       	add	r22, r4
     a26:	75 1d       	adc	r23, r5
     a28:	86 1d       	adc	r24, r6
     a2a:	97 1d       	adc	r25, r7
     a2c:	a5 01       	movw	r20, r10
     a2e:	94 01       	movw	r18, r8
     a30:	03 d5       	rcall	.+2566   	; 0x1438 <__udivmodsi4>
     a32:	35 c0       	rjmp	.+106    	; 0xa9e <usart_set_baudrate+0x1be>
		} else {
			baud <<= exp + 3;
     a34:	83 e0       	ldi	r24, 0x03	; 3
     a36:	8c 0f       	add	r24, r28
     a38:	a5 01       	movw	r20, r10
     a3a:	94 01       	movw	r18, r8
     a3c:	04 c0       	rjmp	.+8      	; 0xa46 <usart_set_baudrate+0x166>
     a3e:	22 0f       	add	r18, r18
     a40:	33 1f       	adc	r19, r19
     a42:	44 1f       	adc	r20, r20
     a44:	55 1f       	adc	r21, r21
     a46:	8a 95       	dec	r24
     a48:	d2 f7       	brpl	.-12     	; 0xa3e <usart_set_baudrate+0x15e>
			div = (cpu_hz + baud / 2) / baud;
     a4a:	da 01       	movw	r26, r20
     a4c:	c9 01       	movw	r24, r18
     a4e:	b6 95       	lsr	r27
     a50:	a7 95       	ror	r26
     a52:	97 95       	ror	r25
     a54:	87 95       	ror	r24
     a56:	bc 01       	movw	r22, r24
     a58:	cd 01       	movw	r24, r26
     a5a:	64 0d       	add	r22, r4
     a5c:	75 1d       	adc	r23, r5
     a5e:	86 1d       	adc	r24, r6
     a60:	97 1d       	adc	r25, r7
     a62:	ea d4       	rcall	.+2516   	; 0x1438 <__udivmodsi4>
     a64:	1c c0       	rjmp	.+56     	; 0xa9e <usart_set_baudrate+0x1be>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     a66:	83 e0       	ldi	r24, 0x03	; 3
     a68:	8c 0f       	add	r24, r28
     a6a:	a5 01       	movw	r20, r10
     a6c:	94 01       	movw	r18, r8
     a6e:	04 c0       	rjmp	.+8      	; 0xa78 <usart_set_baudrate+0x198>
     a70:	22 0f       	add	r18, r18
     a72:	33 1f       	adc	r19, r19
     a74:	44 1f       	adc	r20, r20
     a76:	55 1f       	adc	r21, r21
     a78:	8a 95       	dec	r24
     a7a:	d2 f7       	brpl	.-12     	; 0xa70 <usart_set_baudrate+0x190>
		div = (cpu_hz + baud / 2) / baud - 1;
     a7c:	da 01       	movw	r26, r20
     a7e:	c9 01       	movw	r24, r18
     a80:	b6 95       	lsr	r27
     a82:	a7 95       	ror	r26
     a84:	97 95       	ror	r25
     a86:	87 95       	ror	r24
     a88:	bc 01       	movw	r22, r24
     a8a:	cd 01       	movw	r24, r26
     a8c:	64 0d       	add	r22, r4
     a8e:	75 1d       	adc	r23, r5
     a90:	86 1d       	adc	r24, r6
     a92:	97 1d       	adc	r25, r7
     a94:	d1 d4       	rcall	.+2466   	; 0x1438 <__udivmodsi4>
     a96:	21 50       	subi	r18, 0x01	; 1
     a98:	31 09       	sbc	r19, r1
     a9a:	41 09       	sbc	r20, r1
     a9c:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     a9e:	83 2f       	mov	r24, r19
     aa0:	8f 70       	andi	r24, 0x0F	; 15
     aa2:	c2 95       	swap	r28
     aa4:	c0 7f       	andi	r28, 0xF0	; 240
     aa6:	c8 2b       	or	r28, r24
     aa8:	f7 01       	movw	r30, r14
     aaa:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     aac:	26 83       	std	Z+6, r18	; 0x06

	return true;
     aae:	81 e0       	ldi	r24, 0x01	; 1
     ab0:	18 c0       	rjmp	.+48     	; 0xae2 <usart_set_baudrate+0x202>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     ab2:	80 e0       	ldi	r24, 0x00	; 0
     ab4:	16 c0       	rjmp	.+44     	; 0xae2 <usart_set_baudrate+0x202>
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	14 c0       	rjmp	.+40     	; 0xae2 <usart_set_baudrate+0x202>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     aba:	d5 01       	movw	r26, r10
     abc:	c4 01       	movw	r24, r8
     abe:	88 0f       	add	r24, r24
     ac0:	99 1f       	adc	r25, r25
     ac2:	aa 1f       	adc	r26, r26
     ac4:	bb 1f       	adc	r27, r27
     ac6:	88 0f       	add	r24, r24
     ac8:	99 1f       	adc	r25, r25
     aca:	aa 1f       	adc	r26, r26
     acc:	bb 1f       	adc	r27, r27
     ace:	88 0f       	add	r24, r24
     ad0:	99 1f       	adc	r25, r25
     ad2:	aa 1f       	adc	r26, r26
     ad4:	bb 1f       	adc	r27, r27
     ad6:	48 1a       	sub	r4, r24
     ad8:	59 0a       	sbc	r5, r25
     ada:	6a 0a       	sbc	r6, r26
     adc:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     ade:	c9 ef       	ldi	r28, 0xF9	; 249
     ae0:	8c cf       	rjmp	.-232    	; 0x9fa <usart_set_baudrate+0x11a>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     ae2:	cf 91       	pop	r28
     ae4:	1f 91       	pop	r17
     ae6:	0f 91       	pop	r16
     ae8:	ff 90       	pop	r15
     aea:	ef 90       	pop	r14
     aec:	bf 90       	pop	r11
     aee:	af 90       	pop	r10
     af0:	9f 90       	pop	r9
     af2:	8f 90       	pop	r8
     af4:	7f 90       	pop	r7
     af6:	6f 90       	pop	r6
     af8:	5f 90       	pop	r5
     afa:	4f 90       	pop	r4
     afc:	08 95       	ret

00000afe <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     afe:	0f 93       	push	r16
     b00:	1f 93       	push	r17
     b02:	cf 93       	push	r28
     b04:	df 93       	push	r29
     b06:	ec 01       	movw	r28, r24
     b08:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     b0a:	00 97       	sbiw	r24, 0x00	; 0
     b0c:	09 f4       	brne	.+2      	; 0xb10 <usart_init_rs232+0x12>
     b0e:	e6 c0       	rjmp	.+460    	; 0xcdc <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     b10:	80 3c       	cpi	r24, 0xC0	; 192
     b12:	91 05       	cpc	r25, r1
     b14:	21 f4       	brne	.+8      	; 0xb1e <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     b16:	60 e1       	ldi	r22, 0x10	; 16
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	cd dd       	rcall	.-1126   	; 0x6b6 <sysclk_enable_module>
     b1c:	df c0       	rjmp	.+446    	; 0xcdc <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     b1e:	c0 38       	cpi	r28, 0x80	; 128
     b20:	81 e0       	ldi	r24, 0x01	; 1
     b22:	d8 07       	cpc	r29, r24
     b24:	21 f4       	brne	.+8      	; 0xb2e <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     b26:	62 e0       	ldi	r22, 0x02	; 2
     b28:	80 e0       	ldi	r24, 0x00	; 0
     b2a:	c5 dd       	rcall	.-1142   	; 0x6b6 <sysclk_enable_module>
     b2c:	d7 c0       	rjmp	.+430    	; 0xcdc <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     b2e:	c1 15       	cp	r28, r1
     b30:	e1 e0       	ldi	r30, 0x01	; 1
     b32:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     b34:	21 f4       	brne	.+8      	; 0xb3e <usart_init_rs232+0x40>
     b36:	61 e0       	ldi	r22, 0x01	; 1
     b38:	80 e0       	ldi	r24, 0x00	; 0
     b3a:	bd dd       	rcall	.-1158   	; 0x6b6 <sysclk_enable_module>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     b3c:	cf c0       	rjmp	.+414    	; 0xcdc <usart_init_rs232+0x1de>
     b3e:	c0 38       	cpi	r28, 0x80	; 128
     b40:	f3 e0       	ldi	r31, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     b42:	df 07       	cpc	r29, r31
     b44:	21 f4       	brne	.+8      	; 0xb4e <usart_init_rs232+0x50>
     b46:	61 e0       	ldi	r22, 0x01	; 1
     b48:	81 e0       	ldi	r24, 0x01	; 1
     b4a:	b5 dd       	rcall	.-1174   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     b4c:	c7 c0       	rjmp	.+398    	; 0xcdc <usart_init_rs232+0x1de>
     b4e:	c0 39       	cpi	r28, 0x90	; 144
     b50:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     b52:	d8 07       	cpc	r29, r24
     b54:	21 f4       	brne	.+8      	; 0xb5e <usart_init_rs232+0x60>
     b56:	61 e0       	ldi	r22, 0x01	; 1
     b58:	82 e0       	ldi	r24, 0x02	; 2
     b5a:	ad dd       	rcall	.-1190   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     b5c:	bf c0       	rjmp	.+382    	; 0xcdc <usart_init_rs232+0x1de>
     b5e:	c1 15       	cp	r28, r1
     b60:	e2 e0       	ldi	r30, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     b62:	de 07       	cpc	r29, r30
     b64:	21 f4       	brne	.+8      	; 0xb6e <usart_init_rs232+0x70>
     b66:	62 e0       	ldi	r22, 0x02	; 2
     b68:	81 e0       	ldi	r24, 0x01	; 1
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     b6a:	a5 dd       	rcall	.-1206   	; 0x6b6 <sysclk_enable_module>
     b6c:	b7 c0       	rjmp	.+366    	; 0xcdc <usart_init_rs232+0x1de>
     b6e:	c0 34       	cpi	r28, 0x40	; 64
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     b70:	f2 e0       	ldi	r31, 0x02	; 2
     b72:	df 07       	cpc	r29, r31
     b74:	21 f4       	brne	.+8      	; 0xb7e <usart_init_rs232+0x80>
     b76:	62 e0       	ldi	r22, 0x02	; 2
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     b78:	82 e0       	ldi	r24, 0x02	; 2
     b7a:	9d dd       	rcall	.-1222   	; 0x6b6 <sysclk_enable_module>
     b7c:	af c0       	rjmp	.+350    	; 0xcdc <usart_init_rs232+0x1de>
     b7e:	c0 32       	cpi	r28, 0x20	; 32
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     b80:	83 e0       	ldi	r24, 0x03	; 3
     b82:	d8 07       	cpc	r29, r24
     b84:	21 f4       	brne	.+8      	; 0xb8e <usart_init_rs232+0x90>
     b86:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     b88:	82 e0       	ldi	r24, 0x02	; 2
     b8a:	95 dd       	rcall	.-1238   	; 0x6b6 <sysclk_enable_module>
     b8c:	a7 c0       	rjmp	.+334    	; 0xcdc <usart_init_rs232+0x1de>
     b8e:	c1 15       	cp	r28, r1
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     b90:	e8 e0       	ldi	r30, 0x08	; 8
     b92:	de 07       	cpc	r29, r30
     b94:	21 f4       	brne	.+8      	; 0xb9e <usart_init_rs232+0xa0>
     b96:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     b98:	83 e0       	ldi	r24, 0x03	; 3
     b9a:	8d dd       	rcall	.-1254   	; 0x6b6 <sysclk_enable_module>
     b9c:	9f c0       	rjmp	.+318    	; 0xcdc <usart_init_rs232+0x1de>
     b9e:	c1 15       	cp	r28, r1
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     ba0:	f9 e0       	ldi	r31, 0x09	; 9
     ba2:	df 07       	cpc	r29, r31
     ba4:	21 f4       	brne	.+8      	; 0xbae <usart_init_rs232+0xb0>
     ba6:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     ba8:	84 e0       	ldi	r24, 0x04	; 4
     baa:	85 dd       	rcall	.-1270   	; 0x6b6 <sysclk_enable_module>
     bac:	97 c0       	rjmp	.+302    	; 0xcdc <usart_init_rs232+0x1de>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     bae:	c1 15       	cp	r28, r1
     bb0:	8a e0       	ldi	r24, 0x0A	; 10
     bb2:	d8 07       	cpc	r29, r24
     bb4:	21 f4       	brne	.+8      	; 0xbbe <usart_init_rs232+0xc0>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     bb6:	61 e0       	ldi	r22, 0x01	; 1
     bb8:	85 e0       	ldi	r24, 0x05	; 5
     bba:	7d dd       	rcall	.-1286   	; 0x6b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     bbc:	8f c0       	rjmp	.+286    	; 0xcdc <usart_init_rs232+0x1de>
     bbe:	c1 15       	cp	r28, r1
     bc0:	eb e0       	ldi	r30, 0x0B	; 11
     bc2:	de 07       	cpc	r29, r30
     bc4:	21 f4       	brne	.+8      	; 0xbce <usart_init_rs232+0xd0>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     bc6:	61 e0       	ldi	r22, 0x01	; 1
     bc8:	86 e0       	ldi	r24, 0x06	; 6
     bca:	75 dd       	rcall	.-1302   	; 0x6b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     bcc:	87 c0       	rjmp	.+270    	; 0xcdc <usart_init_rs232+0x1de>
     bce:	c0 34       	cpi	r28, 0x40	; 64
     bd0:	f8 e0       	ldi	r31, 0x08	; 8
     bd2:	df 07       	cpc	r29, r31
     bd4:	21 f4       	brne	.+8      	; 0xbde <usart_init_rs232+0xe0>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     bd6:	62 e0       	ldi	r22, 0x02	; 2
     bd8:	83 e0       	ldi	r24, 0x03	; 3
     bda:	6d dd       	rcall	.-1318   	; 0x6b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     bdc:	7f c0       	rjmp	.+254    	; 0xcdc <usart_init_rs232+0x1de>
     bde:	c0 34       	cpi	r28, 0x40	; 64
     be0:	89 e0       	ldi	r24, 0x09	; 9
     be2:	d8 07       	cpc	r29, r24
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     be4:	21 f4       	brne	.+8      	; 0xbee <usart_init_rs232+0xf0>
     be6:	62 e0       	ldi	r22, 0x02	; 2
     be8:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     bea:	65 dd       	rcall	.-1334   	; 0x6b6 <sysclk_enable_module>
     bec:	77 c0       	rjmp	.+238    	; 0xcdc <usart_init_rs232+0x1de>
     bee:	c0 34       	cpi	r28, 0x40	; 64
     bf0:	ea e0       	ldi	r30, 0x0A	; 10
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     bf2:	de 07       	cpc	r29, r30
     bf4:	21 f4       	brne	.+8      	; 0xbfe <usart_init_rs232+0x100>
     bf6:	62 e0       	ldi	r22, 0x02	; 2
     bf8:	85 e0       	ldi	r24, 0x05	; 5
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     bfa:	5d dd       	rcall	.-1350   	; 0x6b6 <sysclk_enable_module>
     bfc:	6f c0       	rjmp	.+222    	; 0xcdc <usart_init_rs232+0x1de>
     bfe:	c0 39       	cpi	r28, 0x90	; 144
     c00:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     c02:	df 07       	cpc	r29, r31
     c04:	21 f4       	brne	.+8      	; 0xc0e <usart_init_rs232+0x110>
     c06:	64 e0       	ldi	r22, 0x04	; 4
     c08:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     c0a:	55 dd       	rcall	.-1366   	; 0x6b6 <sysclk_enable_module>
     c0c:	67 c0       	rjmp	.+206    	; 0xcdc <usart_init_rs232+0x1de>
     c0e:	c0 39       	cpi	r28, 0x90	; 144
     c10:	89 e0       	ldi	r24, 0x09	; 9
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     c12:	d8 07       	cpc	r29, r24
     c14:	21 f4       	brne	.+8      	; 0xc1e <usart_init_rs232+0x120>
     c16:	64 e0       	ldi	r22, 0x04	; 4
     c18:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     c1a:	4d dd       	rcall	.-1382   	; 0x6b6 <sysclk_enable_module>
     c1c:	5f c0       	rjmp	.+190    	; 0xcdc <usart_init_rs232+0x1de>
     c1e:	c0 39       	cpi	r28, 0x90	; 144
     c20:	ea e0       	ldi	r30, 0x0A	; 10
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     c22:	de 07       	cpc	r29, r30
     c24:	21 f4       	brne	.+8      	; 0xc2e <usart_init_rs232+0x130>
     c26:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     c28:	85 e0       	ldi	r24, 0x05	; 5
     c2a:	45 dd       	rcall	.-1398   	; 0x6b6 <sysclk_enable_module>
     c2c:	57 c0       	rjmp	.+174    	; 0xcdc <usart_init_rs232+0x1de>
     c2e:	c0 39       	cpi	r28, 0x90	; 144
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     c30:	fb e0       	ldi	r31, 0x0B	; 11
     c32:	df 07       	cpc	r29, r31
     c34:	21 f4       	brne	.+8      	; 0xc3e <usart_init_rs232+0x140>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     c36:	64 e0       	ldi	r22, 0x04	; 4
     c38:	86 e0       	ldi	r24, 0x06	; 6
     c3a:	3d dd       	rcall	.-1414   	; 0x6b6 <sysclk_enable_module>
     c3c:	4f c0       	rjmp	.+158    	; 0xcdc <usart_init_rs232+0x1de>
     c3e:	c0 3c       	cpi	r28, 0xC0	; 192
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     c40:	88 e0       	ldi	r24, 0x08	; 8
     c42:	d8 07       	cpc	r29, r24
     c44:	21 f4       	brne	.+8      	; 0xc4e <usart_init_rs232+0x150>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     c46:	68 e0       	ldi	r22, 0x08	; 8
     c48:	83 e0       	ldi	r24, 0x03	; 3
     c4a:	35 dd       	rcall	.-1430   	; 0x6b6 <sysclk_enable_module>
     c4c:	47 c0       	rjmp	.+142    	; 0xcdc <usart_init_rs232+0x1de>
     c4e:	c0 3c       	cpi	r28, 0xC0	; 192
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     c50:	e9 e0       	ldi	r30, 0x09	; 9
     c52:	de 07       	cpc	r29, r30
     c54:	21 f4       	brne	.+8      	; 0xc5e <usart_init_rs232+0x160>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     c56:	68 e0       	ldi	r22, 0x08	; 8
     c58:	84 e0       	ldi	r24, 0x04	; 4
     c5a:	2d dd       	rcall	.-1446   	; 0x6b6 <sysclk_enable_module>
     c5c:	3f c0       	rjmp	.+126    	; 0xcdc <usart_init_rs232+0x1de>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     c5e:	c0 3a       	cpi	r28, 0xA0	; 160
     c60:	f8 e0       	ldi	r31, 0x08	; 8
     c62:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     c64:	21 f4       	brne	.+8      	; 0xc6e <usart_init_rs232+0x170>
     c66:	60 e1       	ldi	r22, 0x10	; 16
     c68:	83 e0       	ldi	r24, 0x03	; 3
     c6a:	25 dd       	rcall	.-1462   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     c6c:	37 c0       	rjmp	.+110    	; 0xcdc <usart_init_rs232+0x1de>
     c6e:	c0 3a       	cpi	r28, 0xA0	; 160
     c70:	89 e0       	ldi	r24, 0x09	; 9
     c72:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     c74:	21 f4       	brne	.+8      	; 0xc7e <usart_init_rs232+0x180>
     c76:	60 e1       	ldi	r22, 0x10	; 16
     c78:	84 e0       	ldi	r24, 0x04	; 4
     c7a:	1d dd       	rcall	.-1478   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     c7c:	2f c0       	rjmp	.+94     	; 0xcdc <usart_init_rs232+0x1de>
     c7e:	c0 3a       	cpi	r28, 0xA0	; 160
     c80:	ea e0       	ldi	r30, 0x0A	; 10
     c82:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     c84:	21 f4       	brne	.+8      	; 0xc8e <usart_init_rs232+0x190>
     c86:	60 e1       	ldi	r22, 0x10	; 16
     c88:	85 e0       	ldi	r24, 0x05	; 5
     c8a:	15 dd       	rcall	.-1494   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     c8c:	27 c0       	rjmp	.+78     	; 0xcdc <usart_init_rs232+0x1de>
     c8e:	c0 3a       	cpi	r28, 0xA0	; 160
     c90:	fb e0       	ldi	r31, 0x0B	; 11
     c92:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     c94:	21 f4       	brne	.+8      	; 0xc9e <usart_init_rs232+0x1a0>
     c96:	60 e1       	ldi	r22, 0x10	; 16
     c98:	86 e0       	ldi	r24, 0x06	; 6
     c9a:	0d dd       	rcall	.-1510   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     c9c:	1f c0       	rjmp	.+62     	; 0xcdc <usart_init_rs232+0x1de>
     c9e:	c0 3b       	cpi	r28, 0xB0	; 176
     ca0:	88 e0       	ldi	r24, 0x08	; 8
     ca2:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     ca4:	21 f4       	brne	.+8      	; 0xcae <usart_init_rs232+0x1b0>
     ca6:	60 e2       	ldi	r22, 0x20	; 32
     ca8:	83 e0       	ldi	r24, 0x03	; 3
     caa:	05 dd       	rcall	.-1526   	; 0x6b6 <sysclk_enable_module>
     cac:	17 c0       	rjmp	.+46     	; 0xcdc <usart_init_rs232+0x1de>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     cae:	c0 3b       	cpi	r28, 0xB0	; 176
     cb0:	e9 e0       	ldi	r30, 0x09	; 9
     cb2:	de 07       	cpc	r29, r30
     cb4:	21 f4       	brne	.+8      	; 0xcbe <usart_init_rs232+0x1c0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     cb6:	60 e2       	ldi	r22, 0x20	; 32
     cb8:	84 e0       	ldi	r24, 0x04	; 4
     cba:	fd dc       	rcall	.-1542   	; 0x6b6 <sysclk_enable_module>
     cbc:	0f c0       	rjmp	.+30     	; 0xcdc <usart_init_rs232+0x1de>
     cbe:	c0 38       	cpi	r28, 0x80	; 128
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     cc0:	f4 e0       	ldi	r31, 0x04	; 4
     cc2:	df 07       	cpc	r29, r31
     cc4:	21 f4       	brne	.+8      	; 0xcce <usart_init_rs232+0x1d0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     cc6:	60 e4       	ldi	r22, 0x40	; 64
     cc8:	83 e0       	ldi	r24, 0x03	; 3
     cca:	f5 dc       	rcall	.-1558   	; 0x6b6 <sysclk_enable_module>
     ccc:	07 c0       	rjmp	.+14     	; 0xcdc <usart_init_rs232+0x1de>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     cce:	c0 3a       	cpi	r28, 0xA0	; 160
     cd0:	84 e0       	ldi	r24, 0x04	; 4
     cd2:	d8 07       	cpc	r29, r24
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     cd4:	19 f4       	brne	.+6      	; 0xcdc <usart_init_rs232+0x1de>
     cd6:	60 e4       	ldi	r22, 0x40	; 64
     cd8:	85 e0       	ldi	r24, 0x05	; 5
     cda:	ed dc       	rcall	.-1574   	; 0x6b6 <sysclk_enable_module>
     cdc:	8d 81       	ldd	r24, Y+5	; 0x05
     cde:	8f 73       	andi	r24, 0x3F	; 63
     ce0:	8d 83       	std	Y+5, r24	; 0x05
     ce2:	f8 01       	movw	r30, r16
     ce4:	95 81       	ldd	r25, Z+5	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     ce6:	84 81       	ldd	r24, Z+4	; 0x04
     ce8:	89 2b       	or	r24, r25
     cea:	96 81       	ldd	r25, Z+6	; 0x06
     cec:	91 11       	cpse	r25, r1
     cee:	98 e0       	ldi	r25, 0x08	; 8
     cf0:	89 2b       	or	r24, r25
     cf2:	8d 83       	std	Y+5, r24	; 0x05
     cf4:	f8 01       	movw	r30, r16
     cf6:	40 81       	ld	r20, Z
     cf8:	51 81       	ldd	r21, Z+1	; 0x01
     cfa:	62 81       	ldd	r22, Z+2	; 0x02
     cfc:	73 81       	ldd	r23, Z+3	; 0x03
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     cfe:	00 e0       	ldi	r16, 0x00	; 0
     d00:	12 e1       	ldi	r17, 0x12	; 18
     d02:	2a e7       	ldi	r18, 0x7A	; 122
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	ce 01       	movw	r24, r28
     d08:	eb dd       	rcall	.-1066   	; 0x8e0 <usart_set_baudrate>
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     d0a:	9c 81       	ldd	r25, Y+4	; 0x04
     d0c:	98 60       	ori	r25, 0x08	; 8
     d0e:	9c 83       	std	Y+4, r25	; 0x04
     d10:	9c 81       	ldd	r25, Y+4	; 0x04
     d12:	90 61       	ori	r25, 0x10	; 16
     d14:	9c 83       	std	Y+4, r25	; 0x04
     d16:	df 91       	pop	r29
     d18:	cf 91       	pop	r28
     d1a:	1f 91       	pop	r17
     d1c:	0f 91       	pop	r16
     d1e:	08 95       	ret

00000d20 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     d20:	cf 92       	push	r12
     d22:	df 92       	push	r13
     d24:	ef 92       	push	r14
     d26:	ff 92       	push	r15
     d28:	0f 93       	push	r16
     d2a:	1f 93       	push	r17
     d2c:	cf 93       	push	r28
     d2e:	df 93       	push	r29
     d30:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
     d32:	d9 01       	movw	r26, r18
     d34:	c8 01       	movw	r24, r16
     d36:	b6 95       	lsr	r27
     d38:	a7 95       	ror	r26
     d3a:	97 95       	ror	r25
     d3c:	87 95       	ror	r24
     d3e:	48 17       	cp	r20, r24
     d40:	59 07       	cpc	r21, r25
     d42:	6a 07       	cpc	r22, r26
     d44:	7b 07       	cpc	r23, r27
     d46:	70 f4       	brcc	.+28     	; 0xd64 <usart_spi_set_baudrate+0x44>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
     d48:	6a 01       	movw	r12, r20
     d4a:	7b 01       	movw	r14, r22
     d4c:	cc 0c       	add	r12, r12
     d4e:	dd 1c       	adc	r13, r13
     d50:	ee 1c       	adc	r14, r14
     d52:	ff 1c       	adc	r15, r15
     d54:	c9 01       	movw	r24, r18
     d56:	b8 01       	movw	r22, r16
     d58:	a7 01       	movw	r20, r14
     d5a:	96 01       	movw	r18, r12
     d5c:	6d d3       	rcall	.+1754   	; 0x1438 <__udivmodsi4>
     d5e:	21 50       	subi	r18, 0x01	; 1
     d60:	31 09       	sbc	r19, r1
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <usart_spi_set_baudrate+0x48>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
     d64:	20 e0       	ldi	r18, 0x00	; 0
     d66:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
     d68:	83 2f       	mov	r24, r19
     d6a:	8f 70       	andi	r24, 0x0F	; 15
     d6c:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
     d6e:	2e 83       	std	Y+6, r18	; 0x06
}
     d70:	df 91       	pop	r29
     d72:	cf 91       	pop	r28
     d74:	1f 91       	pop	r17
     d76:	0f 91       	pop	r16
     d78:	ff 90       	pop	r15
     d7a:	ef 90       	pop	r14
     d7c:	df 90       	pop	r13
     d7e:	cf 90       	pop	r12
     d80:	08 95       	ret

00000d82 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
     d82:	df 92       	push	r13
     d84:	ef 92       	push	r14
     d86:	ff 92       	push	r15
     d88:	0f 93       	push	r16
     d8a:	1f 93       	push	r17
     d8c:	cf 93       	push	r28
     d8e:	df 93       	push	r29
     d90:	1f 92       	push	r1
     d92:	cd b7       	in	r28, 0x3d	; 61
     d94:	de b7       	in	r29, 0x3e	; 62
     d96:	7c 01       	movw	r14, r24
     d98:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     d9a:	00 97       	sbiw	r24, 0x00	; 0
     d9c:	09 f4       	brne	.+2      	; 0xda0 <usart_init_spi+0x1e>
     d9e:	b2 c1       	rjmp	.+868    	; 0x1104 <usart_init_spi+0x382>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     da0:	80 3c       	cpi	r24, 0xC0	; 192
     da2:	91 05       	cpc	r25, r1
     da4:	21 f4       	brne	.+8      	; 0xdae <usart_init_spi+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     da6:	60 e1       	ldi	r22, 0x10	; 16
     da8:	80 e0       	ldi	r24, 0x00	; 0
     daa:	85 dc       	rcall	.-1782   	; 0x6b6 <sysclk_enable_module>
     dac:	ab c1       	rjmp	.+854    	; 0x1104 <usart_init_spi+0x382>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     dae:	80 e8       	ldi	r24, 0x80	; 128
     db0:	e8 16       	cp	r14, r24
     db2:	81 e0       	ldi	r24, 0x01	; 1
     db4:	f8 06       	cpc	r15, r24
     db6:	21 f4       	brne	.+8      	; 0xdc0 <usart_init_spi+0x3e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     db8:	62 e0       	ldi	r22, 0x02	; 2
     dba:	80 e0       	ldi	r24, 0x00	; 0
     dbc:	7c dc       	rcall	.-1800   	; 0x6b6 <sysclk_enable_module>
     dbe:	a2 c1       	rjmp	.+836    	; 0x1104 <usart_init_spi+0x382>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     dc0:	e1 14       	cp	r14, r1
     dc2:	e1 e0       	ldi	r30, 0x01	; 1
     dc4:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     dc6:	21 f4       	brne	.+8      	; 0xdd0 <usart_init_spi+0x4e>
     dc8:	61 e0       	ldi	r22, 0x01	; 1
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	74 dc       	rcall	.-1816   	; 0x6b6 <sysclk_enable_module>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     dce:	9a c1       	rjmp	.+820    	; 0x1104 <usart_init_spi+0x382>
     dd0:	f0 e8       	ldi	r31, 0x80	; 128
     dd2:	ef 16       	cp	r14, r31
     dd4:	f3 e0       	ldi	r31, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     dd6:	ff 06       	cpc	r15, r31
     dd8:	21 f4       	brne	.+8      	; 0xde2 <usart_init_spi+0x60>
     dda:	61 e0       	ldi	r22, 0x01	; 1
     ddc:	81 e0       	ldi	r24, 0x01	; 1
     dde:	6b dc       	rcall	.-1834   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     de0:	91 c1       	rjmp	.+802    	; 0x1104 <usart_init_spi+0x382>
     de2:	30 e9       	ldi	r19, 0x90	; 144
     de4:	e3 16       	cp	r14, r19
     de6:	33 e0       	ldi	r19, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     de8:	f3 06       	cpc	r15, r19
     dea:	21 f4       	brne	.+8      	; 0xdf4 <usart_init_spi+0x72>
     dec:	61 e0       	ldi	r22, 0x01	; 1
     dee:	82 e0       	ldi	r24, 0x02	; 2
     df0:	62 dc       	rcall	.-1852   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     df2:	88 c1       	rjmp	.+784    	; 0x1104 <usart_init_spi+0x382>
     df4:	e1 14       	cp	r14, r1
     df6:	82 e0       	ldi	r24, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     df8:	f8 06       	cpc	r15, r24
     dfa:	21 f4       	brne	.+8      	; 0xe04 <usart_init_spi+0x82>
     dfc:	62 e0       	ldi	r22, 0x02	; 2
     dfe:	81 e0       	ldi	r24, 0x01	; 1
     e00:	5a dc       	rcall	.-1868   	; 0x6b6 <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     e02:	80 c1       	rjmp	.+768    	; 0x1104 <usart_init_spi+0x382>
     e04:	e0 e4       	ldi	r30, 0x40	; 64
     e06:	ee 16       	cp	r14, r30
     e08:	e2 e0       	ldi	r30, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     e0a:	fe 06       	cpc	r15, r30
     e0c:	21 f4       	brne	.+8      	; 0xe16 <usart_init_spi+0x94>
     e0e:	62 e0       	ldi	r22, 0x02	; 2
     e10:	82 e0       	ldi	r24, 0x02	; 2
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     e12:	51 dc       	rcall	.-1886   	; 0x6b6 <sysclk_enable_module>
     e14:	77 c1       	rjmp	.+750    	; 0x1104 <usart_init_spi+0x382>
     e16:	f0 e2       	ldi	r31, 0x20	; 32
     e18:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     e1a:	f3 e0       	ldi	r31, 0x03	; 3
     e1c:	ff 06       	cpc	r15, r31
     e1e:	21 f4       	brne	.+8      	; 0xe28 <usart_init_spi+0xa6>
     e20:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     e22:	82 e0       	ldi	r24, 0x02	; 2
     e24:	48 dc       	rcall	.-1904   	; 0x6b6 <sysclk_enable_module>
     e26:	6e c1       	rjmp	.+732    	; 0x1104 <usart_init_spi+0x382>
     e28:	e1 14       	cp	r14, r1
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     e2a:	38 e0       	ldi	r19, 0x08	; 8
     e2c:	f3 06       	cpc	r15, r19
     e2e:	21 f4       	brne	.+8      	; 0xe38 <usart_init_spi+0xb6>
     e30:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     e32:	83 e0       	ldi	r24, 0x03	; 3
     e34:	40 dc       	rcall	.-1920   	; 0x6b6 <sysclk_enable_module>
     e36:	66 c1       	rjmp	.+716    	; 0x1104 <usart_init_spi+0x382>
     e38:	e1 14       	cp	r14, r1
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     e3a:	89 e0       	ldi	r24, 0x09	; 9
     e3c:	f8 06       	cpc	r15, r24
     e3e:	21 f4       	brne	.+8      	; 0xe48 <usart_init_spi+0xc6>
     e40:	61 e0       	ldi	r22, 0x01	; 1
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     e42:	84 e0       	ldi	r24, 0x04	; 4
     e44:	38 dc       	rcall	.-1936   	; 0x6b6 <sysclk_enable_module>
     e46:	5e c1       	rjmp	.+700    	; 0x1104 <usart_init_spi+0x382>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     e48:	e1 14       	cp	r14, r1
     e4a:	ea e0       	ldi	r30, 0x0A	; 10
     e4c:	fe 06       	cpc	r15, r30
     e4e:	21 f4       	brne	.+8      	; 0xe58 <usart_init_spi+0xd6>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     e50:	61 e0       	ldi	r22, 0x01	; 1
     e52:	85 e0       	ldi	r24, 0x05	; 5
     e54:	30 dc       	rcall	.-1952   	; 0x6b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     e56:	56 c1       	rjmp	.+684    	; 0x1104 <usart_init_spi+0x382>
     e58:	e1 14       	cp	r14, r1
     e5a:	fb e0       	ldi	r31, 0x0B	; 11
     e5c:	ff 06       	cpc	r15, r31
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     e5e:	21 f4       	brne	.+8      	; 0xe68 <usart_init_spi+0xe6>
     e60:	61 e0       	ldi	r22, 0x01	; 1
     e62:	86 e0       	ldi	r24, 0x06	; 6
     e64:	28 dc       	rcall	.-1968   	; 0x6b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     e66:	4e c1       	rjmp	.+668    	; 0x1104 <usart_init_spi+0x382>
     e68:	30 e4       	ldi	r19, 0x40	; 64
     e6a:	e3 16       	cp	r14, r19
     e6c:	38 e0       	ldi	r19, 0x08	; 8
     e6e:	f3 06       	cpc	r15, r19
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     e70:	21 f4       	brne	.+8      	; 0xe7a <usart_init_spi+0xf8>
     e72:	62 e0       	ldi	r22, 0x02	; 2
     e74:	83 e0       	ldi	r24, 0x03	; 3
     e76:	1f dc       	rcall	.-1986   	; 0x6b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     e78:	45 c1       	rjmp	.+650    	; 0x1104 <usart_init_spi+0x382>
     e7a:	80 e4       	ldi	r24, 0x40	; 64
     e7c:	e8 16       	cp	r14, r24
     e7e:	89 e0       	ldi	r24, 0x09	; 9
     e80:	f8 06       	cpc	r15, r24
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     e82:	21 f4       	brne	.+8      	; 0xe8c <usart_init_spi+0x10a>
     e84:	62 e0       	ldi	r22, 0x02	; 2
     e86:	84 e0       	ldi	r24, 0x04	; 4
     e88:	16 dc       	rcall	.-2004   	; 0x6b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     e8a:	3c c1       	rjmp	.+632    	; 0x1104 <usart_init_spi+0x382>
     e8c:	e0 e4       	ldi	r30, 0x40	; 64
     e8e:	ee 16       	cp	r14, r30
     e90:	ea e0       	ldi	r30, 0x0A	; 10
     e92:	fe 06       	cpc	r15, r30
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     e94:	21 f4       	brne	.+8      	; 0xe9e <usart_init_spi+0x11c>
     e96:	62 e0       	ldi	r22, 0x02	; 2
     e98:	85 e0       	ldi	r24, 0x05	; 5
     e9a:	0d dc       	rcall	.-2022   	; 0x6b6 <sysclk_enable_module>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     e9c:	33 c1       	rjmp	.+614    	; 0x1104 <usart_init_spi+0x382>
     e9e:	f0 e9       	ldi	r31, 0x90	; 144
     ea0:	ef 16       	cp	r14, r31
     ea2:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     ea4:	ff 06       	cpc	r15, r31
     ea6:	21 f4       	brne	.+8      	; 0xeb0 <usart_init_spi+0x12e>
     ea8:	64 e0       	ldi	r22, 0x04	; 4
     eaa:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     eac:	04 dc       	rcall	.-2040   	; 0x6b6 <sysclk_enable_module>
     eae:	2a c1       	rjmp	.+596    	; 0x1104 <usart_init_spi+0x382>
     eb0:	30 e9       	ldi	r19, 0x90	; 144
     eb2:	e3 16       	cp	r14, r19
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     eb4:	39 e0       	ldi	r19, 0x09	; 9
     eb6:	f3 06       	cpc	r15, r19
     eb8:	21 f4       	brne	.+8      	; 0xec2 <usart_init_spi+0x140>
     eba:	64 e0       	ldi	r22, 0x04	; 4
     ebc:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     ebe:	fb db       	rcall	.-2058   	; 0x6b6 <sysclk_enable_module>
     ec0:	21 c1       	rjmp	.+578    	; 0x1104 <usart_init_spi+0x382>
     ec2:	80 e9       	ldi	r24, 0x90	; 144
     ec4:	e8 16       	cp	r14, r24
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     ec6:	8a e0       	ldi	r24, 0x0A	; 10
     ec8:	f8 06       	cpc	r15, r24
     eca:	21 f4       	brne	.+8      	; 0xed4 <usart_init_spi+0x152>
     ecc:	64 e0       	ldi	r22, 0x04	; 4
     ece:	85 e0       	ldi	r24, 0x05	; 5
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     ed0:	f2 db       	rcall	.-2076   	; 0x6b6 <sysclk_enable_module>
     ed2:	18 c1       	rjmp	.+560    	; 0x1104 <usart_init_spi+0x382>
     ed4:	e0 e9       	ldi	r30, 0x90	; 144
     ed6:	ee 16       	cp	r14, r30
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     ed8:	eb e0       	ldi	r30, 0x0B	; 11
     eda:	fe 06       	cpc	r15, r30
     edc:	21 f4       	brne	.+8      	; 0xee6 <usart_init_spi+0x164>
     ede:	64 e0       	ldi	r22, 0x04	; 4
     ee0:	86 e0       	ldi	r24, 0x06	; 6
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     ee2:	e9 db       	rcall	.-2094   	; 0x6b6 <sysclk_enable_module>
     ee4:	0f c1       	rjmp	.+542    	; 0x1104 <usart_init_spi+0x382>
     ee6:	f0 ec       	ldi	r31, 0xC0	; 192
     ee8:	ef 16       	cp	r14, r31
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     eea:	f8 e0       	ldi	r31, 0x08	; 8
     eec:	ff 06       	cpc	r15, r31
     eee:	21 f4       	brne	.+8      	; 0xef8 <usart_init_spi+0x176>
     ef0:	68 e0       	ldi	r22, 0x08	; 8
     ef2:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     ef4:	e0 db       	rcall	.-2112   	; 0x6b6 <sysclk_enable_module>
     ef6:	06 c1       	rjmp	.+524    	; 0x1104 <usart_init_spi+0x382>
     ef8:	30 ec       	ldi	r19, 0xC0	; 192
     efa:	e3 16       	cp	r14, r19
     efc:	39 e0       	ldi	r19, 0x09	; 9
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     efe:	f3 06       	cpc	r15, r19
     f00:	21 f4       	brne	.+8      	; 0xf0a <usart_init_spi+0x188>
     f02:	68 e0       	ldi	r22, 0x08	; 8
     f04:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     f06:	d7 db       	rcall	.-2130   	; 0x6b6 <sysclk_enable_module>
     f08:	fd c0       	rjmp	.+506    	; 0x1104 <usart_init_spi+0x382>
     f0a:	80 ea       	ldi	r24, 0xA0	; 160
     f0c:	e8 16       	cp	r14, r24
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
     f0e:	88 e0       	ldi	r24, 0x08	; 8
     f10:	f8 06       	cpc	r15, r24
     f12:	61 f4       	brne	.+24     	; 0xf2c <usart_init_spi+0x1aa>
     f14:	60 e1       	ldi	r22, 0x10	; 16
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
     f16:	83 e0       	ldi	r24, 0x03	; 3
     f18:	ce db       	rcall	.-2148   	; 0x6b6 <sysclk_enable_module>
     f1a:	e0 ea       	ldi	r30, 0xA0	; 160
     f1c:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     f1e:	84 81       	ldd	r24, Z+4	; 0x04
     f20:	8f 7e       	andi	r24, 0xEF	; 239
     f22:	84 83       	std	Z+4, r24	; 0x04
     f24:	f8 01       	movw	r30, r16
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     f26:	24 81       	ldd	r18, Z+4	; 0x04
     f28:	22 50       	subi	r18, 0x02	; 2
     f2a:	4c c0       	rjmp	.+152    	; 0xfc4 <usart_init_spi+0x242>
     f2c:	f0 ea       	ldi	r31, 0xA0	; 160
     f2e:	ef 16       	cp	r14, r31
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     f30:	f9 e0       	ldi	r31, 0x09	; 9
     f32:	ff 06       	cpc	r15, r31
     f34:	21 f4       	brne	.+8      	; 0xf3e <usart_init_spi+0x1bc>
     f36:	60 e1       	ldi	r22, 0x10	; 16
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     f38:	84 e0       	ldi	r24, 0x04	; 4
     f3a:	bd db       	rcall	.-2182   	; 0x6b6 <sysclk_enable_module>
     f3c:	e3 c0       	rjmp	.+454    	; 0x1104 <usart_init_spi+0x382>
     f3e:	30 ea       	ldi	r19, 0xA0	; 160
     f40:	e3 16       	cp	r14, r19
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     f42:	3a e0       	ldi	r19, 0x0A	; 10
     f44:	f3 06       	cpc	r15, r19
     f46:	21 f4       	brne	.+8      	; 0xf50 <usart_init_spi+0x1ce>
     f48:	60 e1       	ldi	r22, 0x10	; 16
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     f4a:	85 e0       	ldi	r24, 0x05	; 5
     f4c:	b4 db       	rcall	.-2200   	; 0x6b6 <sysclk_enable_module>
     f4e:	da c0       	rjmp	.+436    	; 0x1104 <usart_init_spi+0x382>
     f50:	80 ea       	ldi	r24, 0xA0	; 160
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     f52:	e8 16       	cp	r14, r24
     f54:	8b e0       	ldi	r24, 0x0B	; 11
     f56:	f8 06       	cpc	r15, r24
     f58:	21 f4       	brne	.+8      	; 0xf62 <usart_init_spi+0x1e0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     f5a:	60 e1       	ldi	r22, 0x10	; 16
     f5c:	86 e0       	ldi	r24, 0x06	; 6
     f5e:	ab db       	rcall	.-2218   	; 0x6b6 <sysclk_enable_module>
     f60:	d1 c0       	rjmp	.+418    	; 0x1104 <usart_init_spi+0x382>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     f62:	e0 eb       	ldi	r30, 0xB0	; 176
     f64:	ee 16       	cp	r14, r30
     f66:	e8 e0       	ldi	r30, 0x08	; 8
     f68:	fe 06       	cpc	r15, r30
     f6a:	21 f4       	brne	.+8      	; 0xf74 <usart_init_spi+0x1f2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     f6c:	60 e2       	ldi	r22, 0x20	; 32
     f6e:	83 e0       	ldi	r24, 0x03	; 3
     f70:	a2 db       	rcall	.-2236   	; 0x6b6 <sysclk_enable_module>
     f72:	c8 c0       	rjmp	.+400    	; 0x1104 <usart_init_spi+0x382>
     f74:	f0 eb       	ldi	r31, 0xB0	; 176
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     f76:	ef 16       	cp	r14, r31
     f78:	f9 e0       	ldi	r31, 0x09	; 9
     f7a:	ff 06       	cpc	r15, r31
     f7c:	21 f4       	brne	.+8      	; 0xf86 <usart_init_spi+0x204>
     f7e:	60 e2       	ldi	r22, 0x20	; 32
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     f80:	84 e0       	ldi	r24, 0x04	; 4
     f82:	99 db       	rcall	.-2254   	; 0x6b6 <sysclk_enable_module>
     f84:	bf c0       	rjmp	.+382    	; 0x1104 <usart_init_spi+0x382>
     f86:	30 e8       	ldi	r19, 0x80	; 128
     f88:	e3 16       	cp	r14, r19
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     f8a:	34 e0       	ldi	r19, 0x04	; 4
     f8c:	f3 06       	cpc	r15, r19
     f8e:	21 f4       	brne	.+8      	; 0xf98 <usart_init_spi+0x216>
     f90:	60 e4       	ldi	r22, 0x40	; 64
     f92:	83 e0       	ldi	r24, 0x03	; 3
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     f94:	90 db       	rcall	.-2272   	; 0x6b6 <sysclk_enable_module>
     f96:	b6 c0       	rjmp	.+364    	; 0x1104 <usart_init_spi+0x382>
     f98:	80 ea       	ldi	r24, 0xA0	; 160
     f9a:	e8 16       	cp	r14, r24
     f9c:	84 e0       	ldi	r24, 0x04	; 4
     f9e:	f8 06       	cpc	r15, r24
     fa0:	21 f4       	brne	.+8      	; 0xfaa <usart_init_spi+0x228>
     fa2:	60 e4       	ldi	r22, 0x40	; 64
     fa4:	85 e0       	ldi	r24, 0x05	; 5
     fa6:	87 db       	rcall	.-2290   	; 0x6b6 <sysclk_enable_module>
     fa8:	ad c0       	rjmp	.+346    	; 0x1104 <usart_init_spi+0x382>
     faa:	f7 01       	movw	r30, r14
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
     fac:	84 81       	ldd	r24, Z+4	; 0x04
     fae:	8f 7e       	andi	r24, 0xEF	; 239
     fb0:	84 83       	std	Z+4, r24	; 0x04
     fb2:	fb 01       	movw	r30, r22
     fb4:	24 81       	ldd	r18, Z+4	; 0x04
     fb6:	22 50       	subi	r18, 0x02	; 2
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
     fb8:	c7 01       	movw	r24, r14
     fba:	f0 ea       	ldi	r31, 0xA0	; 160
     fbc:	ef 16       	cp	r14, r31
     fbe:	f8 e0       	ldi	r31, 0x08	; 8
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
     fc0:	ff 06       	cpc	r15, r31
     fc2:	49 f4       	brne	.+18     	; 0xfd6 <usart_init_spi+0x254>
     fc4:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <__TEXT_REGION_LENGTH__+0x70064e>
     fc8:	84 fd       	sbrc	r24, 4
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
     fca:	a5 c0       	rjmp	.+330    	; 0x1116 <usart_init_spi+0x394>
     fcc:	0f 2e       	mov	r0, r31
     fce:	f1 e1       	ldi	r31, 0x11	; 17
     fd0:	df 2e       	mov	r13, r31
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
     fd2:	f0 2d       	mov	r31, r0
     fd4:	a4 c0       	rjmp	.+328    	; 0x111e <usart_init_spi+0x39c>
     fd6:	80 3b       	cpi	r24, 0xB0	; 176
     fd8:	38 e0       	ldi	r19, 0x08	; 8
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
     fda:	93 07       	cpc	r25, r19
     fdc:	91 f0       	breq	.+36     	; 0x1002 <usart_init_spi+0x280>
     fde:	80 3a       	cpi	r24, 0xA0	; 160
     fe0:	e9 e0       	ldi	r30, 0x09	; 9
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
     fe2:	9e 07       	cpc	r25, r30
     fe4:	49 f4       	brne	.+18     	; 0xff8 <usart_init_spi+0x276>
     fe6:	30 91 6e 06 	lds	r19, 0x066E	; 0x80066e <__TEXT_REGION_LENGTH__+0x70066e>
     fea:	34 fd       	sbrc	r19, 4
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
     fec:	9b c0       	rjmp	.+310    	; 0x1124 <usart_init_spi+0x3a2>
     fee:	0f 2e       	mov	r0, r31
     ff0:	f9 e1       	ldi	r31, 0x19	; 25
     ff2:	df 2e       	mov	r13, r31
     ff4:	f0 2d       	mov	r31, r0
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
     ff6:	16 c0       	rjmp	.+44     	; 0x1024 <usart_init_spi+0x2a2>
     ff8:	80 3b       	cpi	r24, 0xB0	; 176
     ffa:	f9 e0       	ldi	r31, 0x09	; 9
     ffc:	9f 07       	cpc	r25, r31
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
     ffe:	f1 f0       	breq	.+60     	; 0x103c <usart_init_spi+0x2ba>
    1000:	04 c0       	rjmp	.+8      	; 0x100a <usart_init_spi+0x288>
    1002:	0f 2e       	mov	r0, r31
    1004:	f5 e1       	ldi	r31, 0x15	; 21
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    1006:	df 2e       	mov	r13, r31
    1008:	f0 2d       	mov	r31, r0
    100a:	80 3a       	cpi	r24, 0xA0	; 160
    100c:	3a e0       	ldi	r19, 0x0A	; 10
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    100e:	93 07       	cpc	r25, r19
    1010:	49 f4       	brne	.+18     	; 0x1024 <usart_init_spi+0x2a2>
    1012:	80 91 8e 06 	lds	r24, 0x068E	; 0x80068e <__TEXT_REGION_LENGTH__+0x70068e>
    1016:	84 fd       	sbrc	r24, 4
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    1018:	8a c0       	rjmp	.+276    	; 0x112e <usart_init_spi+0x3ac>
    101a:	0f 2e       	mov	r0, r31
    101c:	f1 e2       	ldi	r31, 0x21	; 33
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    101e:	df 2e       	mov	r13, r31
    1020:	f0 2d       	mov	r31, r0
    1022:	15 c0       	rjmp	.+42     	; 0x104e <usart_init_spi+0x2cc>
    1024:	80 3a       	cpi	r24, 0xA0	; 160
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    1026:	9b 40       	sbci	r25, 0x0B	; 11
    1028:	91 f4       	brne	.+36     	; 0x104e <usart_init_spi+0x2cc>
    102a:	80 91 ae 06 	lds	r24, 0x06AE	; 0x8006ae <__TEXT_REGION_LENGTH__+0x7006ae>
    102e:	84 fd       	sbrc	r24, 4
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1030:	0a c0       	rjmp	.+20     	; 0x1046 <usart_init_spi+0x2c4>
    1032:	0f 2e       	mov	r0, r31
    1034:	f9 e2       	ldi	r31, 0x29	; 41
    1036:	df 2e       	mov	r13, r31
    1038:	f0 2d       	mov	r31, r0
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    103a:	09 c0       	rjmp	.+18     	; 0x104e <usart_init_spi+0x2cc>
    103c:	0f 2e       	mov	r0, r31
    103e:	fd e1       	ldi	r31, 0x1D	; 29
    1040:	df 2e       	mov	r13, r31
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1042:	f0 2d       	mov	r31, r0
    1044:	04 c0       	rjmp	.+8      	; 0x104e <usart_init_spi+0x2cc>
    1046:	0f 2e       	mov	r0, r31
    1048:	fd e2       	ldi	r31, 0x2D	; 45
    104a:	df 2e       	mov	r13, r31
    104c:	f0 2d       	mov	r31, r0
    104e:	ed 2d       	mov	r30, r13
    1050:	e6 95       	lsr	r30
    1052:	e6 95       	lsr	r30
    1054:	e6 95       	lsr	r30
    1056:	30 e2       	ldi	r19, 0x20	; 32
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1058:	e3 9f       	mul	r30, r19
    105a:	f0 01       	movw	r30, r0
    105c:	11 24       	eor	r1, r1
    105e:	fa 5f       	subi	r31, 0xFA	; 250
    1060:	3d 2d       	mov	r19, r13
    1062:	37 70       	andi	r19, 0x07	; 7
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	90 e0       	ldi	r25, 0x00	; 0
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1068:	03 2e       	mov	r0, r19
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    106a:	02 c0       	rjmp	.+4      	; 0x1070 <usart_init_spi+0x2ee>
    106c:	88 0f       	add	r24, r24
    106e:	99 1f       	adc	r25, r25
    1070:	0a 94       	dec	r0
    1072:	e2 f7       	brpl	.-8      	; 0x106c <usart_init_spi+0x2ea>
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    1074:	81 83       	std	Z+1, r24	; 0x01
    1076:	22 30       	cpi	r18, 0x02	; 2

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    1078:	10 f0       	brcs	.+4      	; 0x107e <usart_init_spi+0x2fc>
    107a:	40 e0       	ldi	r20, 0x00	; 0

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    107c:	01 c0       	rjmp	.+2      	; 0x1080 <usart_init_spi+0x2fe>
    107e:	40 e4       	ldi	r20, 0x40	; 64
	cpu_irq_disable();
    1080:	df 01       	movw	r26, r30
	return flags;
    1082:	50 96       	adiw	r26, 0x10	; 16
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    1084:	a3 0f       	add	r26, r19
    1086:	b1 1d       	adc	r27, r1
    1088:	9f b7       	in	r25, 0x3f	; 63
	*pin_ctrl |= mode;
    108a:	99 83       	std	Y+1, r25	; 0x01
    108c:	f8 94       	cli
    108e:	39 81       	ldd	r19, Y+1	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1090:	2c 91       	ld	r18, X
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1092:	27 70       	andi	r18, 0x07	; 7
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    1094:	2c 93       	st	X, r18
    1096:	9c 91       	ld	r25, X
    1098:	94 2b       	or	r25, r20
    109a:	9c 93       	st	X, r25
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    109c:	3f bf       	out	0x3f, r19	; 63
    109e:	85 83       	std	Z+5, r24	; 0x05
    10a0:	f7 01       	movw	r30, r14
    10a2:	85 81       	ldd	r24, Z+5	; 0x05
    10a4:	80 6c       	ori	r24, 0xC0	; 192
		usart->CTRLC |= USART_UCPHA_bm;
    10a6:	85 83       	std	Z+5, r24	; 0x05
    10a8:	f8 01       	movw	r30, r16
    10aa:	84 81       	ldd	r24, Z+4	; 0x04
    10ac:	8d 7f       	andi	r24, 0xFD	; 253
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    10ae:	81 30       	cpi	r24, 0x01	; 1
    10b0:	29 f4       	brne	.+10     	; 0x10bc <usart_init_spi+0x33a>
    10b2:	f7 01       	movw	r30, r14
    10b4:	85 81       	ldd	r24, Z+5	; 0x05
	}
	if (opt->data_order) {
    10b6:	82 60       	ori	r24, 0x02	; 2
    10b8:	85 83       	std	Z+5, r24	; 0x05
    10ba:	04 c0       	rjmp	.+8      	; 0x10c4 <usart_init_spi+0x342>
    10bc:	f7 01       	movw	r30, r14
		(usart)->CTRLC |= USART_DORD_bm;
    10be:	85 81       	ldd	r24, Z+5	; 0x05
    10c0:	8d 7f       	andi	r24, 0xFD	; 253
    10c2:	85 83       	std	Z+5, r24	; 0x05
    10c4:	f8 01       	movw	r30, r16
    10c6:	85 81       	ldd	r24, Z+5	; 0x05
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    10c8:	88 23       	and	r24, r24
    10ca:	29 f0       	breq	.+10     	; 0x10d6 <usart_init_spi+0x354>
    10cc:	f7 01       	movw	r30, r14
    10ce:	85 81       	ldd	r24, Z+5	; 0x05
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    10d0:	84 60       	ori	r24, 0x04	; 4
    10d2:	85 83       	std	Z+5, r24	; 0x05
    10d4:	04 c0       	rjmp	.+8      	; 0x10de <usart_init_spi+0x35c>
    10d6:	f7 01       	movw	r30, r14
    10d8:	85 81       	ldd	r24, Z+5	; 0x05
    10da:	8b 7f       	andi	r24, 0xFB	; 251
    10dc:	85 83       	std	Z+5, r24	; 0x05
    10de:	f8 01       	movw	r30, r16
    10e0:	40 81       	ld	r20, Z
    10e2:	51 81       	ldd	r21, Z+1	; 0x01
    10e4:	62 81       	ldd	r22, Z+2	; 0x02
    10e6:	73 81       	ldd	r23, Z+3	; 0x03
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    10e8:	00 e0       	ldi	r16, 0x00	; 0
    10ea:	12 e1       	ldi	r17, 0x12	; 18
    10ec:	2a e7       	ldi	r18, 0x7A	; 122
    10ee:	30 e0       	ldi	r19, 0x00	; 0
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    10f0:	c7 01       	movw	r24, r14
    10f2:	16 de       	rcall	.-980    	; 0xd20 <usart_spi_set_baudrate>
    10f4:	f7 01       	movw	r30, r14
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    10f6:	84 81       	ldd	r24, Z+4	; 0x04
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    10f8:	88 60       	ori	r24, 0x08	; 8
    10fa:	84 83       	std	Z+4, r24	; 0x04
    10fc:	84 81       	ldd	r24, Z+4	; 0x04
    10fe:	80 61       	ori	r24, 0x10	; 16
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1100:	84 83       	std	Z+4, r24	; 0x04
    1102:	1a c0       	rjmp	.+52     	; 0x1138 <usart_init_spi+0x3b6>
    1104:	f7 01       	movw	r30, r14
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    1106:	84 81       	ldd	r24, Z+4	; 0x04
    1108:	8f 7e       	andi	r24, 0xEF	; 239
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    110a:	84 83       	std	Z+4, r24	; 0x04
    110c:	f8 01       	movw	r30, r16
    110e:	24 81       	ldd	r18, Z+4	; 0x04
    1110:	22 50       	subi	r18, 0x02	; 2
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    1112:	c7 01       	movw	r24, r14
    1114:	60 cf       	rjmp	.-320    	; 0xfd6 <usart_init_spi+0x254>
    1116:	0f 2e       	mov	r0, r31
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1118:	f5 e1       	ldi	r31, 0x15	; 21
    111a:	df 2e       	mov	r13, r31
    111c:	f0 2d       	mov	r31, r0
    111e:	80 ea       	ldi	r24, 0xA0	; 160
    1120:	98 e0       	ldi	r25, 0x08	; 8
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    1122:	6a cf       	rjmp	.-300    	; 0xff8 <usart_init_spi+0x276>
    1124:	0f 2e       	mov	r0, r31
    1126:	fd e1       	ldi	r31, 0x1D	; 29
    1128:	df 2e       	mov	r13, r31
    112a:	f0 2d       	mov	r31, r0
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    112c:	7b cf       	rjmp	.-266    	; 0x1024 <usart_init_spi+0x2a2>
    112e:	0f 2e       	mov	r0, r31
    1130:	f5 e2       	ldi	r31, 0x25	; 37
    1132:	df 2e       	mov	r13, r31
    1134:	f0 2d       	mov	r31, r0
    1136:	8b cf       	rjmp	.-234    	; 0x104e <usart_init_spi+0x2cc>
    1138:	0f 90       	pop	r0
    113a:	df 91       	pop	r29
    113c:	cf 91       	pop	r28
    113e:	1f 91       	pop	r17
    1140:	0f 91       	pop	r16
    1142:	ff 90       	pop	r15
    1144:	ef 90       	pop	r14
    1146:	df 90       	pop	r13
    1148:	08 95       	ret

0000114a <st7565r_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
    114a:	1f 93       	push	r17
    114c:	cf 93       	push	r28
    114e:	df 93       	push	r29
    1150:	1f 92       	push	r1
    1152:	cd b7       	in	r28, 0x3d	; 61
    1154:	de b7       	in	r29, 0x3e	; 62
    1156:	18 2f       	mov	r17, r24
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1158:	8b e2       	ldi	r24, 0x2B	; 43
    115a:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    115c:	be 01       	movw	r22, r28
    115e:	6f 5f       	subi	r22, 0xFF	; 255
    1160:	7f 4f       	sbci	r23, 0xFF	; 255
    1162:	80 ea       	ldi	r24, 0xA0	; 160
    1164:	99 e0       	ldi	r25, 0x09	; 9
    1166:	2d db       	rcall	.-2470   	; 0x7c2 <usart_spi_select_device>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1168:	81 e0       	ldi	r24, 0x01	; 1
    116a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    116e:	e0 ea       	ldi	r30, 0xA0	; 160
    1170:	f9 e0       	ldi	r31, 0x09	; 9
    1172:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1174:	85 ff       	sbrs	r24, 5
    1176:	fd cf       	rjmp	.-6      	; 0x1172 <st7565r_write_command+0x28>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1178:	10 93 a0 09 	sts	0x09A0, r17	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    117c:	e0 ea       	ldi	r30, 0xA0	; 160
    117e:	f9 e0       	ldi	r31, 0x09	; 9
    1180:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1182:	86 ff       	sbrs	r24, 6
    1184:	fd cf       	rjmp	.-6      	; 0x1180 <st7565r_write_command+0x36>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1186:	e0 ea       	ldi	r30, 0xA0	; 160
    1188:	f9 e0       	ldi	r31, 0x09	; 9
    118a:	80 e4       	ldi	r24, 0x40	; 64
    118c:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    118e:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1190:	be 01       	movw	r22, r28
    1192:	6f 5f       	subi	r22, 0xFF	; 255
    1194:	7f 4f       	sbci	r23, 0xFF	; 255
    1196:	80 ea       	ldi	r24, 0xA0	; 160
    1198:	99 e0       	ldi	r25, 0x09	; 9
    119a:	29 db       	rcall	.-2478   	; 0x7ee <usart_spi_deselect_device>
	spi_select_device(ST7565R_SPI, &device);
	ioport_set_pin_low(ST7565R_A0_PIN);
	spi_write_single(ST7565R_SPI, command);
	spi_deselect_device(ST7565R_SPI, &device);
#endif
}
    119c:	0f 90       	pop	r0
    119e:	df 91       	pop	r29
    11a0:	cf 91       	pop	r28
    11a2:	1f 91       	pop	r17
    11a4:	08 95       	ret

000011a6 <getCharacter>:
		int userInput = getCharacter(input);
		displayCharacter(userInput);
	}
}

int getCharacter(int input) {
    11a6:	fc 01       	movw	r30, r24
	if(input == 13)
    11a8:	8d 30       	cpi	r24, 0x0D	; 13
    11aa:	91 05       	cpc	r25, r1
    11ac:	09 f4       	brne	.+2      	; 0x11b0 <getCharacter+0xa>
    11ae:	8e c0       	rjmp	.+284    	; 0x12cc <getCharacter+0x126>
	return 100;
	
	if(input > 96 && input < 128){
    11b0:	81 56       	subi	r24, 0x61	; 97
    11b2:	91 09       	sbc	r25, r1
    11b4:	4f 97       	sbiw	r24, 0x1f	; 31
    11b6:	08 f4       	brcc	.+2      	; 0x11ba <getCharacter+0x14>
		input -= 32;
    11b8:	b0 97       	sbiw	r30, 0x20	; 32
	}
	
	if(input < 48 || (input > 57 && input < 65) || input > 90){
    11ba:	cf 01       	movw	r24, r30
    11bc:	c0 97       	sbiw	r24, 0x30	; 48
    11be:	8b 32       	cpi	r24, 0x2B	; 43
    11c0:	91 05       	cpc	r25, r1
    11c2:	08 f0       	brcs	.+2      	; 0x11c6 <getCharacter+0x20>
    11c4:	86 c0       	rjmp	.+268    	; 0x12d2 <getCharacter+0x12c>
    11c6:	0a 97       	sbiw	r24, 0x0a	; 10
    11c8:	07 97       	sbiw	r24, 0x07	; 7
    11ca:	08 f4       	brcc	.+2      	; 0x11ce <getCharacter+0x28>
    11cc:	85 c0       	rjmp	.+266    	; 0x12d8 <getCharacter+0x132>
	}
	
	char character = (char)input;
	
	int x;
	switch(character){
    11ce:	8e 2f       	mov	r24, r30
    11d0:	ee 0f       	add	r30, r30
    11d2:	99 0b       	sbc	r25, r25
    11d4:	aa 0b       	sbc	r26, r26
    11d6:	bb 0b       	sbc	r27, r27
    11d8:	fc 01       	movw	r30, r24
    11da:	b0 97       	sbiw	r30, 0x20	; 32
    11dc:	eb 33       	cpi	r30, 0x3B	; 59
    11de:	f1 05       	cpc	r31, r1
    11e0:	08 f0       	brcs	.+2      	; 0x11e4 <getCharacter+0x3e>
    11e2:	7d c0       	rjmp	.+250    	; 0x12de <getCharacter+0x138>
    11e4:	88 27       	eor	r24, r24
    11e6:	e2 50       	subi	r30, 0x02	; 2
    11e8:	ff 4f       	sbci	r31, 0xFF	; 255
    11ea:	8f 4f       	sbci	r24, 0xFF	; 255
    11ec:	47 c1       	rjmp	.+654    	; 0x147c <__tablejump2__>
		//int x;
		case 'A':
		x = 0;
    11ee:	80 e0       	ldi	r24, 0x00	; 0
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	08 95       	ret
		break;
		case 'B':
		x = 1;
    11f4:	81 e0       	ldi	r24, 0x01	; 1
    11f6:	90 e0       	ldi	r25, 0x00	; 0
		break;
    11f8:	08 95       	ret
		case 'C':
		x = 2;
    11fa:	82 e0       	ldi	r24, 0x02	; 2
    11fc:	90 e0       	ldi	r25, 0x00	; 0
		break;
    11fe:	08 95       	ret
		case 'D':
		x = 3;
    1200:	83 e0       	ldi	r24, 0x03	; 3
    1202:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1204:	08 95       	ret
		case 'E':
		x = 4;
    1206:	84 e0       	ldi	r24, 0x04	; 4
    1208:	90 e0       	ldi	r25, 0x00	; 0
		break;
    120a:	08 95       	ret
		case 'F':
		x = 5;
    120c:	85 e0       	ldi	r24, 0x05	; 5
    120e:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1210:	08 95       	ret
		case 'G':
		x = 6;
    1212:	86 e0       	ldi	r24, 0x06	; 6
    1214:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1216:	08 95       	ret
		case 'H':
		x = 7;
    1218:	87 e0       	ldi	r24, 0x07	; 7
    121a:	90 e0       	ldi	r25, 0x00	; 0
		break;
    121c:	08 95       	ret
		case 'I':
		x = 8;
    121e:	88 e0       	ldi	r24, 0x08	; 8
    1220:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1222:	08 95       	ret
		case 'J':
		x = 9;
    1224:	89 e0       	ldi	r24, 0x09	; 9
    1226:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1228:	08 95       	ret
		case 'K':
		x = 10;
    122a:	8a e0       	ldi	r24, 0x0A	; 10
    122c:	90 e0       	ldi	r25, 0x00	; 0
		break;
    122e:	08 95       	ret
		case 'L':
		x = 11;
    1230:	8b e0       	ldi	r24, 0x0B	; 11
    1232:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1234:	08 95       	ret
		case 'M':
		x = 12;
    1236:	8c e0       	ldi	r24, 0x0C	; 12
    1238:	90 e0       	ldi	r25, 0x00	; 0
		break;
    123a:	08 95       	ret
		case 'N':
		x = 13;
    123c:	8d e0       	ldi	r24, 0x0D	; 13
    123e:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1240:	08 95       	ret
		case 'O':
		x = 14;
    1242:	8e e0       	ldi	r24, 0x0E	; 14
    1244:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1246:	08 95       	ret
		case 'P':
		x = 15;
    1248:	8f e0       	ldi	r24, 0x0F	; 15
    124a:	90 e0       	ldi	r25, 0x00	; 0
		break;
    124c:	08 95       	ret
		case 'Q':
		x = 16;
    124e:	80 e1       	ldi	r24, 0x10	; 16
    1250:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1252:	08 95       	ret
		case 'R':
		x = 17;
    1254:	81 e1       	ldi	r24, 0x11	; 17
    1256:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1258:	08 95       	ret
		case 'S':
		x = 18;
    125a:	82 e1       	ldi	r24, 0x12	; 18
    125c:	90 e0       	ldi	r25, 0x00	; 0
		break;
    125e:	08 95       	ret
		case 'T':
		x = 19;
    1260:	83 e1       	ldi	r24, 0x13	; 19
    1262:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1264:	08 95       	ret
		case 'U':
		x = 20;
    1266:	84 e1       	ldi	r24, 0x14	; 20
    1268:	90 e0       	ldi	r25, 0x00	; 0
		break;
    126a:	08 95       	ret
		case 'V':
		x = 21;
    126c:	85 e1       	ldi	r24, 0x15	; 21
    126e:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1270:	08 95       	ret
		case 'W':
		x = 22;
    1272:	86 e1       	ldi	r24, 0x16	; 22
    1274:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1276:	08 95       	ret
		case 'X':
		x = 23;
    1278:	87 e1       	ldi	r24, 0x17	; 23
    127a:	90 e0       	ldi	r25, 0x00	; 0
		break;
    127c:	08 95       	ret
		case 'Y':
		x = 24;
    127e:	88 e1       	ldi	r24, 0x18	; 24
    1280:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1282:	08 95       	ret
		case 'Z':
		x = 25;
    1284:	89 e1       	ldi	r24, 0x19	; 25
    1286:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1288:	08 95       	ret
		case ' ':
		x = 26;
    128a:	8a e1       	ldi	r24, 0x1A	; 26
    128c:	90 e0       	ldi	r25, 0x00	; 0
		break;
    128e:	08 95       	ret
		case '1':
		x = 27;
    1290:	8b e1       	ldi	r24, 0x1B	; 27
    1292:	90 e0       	ldi	r25, 0x00	; 0
		break;
    1294:	08 95       	ret
		case '2':
		x = 28;
    1296:	8c e1       	ldi	r24, 0x1C	; 28
    1298:	90 e0       	ldi	r25, 0x00	; 0
		break;
    129a:	08 95       	ret
		case '3':
		x = 29;
    129c:	8d e1       	ldi	r24, 0x1D	; 29
    129e:	90 e0       	ldi	r25, 0x00	; 0
		break;
    12a0:	08 95       	ret
		case '4':
		x = 30;
    12a2:	8e e1       	ldi	r24, 0x1E	; 30
    12a4:	90 e0       	ldi	r25, 0x00	; 0
		break;
    12a6:	08 95       	ret
		case '5':
		x = 31;
    12a8:	8f e1       	ldi	r24, 0x1F	; 31
    12aa:	90 e0       	ldi	r25, 0x00	; 0
		break;
    12ac:	08 95       	ret
		case '6':
		x = 32;
    12ae:	80 e2       	ldi	r24, 0x20	; 32
    12b0:	90 e0       	ldi	r25, 0x00	; 0
		break;
    12b2:	08 95       	ret
		case '7':
		x = 33;
    12b4:	81 e2       	ldi	r24, 0x21	; 33
    12b6:	90 e0       	ldi	r25, 0x00	; 0
		break;
    12b8:	08 95       	ret
		case '8':
		x = 34;
    12ba:	82 e2       	ldi	r24, 0x22	; 34
    12bc:	90 e0       	ldi	r25, 0x00	; 0
		break;
    12be:	08 95       	ret
		case '9':
		x = 35;
    12c0:	83 e2       	ldi	r24, 0x23	; 35
    12c2:	90 e0       	ldi	r25, 0x00	; 0
		break;
    12c4:	08 95       	ret
		case '0':
		x = 36;
    12c6:	84 e2       	ldi	r24, 0x24	; 36
    12c8:	90 e0       	ldi	r25, 0x00	; 0
		break;
    12ca:	08 95       	ret
	}
}

int getCharacter(int input) {
	if(input == 13)
	return 100;
    12cc:	84 e6       	ldi	r24, 0x64	; 100
    12ce:	90 e0       	ldi	r25, 0x00	; 0
    12d0:	08 95       	ret
	if(input > 96 && input < 128){
		input -= 32;
	}
	
	if(input < 48 || (input > 57 && input < 65) || input > 90){
		return 26;
    12d2:	8a e1       	ldi	r24, 0x1A	; 26
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	08 95       	ret
    12d8:	8a e1       	ldi	r24, 0x1A	; 26
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	08 95       	ret
	}
	
	char character = (char)input;
	
	int x;
	switch(character){
    12de:	80 e0       	ldi	r24, 0x00	; 0
    12e0:	90 e0       	ldi	r25, 0x00	; 0
		break;
		default:
		break;
	}
	return x;
}
    12e2:	08 95       	ret

000012e4 <displayCharacter>:

void displayCharacter(uint8_t character)
{
    12e4:	6f 92       	push	r6
    12e6:	7f 92       	push	r7
    12e8:	8f 92       	push	r8
    12ea:	9f 92       	push	r9
    12ec:	af 92       	push	r10
    12ee:	bf 92       	push	r11
    12f0:	cf 92       	push	r12
    12f2:	df 92       	push	r13
    12f4:	ef 92       	push	r14
    12f6:	ff 92       	push	r15
    12f8:	0f 93       	push	r16
    12fa:	1f 93       	push	r17
    12fc:	cf 93       	push	r28
    12fe:	df 93       	push	r29
    1300:	1f 92       	push	r1
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
    1306:	90 e0       	ldi	r25, 0x00	; 0
    1308:	7c 01       	movw	r14, r24
    130a:	ee 0c       	add	r14, r14
    130c:	ff 1c       	adc	r15, r15
    130e:	e8 0e       	add	r14, r24
    1310:	f9 1e       	adc	r15, r25
    1312:	97 01       	movw	r18, r14
    1314:	22 0f       	add	r18, r18
    1316:	33 1f       	adc	r19, r19
    1318:	22 0f       	add	r18, r18
    131a:	33 1f       	adc	r19, r19
    131c:	a9 01       	movw	r20, r18
    131e:	45 5e       	subi	r20, 0xE5	; 229
    1320:	5f 4d       	sbci	r21, 0xDF	; 223
    1322:	7a 01       	movw	r14, r20
    1324:	01 96       	adiw	r24, 0x01	; 1
    1326:	6c 01       	movw	r12, r24
    1328:	cc 0c       	add	r12, r12
    132a:	dd 1c       	adc	r13, r13
    132c:	8c 0d       	add	r24, r12
    132e:	9d 1d       	adc	r25, r13
    1330:	88 0f       	add	r24, r24
    1332:	99 1f       	adc	r25, r25
    1334:	88 0f       	add	r24, r24
    1336:	99 1f       	adc	r25, r25
    1338:	fc 01       	movw	r30, r24
    133a:	e5 5e       	subi	r30, 0xE5	; 229
    133c:	ff 4d       	sbci	r31, 0xDF	; 223
    133e:	6f 01       	movw	r12, r30
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1340:	0f 2e       	mov	r0, r31
    1342:	fb e2       	ldi	r31, 0x2B	; 43
    1344:	6f 2e       	mov	r6, r31
    1346:	f0 2d       	mov	r31, r0
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1348:	00 ea       	ldi	r16, 0xA0	; 160
    134a:	19 e0       	ldi	r17, 0x09	; 9
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    134c:	0f 2e       	mov	r0, r31
    134e:	f0 e6       	ldi	r31, 0x60	; 96
    1350:	af 2e       	mov	r10, r31
    1352:	f6 e0       	ldi	r31, 0x06	; 6
    1354:	bf 2e       	mov	r11, r31
    1356:	f0 2d       	mov	r31, r0
    1358:	99 24       	eor	r9, r9
    135a:	93 94       	inc	r9
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    135c:	68 94       	set
    135e:	77 24       	eor	r7, r7
    1360:	76 f8       	bld	r7, 6
	// set addresses at beginning of display

	int i;
	for (i = 0; i < 6; i++)
	{
		st7565r_write_data(Characters[character][i]);
    1362:	f7 01       	movw	r30, r14
    1364:	80 80       	ld	r8, Z
    1366:	f2 e0       	ldi	r31, 0x02	; 2
    1368:	ef 0e       	add	r14, r31
    136a:	f1 1c       	adc	r15, r1
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    136c:	69 82       	std	Y+1, r6	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    136e:	be 01       	movw	r22, r28
    1370:	6f 5f       	subi	r22, 0xFF	; 255
    1372:	7f 4f       	sbci	r23, 0xFF	; 255
    1374:	c8 01       	movw	r24, r16
    1376:	25 da       	rcall	.-2998   	; 0x7c2 <usart_spi_select_device>
    1378:	f5 01       	movw	r30, r10
    137a:	95 82       	std	Z+5, r9	; 0x05
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    137c:	f8 01       	movw	r30, r16
    137e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1380:	85 ff       	sbrs	r24, 5
    1382:	fc cf       	rjmp	.-8      	; 0x137c <displayCharacter+0x98>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1384:	80 82       	st	Z, r8
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1386:	f8 01       	movw	r30, r16
    1388:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    138a:	86 ff       	sbrs	r24, 6
    138c:	fc cf       	rjmp	.-8      	; 0x1386 <displayCharacter+0xa2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    138e:	71 82       	std	Z+1, r7	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1390:	80 81       	ld	r24, Z
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1392:	f5 01       	movw	r30, r10
    1394:	96 82       	std	Z+6, r9	; 0x06
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1396:	be 01       	movw	r22, r28
    1398:	6f 5f       	subi	r22, 0xFF	; 255
    139a:	7f 4f       	sbci	r23, 0xFF	; 255
    139c:	c8 01       	movw	r24, r16
    139e:	27 da       	rcall	.-2994   	; 0x7ee <usart_spi_deselect_device>
void displayCharacter(uint8_t character)
{
	// set addresses at beginning of display

	int i;
	for (i = 0; i < 6; i++)
    13a0:	ec 14       	cp	r14, r12
    13a2:	fd 04       	cpc	r15, r13
    13a4:	f1 f6       	brne	.-68     	; 0x1362 <displayCharacter+0x7e>
	{
		st7565r_write_data(Characters[character][i]);
	}
    13a6:	0f 90       	pop	r0
    13a8:	df 91       	pop	r29
    13aa:	cf 91       	pop	r28
    13ac:	1f 91       	pop	r17
    13ae:	0f 91       	pop	r16
    13b0:	ff 90       	pop	r15
    13b2:	ef 90       	pop	r14
    13b4:	df 90       	pop	r13
    13b6:	cf 90       	pop	r12
    13b8:	bf 90       	pop	r11
    13ba:	af 90       	pop	r10
    13bc:	9f 90       	pop	r9
    13be:	8f 90       	pop	r8
    13c0:	7f 90       	pop	r7
    13c2:	6f 90       	pop	r6
    13c4:	08 95       	ret

000013c6 <main>:
	0x06, 0x09, 0x09, 0x7F, 0x00,0x00,  //9
	0x7F, 0x41, 0x41, 0x7F, 0x00,0x00,  //0
};

int main(void)
{
    13c6:	cf 93       	push	r28
    13c8:	df 93       	push	r29
    13ca:	cd b7       	in	r28, 0x3d	; 61
    13cc:	de b7       	in	r29, 0x3e	; 62
    13ce:	64 97       	sbiw	r28, 0x14	; 20
    13d0:	cd bf       	out	0x3d, r28	; 61
	uint8_t column_address;
	//! store the LCD controller start draw line
	uint8_t start_line_address = 0;

	board_init();
	sysclk_init();
    13d2:	de bf       	out	0x3e, r29	; 62
    13d4:	22 da       	rcall	.-3004   	; 0x81a <board_init>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    13d6:	36 d9       	rcall	.-3476   	; 0x644 <sysclk_init>
    13d8:	80 e1       	ldi	r24, 0x10	; 16
    13da:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
    13de:	0e 94 5e 01 	call	0x2bc	; 0x2bc <st7565r_init>
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
    13e2:	80 eb       	ldi	r24, 0xB0	; 176
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
    13e4:	b2 de       	rcall	.-668    	; 0x114a <st7565r_write_command>
    13e6:	80 e1       	ldi	r24, 0x10	; 16
		.paritytype = USART_SERIAL_PARITY,
		.stopbits = USART_SERIAL_STOP_BIT
	};
	
	// Initialize usart driver in RS232 mode
	usart_init_rs232(USART_SERIAL_EXAMPLE, &USART_SERIAL_OPTIONS);
    13e8:	b0 de       	rcall	.-672    	; 0x114a <st7565r_write_command>
    13ea:	81 e0       	ldi	r24, 0x01	; 1
    13ec:	ae de       	rcall	.-676    	; 0x114a <st7565r_write_command>
    13ee:	60 e0       	ldi	r22, 0x00	; 0
    13f0:	70 e2       	ldi	r23, 0x20	; 32
    13f2:	80 ea       	ldi	r24, 0xA0	; 160

	uint8_t tx_buf[] = "\n\rEnter a message: ";
    13f4:	98 e0       	ldi	r25, 0x08	; 8
    13f6:	83 db       	rcall	.-2298   	; 0xafe <usart_init_rs232>
    13f8:	84 e1       	ldi	r24, 0x14	; 20
    13fa:	e7 e0       	ldi	r30, 0x07	; 7
    13fc:	f0 e2       	ldi	r31, 0x20	; 32
    13fe:	de 01       	movw	r26, r28
    1400:	11 96       	adiw	r26, 0x01	; 1
    1402:	01 90       	ld	r0, Z+
    1404:	0d 92       	st	X+, r0
    1406:	8a 95       	dec	r24
    1408:	e1 f7       	brne	.-8      	; 0x1402 <main+0x3c>
    140a:	8e 01       	movw	r16, r28
    140c:	0f 5f       	subi	r16, 0xFF	; 255
    140e:	1f 4f       	sbci	r17, 0xFF	; 255
    1410:	7e 01       	movw	r14, r28
	int tx_length = 128;
	int i;
	for (i = 0; i < tx_length; i++) {
		usart_putchar(USART_SERIAL_EXAMPLE, tx_buf[i]);
    1412:	81 e8       	ldi	r24, 0x81	; 129
    1414:	e8 0e       	add	r14, r24
    1416:	f1 1c       	adc	r15, r1
    1418:	f8 01       	movw	r30, r16
    141a:	61 91       	ld	r22, Z+
	usart_init_rs232(USART_SERIAL_EXAMPLE, &USART_SERIAL_OPTIONS);

	uint8_t tx_buf[] = "\n\rEnter a message: ";
	int tx_length = 128;
	int i;
	for (i = 0; i < tx_length; i++) {
    141c:	8f 01       	movw	r16, r30
		usart_putchar(USART_SERIAL_EXAMPLE, tx_buf[i]);
	}

	uint8_t input;
	while (true) {
		input = usart_getchar(USART_SERIAL_EXAMPLE);
    141e:	80 ea       	ldi	r24, 0xA0	; 160
    1420:	98 e0       	ldi	r25, 0x08	; 8
    1422:	50 da       	rcall	.-2912   	; 0x8c4 <usart_putchar>
    1424:	0e 15       	cp	r16, r14
		int userInput = getCharacter(input);
    1426:	1f 05       	cpc	r17, r15
    1428:	b9 f7       	brne	.-18     	; 0x1418 <main+0x52>
    142a:	80 ea       	ldi	r24, 0xA0	; 160
		displayCharacter(userInput);
    142c:	98 e0       	ldi	r25, 0x08	; 8
    142e:	52 da       	rcall	.-2908   	; 0x8d4 <usart_getchar>
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	b9 de       	rcall	.-654    	; 0x11a6 <getCharacter>
    1434:	57 df       	rcall	.-338    	; 0x12e4 <displayCharacter>
    1436:	f9 cf       	rjmp	.-14     	; 0x142a <main+0x64>

00001438 <__udivmodsi4>:
    1438:	a1 e2       	ldi	r26, 0x21	; 33
    143a:	1a 2e       	mov	r1, r26
    143c:	aa 1b       	sub	r26, r26
    143e:	bb 1b       	sub	r27, r27
    1440:	fd 01       	movw	r30, r26
    1442:	0d c0       	rjmp	.+26     	; 0x145e <__udivmodsi4_ep>

00001444 <__udivmodsi4_loop>:
    1444:	aa 1f       	adc	r26, r26
    1446:	bb 1f       	adc	r27, r27
    1448:	ee 1f       	adc	r30, r30
    144a:	ff 1f       	adc	r31, r31
    144c:	a2 17       	cp	r26, r18
    144e:	b3 07       	cpc	r27, r19
    1450:	e4 07       	cpc	r30, r20
    1452:	f5 07       	cpc	r31, r21
    1454:	20 f0       	brcs	.+8      	; 0x145e <__udivmodsi4_ep>
    1456:	a2 1b       	sub	r26, r18
    1458:	b3 0b       	sbc	r27, r19
    145a:	e4 0b       	sbc	r30, r20
    145c:	f5 0b       	sbc	r31, r21

0000145e <__udivmodsi4_ep>:
    145e:	66 1f       	adc	r22, r22
    1460:	77 1f       	adc	r23, r23
    1462:	88 1f       	adc	r24, r24
    1464:	99 1f       	adc	r25, r25
    1466:	1a 94       	dec	r1
    1468:	69 f7       	brne	.-38     	; 0x1444 <__udivmodsi4_loop>
    146a:	60 95       	com	r22
    146c:	70 95       	com	r23
    146e:	80 95       	com	r24
    1470:	90 95       	com	r25
    1472:	9b 01       	movw	r18, r22
    1474:	ac 01       	movw	r20, r24
    1476:	bd 01       	movw	r22, r26
    1478:	cf 01       	movw	r24, r30
    147a:	08 95       	ret

0000147c <__tablejump2__>:
    147c:	ee 0f       	add	r30, r30
    147e:	ff 1f       	adc	r31, r31
    1480:	88 1f       	adc	r24, r24
    1482:	8b bf       	out	0x3b, r24	; 59
    1484:	07 90       	elpm	r0, Z+
    1486:	f6 91       	elpm	r31, Z
    1488:	e0 2d       	mov	r30, r0
    148a:	19 94       	eijmp

0000148c <_exit>:
    148c:	f8 94       	cli

0000148e <__stop_program>:
    148e:	ff cf       	rjmp	.-2      	; 0x148e <__stop_program>
