// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "03/16/2019 15:20:43"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_TOP (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDG);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[8:0] LEDG;

// Design Ports Information
// KEY[3]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE0_Top_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a25 ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a18 ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a15 ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a14 ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a9 ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a1 ;
wire \arm_1|DataPath1|ALU0|Add0~14_combout ;
wire \arm_1|DataPath1|ALU0|Add0~22_combout ;
wire \arm_1|DataPath1|ALU0|Add1~26_combout ;
wire \arm_1|DataPath1|ALU0|Add1~28_combout ;
wire \arm_1|DataPath1|ALU0|Add0~28_combout ;
wire \arm_1|DataPath1|ALU0|Add1~32_combout ;
wire \arm_1|DataPath1|ALU0|Add1~34_combout ;
wire \arm_1|DataPath1|ALU0|Add1~38_combout ;
wire \arm_1|DataPath1|ALU0|Add1~42_combout ;
wire \arm_1|DataPath1|ALU0|Add1~44_combout ;
wire \arm_1|DataPath1|ALU0|Add1~46_combout ;
wire \arm_1|DataPath1|ALU0|Add0~32_combout ;
wire \arm_1|DataPath1|ALU0|Add0~44_combout ;
wire \arm_1|DataPath1|RegPC|reg[6]~2_combout ;
wire \arm_1|DataPath1|RegPC|reg[9]~5_combout ;
wire \arm_1|DataPath1|RegPC|reg[12]~8_combout ;
wire \arm_1|DataPath1|RegPC|reg[14]~10_combout ;
wire \arm_1|DataPath1|RegPC|reg[31]~27_combout ;
wire \arm_1|DataPath1|RegPC|reg[22]~18_combout ;
wire \arm_1|DataPath1|RegPC|reg[21]~17_combout ;
wire \arm_1|DataPath1|RegPC|reg[16]~12_combout ;
wire \arm_1|MAE1|RegWrEn~q ;
wire \arm_1|MAE1|instr_courante.STR~q ;
wire \arm_1|MAE1|instr_courante.MOV~q ;
wire \arm_1|MAE1|Selector21~0_combout ;
wire \arm_1|MAE1|Selector22~15_combout ;
wire \arm_1|MAE1|Equal2~1_combout ;
wire \arm_1|MAE1|Equal2~2_combout ;
wire \arm_1|MAE1|Selector24~1_combout ;
wire \arm_1|MAE1|Selector24~2_combout ;
wire \arm_1|DataPath1|MuxAluA|S[1]~1_combout ;
wire \arm_1|DataPath1|ALU0|S[7]~14_combout ;
wire \arm_1|DataPath1|MuxAluA|S[9]~9_combout ;
wire \arm_1|DataPath1|MuxAluB|S[10]~12_combout ;
wire \arm_1|DataPath1|MuxAluB|S[11]~14_combout ;
wire \arm_1|DataPath1|MuxAluB|S[11]~15_combout ;
wire \arm_1|DataPath1|ALU0|S[11]~22_combout ;
wire \arm_1|DataPath1|MuxAluA|S[14]~14_combout ;
wire \arm_1|DataPath1|ALU0|S[14]~28_combout ;
wire \arm_1|DataPath1|ALU0|S[14]~29_combout ;
wire \arm_1|MAE1|Selector13~1_combout ;
wire \arm_1|MAE1|Equal8~0_combout ;
wire \arm_1|MAE1|Equal5~1_combout ;
wire \arm_1|MAE1|Equal4~1_combout ;
wire \arm_1|MAE1|Selector25~0_combout ;
wire \arm_1|MAE1|CpsrWrEn~q ;
wire \arm_1|DataPath1|MuxAluB|S[19]~48_combout ;
wire \arm_1|DataPath1|MuxAluB|S[18]~50_combout ;
wire \arm_1|DataPath1|CPSR0|reg[31]~0_combout ;
wire \arm_1|DataPath1|CPSR0|reg[31]~1_combout ;
wire \arm_1|MAE1|Selector6~2_combout ;
wire \arm_1|MAE1|Selector17~0_combout ;
wire \arm_1|MAE1|Selector17~1_combout ;
wire \arm_1|DataPath1|ALU0|S[30]~34_combout ;
wire \arm_1|DataPath1|ALU0|S[29]~36_combout ;
wire \arm_1|DataPath1|ALU0|S[28]~38_combout ;
wire \arm_1|DataPath1|ALU0|S[27]~40_combout ;
wire \arm_1|DataPath1|ALU0|S[22]~50_combout ;
wire \arm_1|DataPath1|ALU0|S[22]~51_combout ;
wire \arm_1|DataPath1|ALU0|S[16]~62_combout ;
wire \arm_1|DataPath1|ALU0|S[16]~63_combout ;
wire \arm_1|MAE1|Selector19~7_combout ;
wire \arm_1|MAE1|Selector10~4_combout ;
wire \arm_1|MAE1|Selector23~3_combout ;
wire \arm_1|MAE1|Selector3~4_combout ;
wire \arm_1|MAE1|Selector10~5_combout ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \arm_1|DataPath1|LR0|reg[10]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[12]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[13]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[14]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[29]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[27]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[23]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[22]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[21]~feeder_combout ;
wire \arm_1|DataPath1|LR0|reg[19]~feeder_combout ;
wire \arm_1|DataPath1|RegRes|reg[11]~feeder_combout ;
wire \arm_1|DataPath1|RegRes|reg[14]~feeder_combout ;
wire \arm_1|DataPath1|SPSR0|reg[31]~feeder_combout ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \SW[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|rden_b_store~q ;
wire \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \KEY[0]~input_o ;
wire \arm_1|MAE1|Selector4~0_combout ;
wire \arm_1|MAE1|LRWrEn~q ;
wire \arm_1|MAE1|Selector1~2_combout ;
wire \arm_1|MAE1|Equal12~0_combout ;
wire \arm_1|MAE1|Equal16~0_combout ;
wire \arm_1|MAE1|Selector11~1_combout ;
wire \arm_1|MAE1|AluSelA~q ;
wire \arm_1|MAE1|Selector5~4_combout ;
wire \arm_1|MAE1|Selector5~5_combout ;
wire \arm_1|MAE1|AdrSel~q ;
wire \arm_1|DataPath1|LR0|reg[1]~feeder_combout ;
wire \arm_1|MAE1|Equal14~0_combout ;
wire \arm_1|MAE1|Selector14~0_combout ;
wire \arm_1|DataPath1|LR0|reg[3]~feeder_combout ;
wire \KEY[2]~input_o ;
wire \arm_1|DataPath1|VIC0|irq1_ech[0]~0_combout ;
wire \arm_1|MAE1|Equal25~0_combout ;
wire \arm_1|MAE1|Selector16~0_combout ;
wire \arm_1|MAE1|CpsrSel~feeder_combout ;
wire \arm_1|MAE1|CpsrSel~q ;
wire \arm_1|DataPath1|VIC0|irq0_memo~0_combout ;
wire \KEY[1]~input_o ;
wire \arm_1|DataPath1|VIC0|irq0_ech[0]~0_combout ;
wire \arm_1|DataPath1|VIC0|Equal0~0_combout ;
wire \arm_1|DataPath1|VIC0|irq0_memo~combout ;
wire \arm_1|MAE1|Selector2~0_combout ;
wire \arm_1|DataPath1|VIC0|irq1_memo~0_combout ;
wire \arm_1|DataPath1|VIC0|Equal1~0_combout ;
wire \arm_1|DataPath1|VIC0|irq1_memo~combout ;
wire \arm_1|DataPath1|VIC0|VICPC[2]~0_combout ;
wire \arm_1|MAE1|Equal13~0_combout ;
wire \arm_1|MAE1|Selector15~0_combout ;
wire \arm_1|MAE1|Equal13~2_combout ;
wire \arm_1|MAE1|Equal17~0_combout ;
wire \arm_1|MAE1|Selector11~0_combout ;
wire \arm_1|MAE1|Selector13~2_combout ;
wire \arm_1|MAE1|Selector8~2_combout ;
wire \arm_1|MAE1|irWrEn~q ;
wire \arm_1|DataPath1|MuxRB0|S[1]~1_combout ;
wire \arm_1|DataPath1|MuxRB0|S[2]~2_combout ;
wire \arm_1|MAE1|Selector9~0_combout ;
wire \arm_1|MAE1|WSel~q ;
wire \arm_1|DataPath1|MuxW0|S[1]~1_combout ;
wire \arm_1|DataPath1|MuxW0|S[3]~3_combout ;
wire \arm_1|DataPath1|MuxW0|S[4]~4_combout ;
wire \arm_1|DataPath1|RegPC|reg[8]~4_combout ;
wire \arm_1|DataPath1|RegPC|reg[26]~28_combout ;
wire \arm_1|MAE1|Selector13~0_combout ;
wire \arm_1|MAE1|Selector3~2_combout ;
wire \arm_1|MAE1|Selector3~3_combout ;
wire \arm_1|MAE1|PCWrEn~q ;
wire \arm_1|DataPath1|BancReg|Banc~37feeder_combout ;
wire \arm_1|DataPath1|BancReg|Banc~37_q ;
wire \arm_1|DataPath1|BancReg|Banc~38feeder_combout ;
wire \arm_1|DataPath1|BancReg|Banc~38_q ;
wire \arm_1|MAE1|Selector12~2_combout ;
wire \arm_1|DataPath1|MuxAluB|S[12]~16_combout ;
wire \arm_1|DataPath1|RegPC|reg[13]~9_combout ;
wire \arm_1|DataPath1|MuxW0|S[14]~14_combout ;
wire \arm_1|DataPath1|RegPC|reg[15]~11_combout ;
wire \arm_1|DataPath1|MuxAluA|S[15]~15_combout ;
wire \arm_1|DataPath1|MuxAluB|S[14]~20_combout ;
wire \arm_1|DataPath1|MuxW0|S[16]~31_combout ;
wire \arm_1|DataPath1|RegPC|reg[17]~13_combout ;
wire \arm_1|DataPath1|MuxW0|S[18]~29_combout ;
wire \arm_1|DataPath1|RegPC|reg[19]~15_combout ;
wire \arm_1|DataPath1|RegPC|reg[20]~16_combout ;
wire \arm_1|DataPath1|LR0|reg[24]~feeder_combout ;
wire \arm_1|DataPath1|RegPC|reg[24]~20_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a31 ;
wire \arm_1|DataPath1|BancReg|Banc~59_combout ;
wire \arm_1|DataPath1|MuxAluB|S[31]~24_combout ;
wire \arm_1|DataPath1|MuxAluB|S[31]~25_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a30 ;
wire \arm_1|DataPath1|BancReg|Banc~62_combout ;
wire \arm_1|DataPath1|MuxAluB|S[30]~26_combout ;
wire \arm_1|DataPath1|MuxAluB|S[30]~27_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a29 ;
wire \arm_1|DataPath1|BancReg|Banc~58_combout ;
wire \arm_1|DataPath1|MuxAluB|S[29]~28_combout ;
wire \arm_1|DataPath1|MuxAluB|S[29]~29_combout ;
wire \arm_1|DataPath1|BancReg|Banc~60_combout ;
wire \arm_1|DataPath1|MuxAluB|S[25]~36_combout ;
wire \arm_1|DataPath1|MuxAluB|S[25]~37_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a24 ;
wire \arm_1|DataPath1|BancReg|Banc~63_combout ;
wire \arm_1|DataPath1|MuxAluB|S[24]~38_combout ;
wire \arm_1|DataPath1|MuxAluB|S[24]~39_combout ;
wire \arm_1|DataPath1|MuxAluB|S[23]~40_combout ;
wire \arm_1|DataPath1|MuxAluB|S[23]~41_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a22 ;
wire \arm_1|DataPath1|MuxAluA|S[22]~25_combout ;
wire \arm_1|DataPath1|MuxAluB|S[21]~44_combout ;
wire \arm_1|DataPath1|MuxAluB|S[21]~45_combout ;
wire \arm_1|DataPath1|MuxAluB|S[17]~52_combout ;
wire \arm_1|DataPath1|MuxAluB|S[17]~53_combout ;
wire \arm_1|DataPath1|MuxAluB|S[16]~54_combout ;
wire \arm_1|DataPath1|MuxAluB|S[16]~55_combout ;
wire \arm_1|DataPath1|MuxAluB|S[13]~18_combout ;
wire \arm_1|DataPath1|MuxAluB|S[13]~19_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a12 ;
wire \arm_1|DataPath1|MuxAluA|S[12]~12_combout ;
wire \arm_1|DataPath1|RegPC|reg[11]~7_combout ;
wire \arm_1|DataPath1|MuxAluB|S[10]~13_combout ;
wire \arm_1|DataPath1|MuxAluB|S[9]~10_combout ;
wire \arm_1|DataPath1|MuxAluB|S[9]~11_combout ;
wire \arm_1|DataPath1|MuxAluB|S[8]~8_combout ;
wire \arm_1|DataPath1|MuxAluB|S[8]~9_combout ;
wire \arm_1|DataPath1|MuxAluB|S[7]~7_combout ;
wire \arm_1|DataPath1|MuxAluB|S[6]~6_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a4 ;
wire \arm_1|DataPath1|MuxAluA|S[4]~4_combout ;
wire \arm_1|DataPath1|MuxAluB|S[3]~3_combout ;
wire \arm_1|DataPath1|ALU0|Add1~1 ;
wire \arm_1|DataPath1|ALU0|Add1~3 ;
wire \arm_1|DataPath1|ALU0|Add1~5 ;
wire \arm_1|DataPath1|ALU0|Add1~7 ;
wire \arm_1|DataPath1|ALU0|Add1~9 ;
wire \arm_1|DataPath1|ALU0|Add1~11 ;
wire \arm_1|DataPath1|ALU0|Add1~13 ;
wire \arm_1|DataPath1|ALU0|Add1~15 ;
wire \arm_1|DataPath1|ALU0|Add1~17 ;
wire \arm_1|DataPath1|ALU0|Add1~19 ;
wire \arm_1|DataPath1|ALU0|Add1~20_combout ;
wire \arm_1|DataPath1|LR0|reg[7]~feeder_combout ;
wire \arm_1|DataPath1|ALU0|Add1~14_combout ;
wire \arm_1|DataPath1|ALU0|S[7]~15_combout ;
wire \arm_1|DataPath1|RegPC|reg[7]~3_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a7 ;
wire \arm_1|DataPath1|MuxAluA|S[7]~7_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a6 ;
wire \arm_1|DataPath1|MuxAluA|S[6]~6_combout ;
wire \arm_1|DataPath1|ALU0|Add0~1 ;
wire \arm_1|DataPath1|ALU0|Add0~3 ;
wire \arm_1|DataPath1|ALU0|Add0~5 ;
wire \arm_1|DataPath1|ALU0|Add0~7 ;
wire \arm_1|DataPath1|ALU0|Add0~9 ;
wire \arm_1|DataPath1|ALU0|Add0~11 ;
wire \arm_1|DataPath1|ALU0|Add0~13 ;
wire \arm_1|DataPath1|ALU0|Add0~15 ;
wire \arm_1|DataPath1|ALU0|Add0~17 ;
wire \arm_1|DataPath1|ALU0|Add0~19 ;
wire \arm_1|DataPath1|ALU0|Add0~20_combout ;
wire \arm_1|DataPath1|ALU0|S[10]~20_combout ;
wire \arm_1|DataPath1|ALU0|S[10]~21_combout ;
wire \arm_1|DataPath1|RegPC|reg[10]~6_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a10 ;
wire \arm_1|DataPath1|MuxAluA|S[10]~10_combout ;
wire \arm_1|DataPath1|ALU0|Add1~21 ;
wire \arm_1|DataPath1|ALU0|Add1~22_combout ;
wire \arm_1|DataPath1|ALU0|S[11]~23_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a11 ;
wire \arm_1|DataPath1|MuxAluA|S[11]~11_combout ;
wire \arm_1|DataPath1|ALU0|Add0~21 ;
wire \arm_1|DataPath1|ALU0|Add0~23 ;
wire \arm_1|DataPath1|ALU0|Add0~25 ;
wire \arm_1|DataPath1|ALU0|Add0~27 ;
wire \arm_1|DataPath1|ALU0|Add0~29 ;
wire \arm_1|DataPath1|ALU0|Add0~31 ;
wire \arm_1|DataPath1|ALU0|Add0~33 ;
wire \arm_1|DataPath1|ALU0|Add0~35 ;
wire \arm_1|DataPath1|ALU0|Add0~36_combout ;
wire \arm_1|DataPath1|MuxAluB|S[18]~51_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a16 ;
wire \arm_1|DataPath1|MuxAluA|S[16]~31_combout ;
wire \arm_1|DataPath1|ALU0|Add1~31 ;
wire \arm_1|DataPath1|ALU0|Add1~33 ;
wire \arm_1|DataPath1|ALU0|Add1~35 ;
wire \arm_1|DataPath1|ALU0|Add1~36_combout ;
wire \arm_1|DataPath1|ALU0|S[18]~58_combout ;
wire \arm_1|DataPath1|ALU0|S[18]~59_combout ;
wire \arm_1|DataPath1|RegPC|reg[18]~14_combout ;
wire \arm_1|DataPath1|MuxAluA|S[18]~29_combout ;
wire \arm_1|DataPath1|ALU0|Add0~37 ;
wire \arm_1|DataPath1|ALU0|Add0~39 ;
wire \arm_1|DataPath1|ALU0|Add0~41 ;
wire \arm_1|DataPath1|ALU0|Add0~43 ;
wire \arm_1|DataPath1|ALU0|Add0~45 ;
wire \arm_1|DataPath1|ALU0|Add0~46_combout ;
wire \arm_1|DataPath1|ALU0|S[23]~48_combout ;
wire \arm_1|DataPath1|ALU0|S[23]~49_combout ;
wire \arm_1|DataPath1|RegPC|reg[23]~19_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a23 ;
wire \arm_1|DataPath1|MuxAluA|S[23]~24_combout ;
wire \arm_1|DataPath1|MuxAluB|S[22]~42_combout ;
wire \arm_1|DataPath1|MuxAluB|S[22]~43_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a21 ;
wire \arm_1|DataPath1|MuxAluA|S[21]~26_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a28 ;
wire \arm_1|DataPath1|BancReg|Banc~61_combout ;
wire \arm_1|DataPath1|MuxAluB|S[20]~46_combout ;
wire \arm_1|DataPath1|MuxAluB|S[20]~47_combout ;
wire \arm_1|DataPath1|ALU0|Add1~37 ;
wire \arm_1|DataPath1|ALU0|Add1~39 ;
wire \arm_1|DataPath1|ALU0|Add1~41 ;
wire \arm_1|DataPath1|ALU0|Add1~43 ;
wire \arm_1|DataPath1|ALU0|Add1~45 ;
wire \arm_1|DataPath1|ALU0|Add1~47 ;
wire \arm_1|DataPath1|ALU0|Add1~49 ;
wire \arm_1|DataPath1|ALU0|Add1~51 ;
wire \arm_1|DataPath1|ALU0|Add1~53 ;
wire \arm_1|DataPath1|ALU0|Add1~55 ;
wire \arm_1|DataPath1|ALU0|Add1~56_combout ;
wire \arm_1|DataPath1|MuxAluB|S[28]~30_combout ;
wire \arm_1|DataPath1|MuxAluB|S[28]~31_combout ;
wire \arm_1|DataPath1|RegPC|reg[27]~23_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a27 ;
wire \arm_1|DataPath1|MuxAluA|S[27]~20_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a25 ;
wire \arm_1|DataPath1|RegPC|reg[25]~21_combout ;
wire \arm_1|DataPath1|ALU0|Add1~50_combout ;
wire \arm_1|DataPath1|ALU0|Add0~47 ;
wire \arm_1|DataPath1|ALU0|Add0~49 ;
wire \arm_1|DataPath1|ALU0|Add0~50_combout ;
wire \arm_1|DataPath1|ALU0|S[25]~44_combout ;
wire \arm_1|DataPath1|ALU0|S[25]~45_combout ;
wire \arm_1|DataPath1|MuxAluA|S[25]~22_combout ;
wire \arm_1|DataPath1|ALU0|Add0~51 ;
wire \arm_1|DataPath1|ALU0|Add0~53 ;
wire \arm_1|DataPath1|ALU0|Add0~55 ;
wire \arm_1|DataPath1|ALU0|Add0~56_combout ;
wire \arm_1|DataPath1|ALU0|S[28]~39_combout ;
wire \arm_1|DataPath1|RegPC|reg[28]~24_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a28 ;
wire \arm_1|DataPath1|MuxAluA|S[28]~19_combout ;
wire \arm_1|DataPath1|ALU0|Add1~57 ;
wire \arm_1|DataPath1|ALU0|Add1~59 ;
wire \arm_1|DataPath1|ALU0|Add1~61 ;
wire \arm_1|DataPath1|ALU0|Add1~62_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a31 ;
wire \arm_1|DataPath1|MuxAluA|S[31]~16_combout ;
wire \arm_1|DataPath1|ALU0|S[31]~32_combout ;
wire \arm_1|DataPath1|ALU0|Add0~57 ;
wire \arm_1|DataPath1|ALU0|Add0~58_combout ;
wire \arm_1|DataPath1|ALU0|Add1~58_combout ;
wire \arm_1|DataPath1|ALU0|S[29]~37_combout ;
wire \arm_1|DataPath1|RegPC|reg[29]~25_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a29 ;
wire \arm_1|DataPath1|MuxAluA|S[29]~18_combout ;
wire \arm_1|DataPath1|ALU0|Add0~59 ;
wire \arm_1|DataPath1|ALU0|Add0~60_combout ;
wire \arm_1|DataPath1|ALU0|Add1~60_combout ;
wire \arm_1|DataPath1|ALU0|S[30]~35_combout ;
wire \arm_1|DataPath1|RegPC|reg[30]~26_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a30 ;
wire \arm_1|DataPath1|MuxAluA|S[30]~17_combout ;
wire \arm_1|DataPath1|ALU0|Add0~61 ;
wire \arm_1|DataPath1|ALU0|Add0~62_combout ;
wire \arm_1|DataPath1|ALU0|S[31]~33_combout ;
wire \arm_1|DataPath1|MuxW0|S[31]~20_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a23 ;
wire \arm_1|DataPath1|BancReg|Banc~64_combout ;
wire \arm_1|DataPath1|MuxW0|S[30]~23_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a22 ;
wire \arm_1|DataPath1|BancReg|Banc~65_combout ;
wire \arm_1|DataPath1|MuxW0|S[29]~19_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a21 ;
wire \arm_1|DataPath1|BancReg|Banc~66_combout ;
wire \arm_1|DataPath1|MuxW0|S[28]~22_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a27 ;
wire \arm_1|DataPath1|BancReg|Banc~56_combout ;
wire \arm_1|DataPath1|MuxAluB|S[27]~32_combout ;
wire \arm_1|DataPath1|MuxAluB|S[27]~33_combout ;
wire \arm_1|DataPath1|ALU0|Add1~54_combout ;
wire \arm_1|DataPath1|ALU0|Add0~54_combout ;
wire \arm_1|DataPath1|ALU0|S[27]~41_combout ;
wire \arm_1|DataPath1|MuxW0|S[27]~17_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a26 ;
wire \arm_1|DataPath1|BancReg|Banc~55_combout ;
wire \arm_1|DataPath1|MuxAluB|S[26]~34_combout ;
wire \arm_1|DataPath1|MuxAluB|S[26]~35_combout ;
wire \arm_1|DataPath1|RegPC|reg[26]~22_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a26 ;
wire \arm_1|DataPath1|MuxAluA|S[26]~21_combout ;
wire \arm_1|DataPath1|ALU0|Add1~52_combout ;
wire \arm_1|DataPath1|ALU0|Add0~52_combout ;
wire \arm_1|DataPath1|ALU0|S[26]~42_combout ;
wire \arm_1|DataPath1|ALU0|S[26]~43_combout ;
wire \arm_1|DataPath1|MuxW0|S[26]~16_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a20 ;
wire \arm_1|DataPath1|BancReg|Banc~57_combout ;
wire \arm_1|DataPath1|MuxW0|S[25]~21_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a24 ;
wire \arm_1|DataPath1|MuxAluA|S[24]~23_combout ;
wire \arm_1|DataPath1|ALU0|Add1~48_combout ;
wire \arm_1|DataPath1|ALU0|Add0~48_combout ;
wire \arm_1|DataPath1|ALU0|S[24]~46_combout ;
wire \arm_1|DataPath1|ALU0|S[24]~47_combout ;
wire \arm_1|DataPath1|MuxW0|S[24]~24_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a19 ;
wire \arm_1|DataPath1|BancReg|Banc~67_combout ;
wire \arm_1|DataPath1|MuxW0|S[23]~25_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a18 ;
wire \arm_1|DataPath1|BancReg|Banc~68_combout ;
wire \arm_1|DataPath1|MuxW0|S[22]~26_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a17 ;
wire \arm_1|DataPath1|BancReg|Banc~69_combout ;
wire \arm_1|DataPath1|ALU0|Add0~42_combout ;
wire \arm_1|DataPath1|ALU0|S[21]~52_combout ;
wire \arm_1|DataPath1|ALU0|S[21]~53_combout ;
wire \arm_1|DataPath1|MuxW0|S[21]~27_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a20 ;
wire \arm_1|DataPath1|MuxAluA|S[20]~27_combout ;
wire \arm_1|DataPath1|ALU0|Add0~40_combout ;
wire \arm_1|DataPath1|ALU0|Add1~40_combout ;
wire \arm_1|DataPath1|ALU0|S[20]~54_combout ;
wire \arm_1|DataPath1|ALU0|S[20]~55_combout ;
wire \arm_1|DataPath1|MuxW0|S[20]~18_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a16 ;
wire \arm_1|DataPath1|BancReg|Banc~70_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a19 ;
wire \arm_1|DataPath1|MuxAluA|S[19]~28_combout ;
wire \arm_1|DataPath1|ALU0|Add0~38_combout ;
wire \arm_1|DataPath1|MuxAluB|S[19]~49_combout ;
wire \arm_1|DataPath1|ALU0|S[19]~56_combout ;
wire \arm_1|DataPath1|ALU0|S[19]~57_combout ;
wire \arm_1|DataPath1|MuxW0|S[19]~28_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a15 ;
wire \arm_1|DataPath1|BancReg|Banc~54_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a17 ;
wire \arm_1|DataPath1|MuxAluA|S[17]~30_combout ;
wire \arm_1|DataPath1|ALU0|Add0~34_combout ;
wire \arm_1|DataPath1|ALU0|S[17]~60_combout ;
wire \arm_1|DataPath1|ALU0|S[17]~61_combout ;
wire \arm_1|DataPath1|MuxW0|S[17]~30_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a14 ;
wire \arm_1|DataPath1|BancReg|Banc~53_combout ;
wire \arm_1|DataPath1|MuxAluB|S[14]~21_combout ;
wire \arm_1|DataPath1|ALU0|Add1~23 ;
wire \arm_1|DataPath1|ALU0|Add1~25 ;
wire \arm_1|DataPath1|ALU0|Add1~27 ;
wire \arm_1|DataPath1|ALU0|Add1~29 ;
wire \arm_1|DataPath1|ALU0|Add1~30_combout ;
wire \arm_1|DataPath1|MuxAluB|S[15]~22_combout ;
wire \arm_1|DataPath1|MuxAluB|S[15]~23_combout ;
wire \arm_1|DataPath1|ALU0|Add0~30_combout ;
wire \arm_1|DataPath1|ALU0|S[15]~30_combout ;
wire \arm_1|DataPath1|ALU0|S[15]~31_combout ;
wire \arm_1|DataPath1|MuxW0|S[15]~15_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a13 ;
wire \arm_1|DataPath1|BancReg|Banc~52_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a13 ;
wire \arm_1|DataPath1|MuxAluA|S[13]~13_combout ;
wire \arm_1|DataPath1|ALU0|Add0~26_combout ;
wire \arm_1|DataPath1|ALU0|S[13]~26_combout ;
wire \arm_1|DataPath1|ALU0|S[13]~27_combout ;
wire \arm_1|DataPath1|MuxW0|S[13]~13_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a12 ;
wire \arm_1|DataPath1|BancReg|Banc~51_combout ;
wire \arm_1|DataPath1|MuxAluB|S[12]~17_combout ;
wire \arm_1|DataPath1|ALU0|Add0~24_combout ;
wire \arm_1|DataPath1|ALU0|Add1~24_combout ;
wire \arm_1|DataPath1|ALU0|S[12]~24_combout ;
wire \arm_1|DataPath1|ALU0|S[12]~25_combout ;
wire \arm_1|DataPath1|MuxW0|S[12]~12_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a11 ;
wire \arm_1|DataPath1|BancReg|Banc~50_combout ;
wire \arm_1|DataPath1|MuxW0|S[11]~11_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a10 ;
wire \arm_1|DataPath1|BancReg|Banc~49_combout ;
wire \arm_1|DataPath1|MuxW0|S[10]~10_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a9 ;
wire \arm_1|DataPath1|BancReg|Banc~48_combout ;
wire \arm_1|DataPath1|ALU0|Add1~18_combout ;
wire \arm_1|DataPath1|ALU0|Add0~18_combout ;
wire \arm_1|DataPath1|ALU0|S[9]~18_combout ;
wire \arm_1|DataPath1|ALU0|S[9]~19_combout ;
wire \arm_1|DataPath1|MuxW0|S[9]~9_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a8 ;
wire \arm_1|DataPath1|BancReg|Banc~47_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a8 ;
wire \arm_1|DataPath1|MuxAluA|S[8]~8_combout ;
wire \arm_1|DataPath1|ALU0|Add0~16_combout ;
wire \arm_1|DataPath1|ALU0|Add1~16_combout ;
wire \arm_1|DataPath1|ALU0|S[8]~16_combout ;
wire \arm_1|DataPath1|ALU0|S[8]~17_combout ;
wire \arm_1|DataPath1|MuxW0|S[8]~8_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a7 ;
wire \arm_1|DataPath1|BancReg|Banc~46_combout ;
wire \arm_1|DataPath1|MuxW0|S[7]~7_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a6 ;
wire \arm_1|DataPath1|BancReg|Banc~45_combout ;
wire \arm_1|DataPath1|ALU0|Add0~12_combout ;
wire \arm_1|DataPath1|ALU0|Add1~12_combout ;
wire \arm_1|DataPath1|ALU0|S[6]~12_combout ;
wire \arm_1|DataPath1|ALU0|S[6]~13_combout ;
wire \arm_1|DataPath1|MuxW0|S[6]~6_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a5 ;
wire \arm_1|DataPath1|BancReg|Banc~44_combout ;
wire \arm_1|DataPath1|MuxW0|S[5]~5_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a4 ;
wire \arm_1|DataPath1|BancReg|Banc~43_combout ;
wire \arm_1|DataPath1|MuxW0|S[2]~2_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a3 ;
wire \arm_1|DataPath1|BancReg|Banc~42_combout ;
wire \arm_1|DataPath1|MuxRB0|S[3]~3_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a2 ;
wire \arm_1|DataPath1|BancReg|Banc~41_combout ;
wire \arm_1|DataPath1|RegistreInstr|reg[27]~feeder_combout ;
wire \arm_1|DataPath1|MuxRBSel~0_combout ;
wire \arm_1|DataPath1|MuxRB0|S[0]~0_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a1 ;
wire \arm_1|DataPath1|BancReg|Banc~40_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a5 ;
wire \arm_1|DataPath1|MuxAluA|S[5]~5_combout ;
wire \arm_1|DataPath1|ALU0|Add1~10_combout ;
wire \arm_1|DataPath1|ALU0|Add0~10_combout ;
wire \arm_1|DataPath1|MuxAluB|S[5]~5_combout ;
wire \arm_1|DataPath1|ALU0|S[5]~10_combout ;
wire \arm_1|DataPath1|ALU0|S[5]~11_combout ;
wire \arm_1|DataPath1|RegPC|reg[5]~1_combout ;
wire \arm_1|DataPath1|MuxMem|S[5]~5_combout ;
wire \arm_1|DataPath1|MuxAluB|S[4]~4_combout ;
wire \arm_1|DataPath1|ALU0|Add0~8_combout ;
wire \arm_1|DataPath1|ALU0|Add1~8_combout ;
wire \arm_1|DataPath1|ALU0|S[4]~8_combout ;
wire \arm_1|DataPath1|ALU0|S[4]~9_combout ;
wire \arm_1|DataPath1|MuxPC|S[4]~6_combout ;
wire \arm_1|DataPath1|MuxPC|S[4]~7_combout ;
wire \arm_1|DataPath1|MuxMem|S[4]~4_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a3 ;
wire \arm_1|DataPath1|MuxAluA|S[3]~3_combout ;
wire \arm_1|DataPath1|ALU0|Add0~6_combout ;
wire \arm_1|DataPath1|ALU0|S[3]~6_combout ;
wire \arm_1|DataPath1|ALU0|Add1~6_combout ;
wire \arm_1|DataPath1|ALU0|S[3]~7_combout ;
wire \arm_1|DataPath1|MuxPC|S[3]~4_combout ;
wire \arm_1|DataPath1|MuxPC|S[3]~5_combout ;
wire \arm_1|DataPath1|MuxMem|S[3]~3_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a2 ;
wire \arm_1|DataPath1|MuxPC|S[2]~2_combout ;
wire \arm_1|DataPath1|MuxPC|S[2]~3_combout ;
wire \arm_1|DataPath1|MuxAluA|S[2]~2_combout ;
wire \arm_1|DataPath1|MuxAluB|S[2]~2_combout ;
wire \arm_1|DataPath1|ALU0|Add0~4_combout ;
wire \arm_1|DataPath1|ALU0|Add1~4_combout ;
wire \arm_1|DataPath1|ALU0|S[2]~4_combout ;
wire \arm_1|DataPath1|ALU0|S[2]~5_combout ;
wire \arm_1|DataPath1|MuxMem|S[2]~2_combout ;
wire \arm_1|DataPath1|MuxAluB|S[1]~1_combout ;
wire \arm_1|DataPath1|ALU0|Add1~2_combout ;
wire \arm_1|DataPath1|ALU0|Add0~2_combout ;
wire \arm_1|DataPath1|ALU0|S[1]~2_combout ;
wire \arm_1|DataPath1|ALU0|S[1]~3_combout ;
wire \arm_1|DataPath1|RegPC|reg[1]~0_combout ;
wire \arm_1|DataPath1|MuxMem|S[1]~1_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \arm_1|DataPath1|MuxAluA|S[0]~0_combout ;
wire \arm_1|DataPath1|ALU0|Add0~0_combout ;
wire \arm_1|DataPath1|ALU0|Add1~0_combout ;
wire \arm_1|DataPath1|ALU0|S[0]~0_combout ;
wire \arm_1|DataPath1|MuxAluB|S[0]~0_combout ;
wire \arm_1|DataPath1|ALU0|S[0]~1_combout ;
wire \arm_1|DataPath1|MuxPC|S[0]~0_combout ;
wire \arm_1|DataPath1|VIC0|IRQ~combout ;
wire \arm_1|DataPath1|MuxPC|S[0]~1_combout ;
wire \arm_1|DataPath1|MuxMem|S[0]~0_combout ;
wire \arm_1|MAE1|Equal2~0_combout ;
wire \arm_1|MAE1|Equal1~0_combout ;
wire \arm_1|MAE1|Equal1~1_combout ;
wire \arm_1|MAE1|instr_courante.STR~0_combout ;
wire \arm_1|MAE1|Equal10~0_combout ;
wire \arm_1|MAE1|process_0~0_combout ;
wire \arm_1|MAE1|Selector25~1_combout ;
wire \arm_1|MAE1|Selector25~2_combout ;
wire \arm_1|MAE1|isr~q ;
wire \arm_1|MAE1|Selector21~1_combout ;
wire \arm_1|MAE1|Selector23~2_combout ;
wire \arm_1|MAE1|irq_serv~10_combout ;
wire \arm_1|MAE1|Selector7~0_combout ;
wire \arm_1|MAE1|memWrEn~q ;
wire \arm_1|MAE1|Equal5~0_combout ;
wire \arm_1|MAE1|Equal6~0_combout ;
wire \arm_1|MAE1|Equal6~1_combout ;
wire \arm_1|MAE1|instr_courante.STR~1_combout ;
wire \arm_1|MAE1|instr_courante.STR~2_combout ;
wire \arm_1|MAE1|instr_courante.CMP~q ;
wire \arm_1|MAE1|Equal4~0_combout ;
wire \arm_1|MAE1|Equal4~2_combout ;
wire \arm_1|MAE1|instr_courante.ADDr~q ;
wire \arm_1|MAE1|Selector24~4_combout ;
wire \arm_1|MAE1|Equal15~0_combout ;
wire \arm_1|MAE1|Equal15~1_combout ;
wire \arm_1|MAE1|Equal13~1_combout ;
wire \arm_1|MAE1|Selector24~0_combout ;
wire \arm_1|MAE1|Selector24~3_combout ;
wire \arm_1|MAE1|Selector24~5_combout ;
wire \arm_1|MAE1|Equal10~1_combout ;
wire \arm_1|MAE1|Selector21~2_combout ;
wire \arm_1|MAE1|Selector21~3_combout ;
wire \arm_1|MAE1|Equal21~0_combout ;
wire \arm_1|MAE1|Selector20~0_combout ;
wire \arm_1|MAE1|Selector19~4_combout ;
wire \arm_1|MAE1|Selector19~8_combout ;
wire \arm_1|MAE1|Equal7~0_combout ;
wire \arm_1|MAE1|Equal7~1_combout ;
wire \arm_1|MAE1|Equal7~2_combout ;
wire \arm_1|MAE1|instr_courante.LDR~q ;
wire \arm_1|MAE1|Selector22~3_combout ;
wire \arm_1|MAE1|Selector22~18_combout ;
wire \arm_1|MAE1|Selector22~16_combout ;
wire \arm_1|MAE1|Selector22~17_combout ;
wire \arm_1|MAE1|Selector6~3_combout ;
wire \arm_1|MAE1|memRdEn~q ;
wire \arm_1|DataPath1|MuxW0|S[0]~0_combout ;
wire \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \arm_1|DataPath1|BancReg|Banc~39_combout ;
wire \arm_1|MAE1|Selector19~5_combout ;
wire \arm_1|MAE1|Selector19~6_combout ;
wire \arm_1|MAE1|ResWrEn~q ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \arm_1|DataPath1|RegRes|reg[5]~feeder_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux12~2_combout ;
wire \Mux12~3_combout ;
wire \Mux11~2_combout ;
wire \Mux11~3_combout ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \arm_1|DataPath1|RegRes|reg[8]~feeder_combout ;
wire \Mux20~2_combout ;
wire \Mux20~3_combout ;
wire \Mux19~2_combout ;
wire \Mux19~3_combout ;
wire \Mux18~2_combout ;
wire \Mux18~3_combout ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \Mux15~2_combout ;
wire \Mux15~3_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \arm_1|DataPath1|RegRes|reg[13]~feeder_combout ;
wire \arm_1|DataPath1|RegRes|reg[12]~feeder_combout ;
wire \Mux27~2_combout ;
wire \Mux27~3_combout ;
wire \Mux26~2_combout ;
wire \Mux26~3_combout ;
wire \Mux25~2_combout ;
wire \Mux25~3_combout ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \Mux23~2_combout ;
wire \Mux23~3_combout ;
wire \Mux22~2_combout ;
wire \Mux22~3_combout ;
wire \Mux21~2_combout ;
wire \Mux21~3_combout ;
wire [31:0] \arm_1|DataPath1|LR0|reg ;
wire [31:0] \arm_1|DataPath1|RegistreInstr|reg ;
wire [31:0] \arm_1|DataPath1|RegALU0|DATA ;
wire [31:0] \arm_1|DataPath1|CPSR0|reg ;
wire [31:0] \arm_1|DataPath1|SPSR0|reg ;
wire [31:0] \arm_1|DataPath1|RegRes|reg ;
wire [31:0] \arm_1|MAE1|state ;
wire [1:0] \arm_1|MAE1|PCSel ;
wire [1:0] \arm_1|MAE1|AluSelB ;
wire [1:0] \arm_1|MAE1|AluOP ;
wire [1:0] \arm_1|DataPath1|VIC0|irq1_ech ;
wire [1:0] \arm_1|DataPath1|VIC0|irq0_ech ;
wire [31:0] \arm_1|DataPath1|RegPC|reg ;
wire [31:0] \arm_1|DataPath1|RegistreData|DATA ;
wire [31:0] \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b ;

wire [35:0] \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0~portbdataout  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a1  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a2  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a3  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a4  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a5  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a6  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a7  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a8  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a9  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a10  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a11  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a12  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a13  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a14  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a15  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a16  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a17  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a18  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a19  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a20  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a21  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a22  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a23  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a24  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a25  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a26  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a27  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a28  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a29  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a30  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a31  = \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0~portbdataout  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a1  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a2  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a3  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a4  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a5  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a6  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a7  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a8  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a9  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a10  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a11  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a12  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a13  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a14  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a15  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a16  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a17  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a18  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a19  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a20  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a21  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a22  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a23  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a24  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a25  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a26  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a27  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a28  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a29  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a30  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a31  = \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [0] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [1] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [2] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [3] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [4] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [5] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [6] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [7] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [8] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [9] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [10] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [11] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [12] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [13] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [14] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [15] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [16] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [17] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [18] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [19] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [25] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [28] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [29] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [30] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [31] = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: M9K_X25_Y21_N0
cycloneiii_ram_block \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\arm_1|MAE1|RegWrEn~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\arm_1|DataPath1|MuxW0|S[31]~20_combout ,\arm_1|DataPath1|MuxW0|S[30]~23_combout ,\arm_1|DataPath1|MuxW0|S[29]~19_combout ,\arm_1|DataPath1|MuxW0|S[28]~22_combout ,\arm_1|DataPath1|MuxW0|S[27]~17_combout ,\arm_1|DataPath1|MuxW0|S[26]~16_combout ,
\arm_1|DataPath1|MuxW0|S[25]~21_combout ,\arm_1|DataPath1|MuxW0|S[24]~24_combout ,\arm_1|DataPath1|MuxW0|S[23]~25_combout ,\arm_1|DataPath1|MuxW0|S[22]~26_combout ,\arm_1|DataPath1|MuxW0|S[21]~27_combout ,\arm_1|DataPath1|MuxW0|S[20]~18_combout ,
\arm_1|DataPath1|MuxW0|S[19]~28_combout ,\arm_1|DataPath1|MuxW0|S[18]~29_combout ,\arm_1|DataPath1|MuxW0|S[17]~30_combout ,\arm_1|DataPath1|MuxW0|S[16]~31_combout ,\arm_1|DataPath1|MuxW0|S[15]~15_combout ,\arm_1|DataPath1|MuxW0|S[14]~14_combout ,
\arm_1|DataPath1|MuxW0|S[13]~13_combout ,\arm_1|DataPath1|MuxW0|S[12]~12_combout ,\arm_1|DataPath1|MuxW0|S[11]~11_combout ,\arm_1|DataPath1|MuxW0|S[10]~10_combout ,\arm_1|DataPath1|MuxW0|S[9]~9_combout ,\arm_1|DataPath1|MuxW0|S[8]~8_combout ,
\arm_1|DataPath1|MuxW0|S[7]~7_combout ,\arm_1|DataPath1|MuxW0|S[6]~6_combout ,\arm_1|DataPath1|MuxW0|S[5]~5_combout ,\arm_1|DataPath1|MuxW0|S[4]~4_combout ,\arm_1|DataPath1|MuxW0|S[3]~3_combout ,\arm_1|DataPath1|MuxW0|S[2]~2_combout ,
\arm_1|DataPath1|MuxW0|S[1]~1_combout ,\arm_1|DataPath1|MuxW0|S[0]~0_combout }),
	.portaaddr({\arm_1|DataPath1|RegistreInstr|reg [15],\arm_1|DataPath1|RegistreInstr|reg [14],\arm_1|DataPath1|RegistreInstr|reg [13],\arm_1|DataPath1|RegistreInstr|reg [12]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\arm_1|DataPath1|MuxRB0|S[3]~3_combout ,\arm_1|DataPath1|MuxRB0|S[2]~2_combout ,\arm_1|DataPath1|MuxRB0|S[1]~1_combout ,\arm_1|DataPath1|MuxRB0|S[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .init_file = "db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_1|altsyncram_h5m1:auto_generated|ALTSYNCRAM";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 576'h000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X25_Y19_N0
cycloneiii_ram_block \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\arm_1|MAE1|RegWrEn~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\arm_1|DataPath1|MuxW0|S[31]~20_combout ,\arm_1|DataPath1|MuxW0|S[30]~23_combout ,\arm_1|DataPath1|MuxW0|S[29]~19_combout ,\arm_1|DataPath1|MuxW0|S[28]~22_combout ,\arm_1|DataPath1|MuxW0|S[27]~17_combout ,\arm_1|DataPath1|MuxW0|S[26]~16_combout ,
\arm_1|DataPath1|MuxW0|S[25]~21_combout ,\arm_1|DataPath1|MuxW0|S[24]~24_combout ,\arm_1|DataPath1|MuxW0|S[23]~25_combout ,\arm_1|DataPath1|MuxW0|S[22]~26_combout ,\arm_1|DataPath1|MuxW0|S[21]~27_combout ,\arm_1|DataPath1|MuxW0|S[20]~18_combout ,
\arm_1|DataPath1|MuxW0|S[19]~28_combout ,\arm_1|DataPath1|MuxW0|S[18]~29_combout ,\arm_1|DataPath1|MuxW0|S[17]~30_combout ,\arm_1|DataPath1|MuxW0|S[16]~31_combout ,\arm_1|DataPath1|MuxW0|S[15]~15_combout ,\arm_1|DataPath1|MuxW0|S[14]~14_combout ,
\arm_1|DataPath1|MuxW0|S[13]~13_combout ,\arm_1|DataPath1|MuxW0|S[12]~12_combout ,\arm_1|DataPath1|MuxW0|S[11]~11_combout ,\arm_1|DataPath1|MuxW0|S[10]~10_combout ,\arm_1|DataPath1|MuxW0|S[9]~9_combout ,\arm_1|DataPath1|MuxW0|S[8]~8_combout ,
\arm_1|DataPath1|MuxW0|S[7]~7_combout ,\arm_1|DataPath1|MuxW0|S[6]~6_combout ,\arm_1|DataPath1|MuxW0|S[5]~5_combout ,\arm_1|DataPath1|MuxW0|S[4]~4_combout ,\arm_1|DataPath1|MuxW0|S[3]~3_combout ,\arm_1|DataPath1|MuxW0|S[2]~2_combout ,
\arm_1|DataPath1|MuxW0|S[1]~1_combout ,\arm_1|DataPath1|MuxW0|S[0]~0_combout }),
	.portaaddr({\arm_1|DataPath1|RegistreInstr|reg [15],\arm_1|DataPath1|RegistreInstr|reg [14],\arm_1|DataPath1|RegistreInstr|reg [13],\arm_1|DataPath1|RegistreInstr|reg [12]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\arm_1|DataPath1|RegistreInstr|reg [19],\arm_1|DataPath1|RegistreInstr|reg [18],\arm_1|DataPath1|RegistreInstr|reg [17],\arm_1|DataPath1|RegistreInstr|reg [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DE0_Top.ram0_BancDeRegistres_3b270a06.hdl.mif";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "arm:arm_1|DataPath:DataPath1|BancDeRegistres:BancReg|altsyncram:Banc_rtl_0|altsyncram_h5m1:auto_generated|ALTSYNCRAM";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 576'h000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X25_Y20_N0
cycloneiii_ram_block \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\arm_1|MAE1|memWrEn~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\arm_1|MAE1|memRdEn~q ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\CLOCK_50~inputclkctrl_outclk ),
	.ena0(\arm_1|MAE1|memWrEn~q ),
	.ena1(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\arm_1|DataPath1|BancReg|Banc~59_combout ,\arm_1|DataPath1|BancReg|Banc~62_combout ,\arm_1|DataPath1|BancReg|Banc~58_combout ,\arm_1|DataPath1|BancReg|Banc~61_combout ,\arm_1|DataPath1|BancReg|Banc~56_combout ,
\arm_1|DataPath1|BancReg|Banc~55_combout ,\arm_1|DataPath1|BancReg|Banc~60_combout ,\arm_1|DataPath1|BancReg|Banc~63_combout ,\arm_1|DataPath1|BancReg|Banc~64_combout ,\arm_1|DataPath1|BancReg|Banc~65_combout ,\arm_1|DataPath1|BancReg|Banc~66_combout ,
\arm_1|DataPath1|BancReg|Banc~57_combout ,\arm_1|DataPath1|BancReg|Banc~67_combout ,\arm_1|DataPath1|BancReg|Banc~68_combout ,\arm_1|DataPath1|BancReg|Banc~69_combout ,\arm_1|DataPath1|BancReg|Banc~70_combout ,\arm_1|DataPath1|BancReg|Banc~54_combout ,
\arm_1|DataPath1|BancReg|Banc~53_combout ,\arm_1|DataPath1|BancReg|Banc~52_combout ,\arm_1|DataPath1|BancReg|Banc~51_combout ,\arm_1|DataPath1|BancReg|Banc~50_combout ,\arm_1|DataPath1|BancReg|Banc~49_combout ,\arm_1|DataPath1|BancReg|Banc~48_combout ,
\arm_1|DataPath1|BancReg|Banc~47_combout ,\arm_1|DataPath1|BancReg|Banc~46_combout ,\arm_1|DataPath1|BancReg|Banc~45_combout ,\arm_1|DataPath1|BancReg|Banc~44_combout ,\arm_1|DataPath1|BancReg|Banc~43_combout ,\arm_1|DataPath1|BancReg|Banc~42_combout ,
\arm_1|DataPath1|BancReg|Banc~41_combout ,\arm_1|DataPath1|BancReg|Banc~40_combout ,\arm_1|DataPath1|BancReg|Banc~39_combout }),
	.portaaddr({\arm_1|DataPath1|MuxMem|S[5]~5_combout ,\arm_1|DataPath1|MuxMem|S[4]~4_combout ,\arm_1|DataPath1|MuxMem|S[3]~3_combout ,\arm_1|DataPath1|MuxMem|S[2]~2_combout ,\arm_1|DataPath1|MuxMem|S[1]~1_combout ,\arm_1|DataPath1|MuxMem|S[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\arm_1|DataPath1|MuxMem|S[5]~5_combout ,\arm_1|DataPath1|MuxMem|S[4]~4_combout ,\arm_1|DataPath1|MuxMem|S[3]~3_combout ,\arm_1|DataPath1|MuxMem|S[2]~2_combout ,\arm_1|DataPath1|MuxMem|S[1]~1_combout ,\arm_1|DataPath1|MuxMem|S[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem_init.mif";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "arm:arm_1|DataPath:DataPath1|mem64:Memoire|altsyncram:altsyncram_component|altsyncram_hjs1:auto_generated|ALTSYNCRAM";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000090000000080000000070000000060000000050000000040000000030000000020000000010EB0000000E61F40000E28FF0FF0E61F50000E60540000E28440020E61540000E3A050200E60F50000E28FF0010E60F40000000000000EB0000000E61F10000E28FF0FF0E61F30000E60310000E28110010E61310000E3A030200E60F30000E28FF0010E60F10000EAFFFFF80E60120000BAFFFFFC0E351002A0E28110010E08220000E61100000E3A020000E3A01020;
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \arm_1|DataPath1|RegPC|reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[6]~2_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[6] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~14 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~14_combout  = (\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & ((\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & (\arm_1|DataPath1|ALU0|Add0~13  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & (!\arm_1|DataPath1|ALU0|Add0~13 )))) # 
// (!\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & ((\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & (!\arm_1|DataPath1|ALU0|Add0~13 )) # (!\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & ((\arm_1|DataPath1|ALU0|Add0~13 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~15  = CARRY((\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & (!\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & !\arm_1|DataPath1|ALU0|Add0~13 )) # (!\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & ((!\arm_1|DataPath1|ALU0|Add0~13 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[7]~7_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[7]~7_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~13 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~14_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~15 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~14 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \arm_1|DataPath1|RegPC|reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[9]~5_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[9] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~22 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~22_combout  = (\arm_1|DataPath1|MuxAluB|S[11]~15_combout  & ((\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & (\arm_1|DataPath1|ALU0|Add0~21  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & (!\arm_1|DataPath1|ALU0|Add0~21 
// )))) # (!\arm_1|DataPath1|MuxAluB|S[11]~15_combout  & ((\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & (!\arm_1|DataPath1|ALU0|Add0~21 )) # (!\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & ((\arm_1|DataPath1|ALU0|Add0~21 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~23  = CARRY((\arm_1|DataPath1|MuxAluB|S[11]~15_combout  & (!\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & !\arm_1|DataPath1|ALU0|Add0~21 )) # (!\arm_1|DataPath1|MuxAluB|S[11]~15_combout  & ((!\arm_1|DataPath1|ALU0|Add0~21 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[11]~11_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[11]~15_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~21 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~22_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~23 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~22 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \arm_1|DataPath1|RegPC|reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[12]~8_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [12]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[12] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~26 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~26_combout  = (\arm_1|DataPath1|MuxAluA|S[13]~13_combout  & ((\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & (!\arm_1|DataPath1|ALU0|Add1~25 )) # (!\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & (\arm_1|DataPath1|ALU0|Add1~25  & 
// VCC)))) # (!\arm_1|DataPath1|MuxAluA|S[13]~13_combout  & ((\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & ((\arm_1|DataPath1|ALU0|Add1~25 ) # (GND))) # (!\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & (!\arm_1|DataPath1|ALU0|Add1~25 ))))
// \arm_1|DataPath1|ALU0|Add1~27  = CARRY((\arm_1|DataPath1|MuxAluA|S[13]~13_combout  & (\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & !\arm_1|DataPath1|ALU0|Add1~25 )) # (!\arm_1|DataPath1|MuxAluA|S[13]~13_combout  & 
// ((\arm_1|DataPath1|MuxAluB|S[13]~19_combout ) # (!\arm_1|DataPath1|ALU0|Add1~25 ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[13]~13_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~25 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~26_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~27 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~26 .lut_mask = 16'h694D;
defparam \arm_1|DataPath1|ALU0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \arm_1|DataPath1|RegPC|reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[14]~10_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [14]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[14] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~28 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~28_combout  = ((\arm_1|DataPath1|MuxAluA|S[14]~14_combout  $ (\arm_1|DataPath1|MuxAluB|S[14]~21_combout  $ (\arm_1|DataPath1|ALU0|Add1~27 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~29  = CARRY((\arm_1|DataPath1|MuxAluA|S[14]~14_combout  & ((!\arm_1|DataPath1|ALU0|Add1~27 ) # (!\arm_1|DataPath1|MuxAluB|S[14]~21_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[14]~14_combout  & 
// (!\arm_1|DataPath1|MuxAluB|S[14]~21_combout  & !\arm_1|DataPath1|ALU0|Add1~27 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[14]~14_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[14]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~27 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~28_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~29 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~28 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~28 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~28_combout  = ((\arm_1|DataPath1|MuxAluA|S[14]~14_combout  $ (\arm_1|DataPath1|MuxAluB|S[14]~21_combout  $ (!\arm_1|DataPath1|ALU0|Add0~27 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~29  = CARRY((\arm_1|DataPath1|MuxAluA|S[14]~14_combout  & ((\arm_1|DataPath1|MuxAluB|S[14]~21_combout ) # (!\arm_1|DataPath1|ALU0|Add0~27 ))) # (!\arm_1|DataPath1|MuxAluA|S[14]~14_combout  & 
// (\arm_1|DataPath1|MuxAluB|S[14]~21_combout  & !\arm_1|DataPath1|ALU0|Add0~27 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[14]~14_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[14]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~27 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~28_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~29 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~28 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \arm_1|DataPath1|RegPC|reg[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[31]~27_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [31]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[31] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \arm_1|DataPath1|RegPC|reg[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[22]~18_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [22]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[22] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \arm_1|DataPath1|RegPC|reg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[21]~17_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [21]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[21] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \arm_1|DataPath1|RegPC|reg[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[16]~12_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [16]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[16] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~32 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~32_combout  = ((\arm_1|DataPath1|MuxAluB|S[16]~55_combout  $ (\arm_1|DataPath1|MuxAluA|S[16]~31_combout  $ (\arm_1|DataPath1|ALU0|Add1~31 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~33  = CARRY((\arm_1|DataPath1|MuxAluB|S[16]~55_combout  & (\arm_1|DataPath1|MuxAluA|S[16]~31_combout  & !\arm_1|DataPath1|ALU0|Add1~31 )) # (!\arm_1|DataPath1|MuxAluB|S[16]~55_combout  & 
// ((\arm_1|DataPath1|MuxAluA|S[16]~31_combout ) # (!\arm_1|DataPath1|ALU0|Add1~31 ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[16]~55_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[16]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~31 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~32_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~33 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~32 .lut_mask = 16'h964D;
defparam \arm_1|DataPath1|ALU0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~34 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~34_combout  = (\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & ((\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & (!\arm_1|DataPath1|ALU0|Add1~33 )) # (!\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & ((\arm_1|DataPath1|ALU0|Add1~33 ) # 
// (GND))))) # (!\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & ((\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & (\arm_1|DataPath1|ALU0|Add1~33  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & (!\arm_1|DataPath1|ALU0|Add1~33 ))))
// \arm_1|DataPath1|ALU0|Add1~35  = CARRY((\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & ((!\arm_1|DataPath1|ALU0|Add1~33 ) # (!\arm_1|DataPath1|MuxAluA|S[17]~30_combout ))) # (!\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & 
// (!\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & !\arm_1|DataPath1|ALU0|Add1~33 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[17]~53_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[17]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~33 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~34_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~35 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~34 .lut_mask = 16'h692B;
defparam \arm_1|DataPath1|ALU0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~38 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~38_combout  = (\arm_1|DataPath1|MuxAluB|S[19]~49_combout  & ((\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & (!\arm_1|DataPath1|ALU0|Add1~37 )) # (!\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & ((\arm_1|DataPath1|ALU0|Add1~37 ) # 
// (GND))))) # (!\arm_1|DataPath1|MuxAluB|S[19]~49_combout  & ((\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & (\arm_1|DataPath1|ALU0|Add1~37  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & (!\arm_1|DataPath1|ALU0|Add1~37 ))))
// \arm_1|DataPath1|ALU0|Add1~39  = CARRY((\arm_1|DataPath1|MuxAluB|S[19]~49_combout  & ((!\arm_1|DataPath1|ALU0|Add1~37 ) # (!\arm_1|DataPath1|MuxAluA|S[19]~28_combout ))) # (!\arm_1|DataPath1|MuxAluB|S[19]~49_combout  & 
// (!\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & !\arm_1|DataPath1|ALU0|Add1~37 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[19]~49_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[19]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~37 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~38_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~39 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~38 .lut_mask = 16'h692B;
defparam \arm_1|DataPath1|ALU0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~42 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~42_combout  = (\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & ((\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & (!\arm_1|DataPath1|ALU0|Add1~41 )) # (!\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & ((\arm_1|DataPath1|ALU0|Add1~41 ) # 
// (GND))))) # (!\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & ((\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & (\arm_1|DataPath1|ALU0|Add1~41  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & (!\arm_1|DataPath1|ALU0|Add1~41 ))))
// \arm_1|DataPath1|ALU0|Add1~43  = CARRY((\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & ((!\arm_1|DataPath1|ALU0|Add1~41 ) # (!\arm_1|DataPath1|MuxAluA|S[21]~26_combout ))) # (!\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & 
// (!\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & !\arm_1|DataPath1|ALU0|Add1~41 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[21]~45_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[21]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~41 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~42_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~43 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~42 .lut_mask = 16'h692B;
defparam \arm_1|DataPath1|ALU0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~44 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~44_combout  = ((\arm_1|DataPath1|MuxAluA|S[22]~25_combout  $ (\arm_1|DataPath1|MuxAluB|S[22]~43_combout  $ (\arm_1|DataPath1|ALU0|Add1~43 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~45  = CARRY((\arm_1|DataPath1|MuxAluA|S[22]~25_combout  & ((!\arm_1|DataPath1|ALU0|Add1~43 ) # (!\arm_1|DataPath1|MuxAluB|S[22]~43_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[22]~25_combout  & 
// (!\arm_1|DataPath1|MuxAluB|S[22]~43_combout  & !\arm_1|DataPath1|ALU0|Add1~43 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[22]~25_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[22]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~43 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~44_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~45 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~44 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~46 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~46_combout  = (\arm_1|DataPath1|MuxAluB|S[23]~41_combout  & ((\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & (!\arm_1|DataPath1|ALU0|Add1~45 )) # (!\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & ((\arm_1|DataPath1|ALU0|Add1~45 ) # 
// (GND))))) # (!\arm_1|DataPath1|MuxAluB|S[23]~41_combout  & ((\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & (\arm_1|DataPath1|ALU0|Add1~45  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & (!\arm_1|DataPath1|ALU0|Add1~45 ))))
// \arm_1|DataPath1|ALU0|Add1~47  = CARRY((\arm_1|DataPath1|MuxAluB|S[23]~41_combout  & ((!\arm_1|DataPath1|ALU0|Add1~45 ) # (!\arm_1|DataPath1|MuxAluA|S[23]~24_combout ))) # (!\arm_1|DataPath1|MuxAluB|S[23]~41_combout  & 
// (!\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & !\arm_1|DataPath1|ALU0|Add1~45 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[23]~41_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[23]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~45 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~46_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~47 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~46 .lut_mask = 16'h692B;
defparam \arm_1|DataPath1|ALU0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~32 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~32_combout  = ((\arm_1|DataPath1|MuxAluA|S[16]~31_combout  $ (\arm_1|DataPath1|MuxAluB|S[16]~55_combout  $ (!\arm_1|DataPath1|ALU0|Add0~31 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~33  = CARRY((\arm_1|DataPath1|MuxAluA|S[16]~31_combout  & ((\arm_1|DataPath1|MuxAluB|S[16]~55_combout ) # (!\arm_1|DataPath1|ALU0|Add0~31 ))) # (!\arm_1|DataPath1|MuxAluA|S[16]~31_combout  & 
// (\arm_1|DataPath1|MuxAluB|S[16]~55_combout  & !\arm_1|DataPath1|ALU0|Add0~31 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[16]~31_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[16]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~31 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~32_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~33 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~32 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~44 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~44_combout  = ((\arm_1|DataPath1|MuxAluB|S[22]~43_combout  $ (\arm_1|DataPath1|MuxAluA|S[22]~25_combout  $ (!\arm_1|DataPath1|ALU0|Add0~43 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~45  = CARRY((\arm_1|DataPath1|MuxAluB|S[22]~43_combout  & ((\arm_1|DataPath1|MuxAluA|S[22]~25_combout ) # (!\arm_1|DataPath1|ALU0|Add0~43 ))) # (!\arm_1|DataPath1|MuxAluB|S[22]~43_combout  & 
// (\arm_1|DataPath1|MuxAluA|S[22]~25_combout  & !\arm_1|DataPath1|ALU0|Add0~43 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[22]~43_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[22]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~43 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~44_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~45 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~44 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[6]~2 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[6]~2_combout  = (\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|LR0|reg [6]))) # (!\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|ALU0|S[6]~13_combout ))

	.dataa(\arm_1|DataPath1|ALU0|S[6]~13_combout ),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|LR0|reg [6]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[6]~2 .lut_mask = 16'hEE22;
defparam \arm_1|DataPath1|RegPC|reg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[9]~5 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[9]~5_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [9])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[9]~19_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [9]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[9]~19_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[9]~5 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[12]~8 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[12]~8_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [12])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[12]~25_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [12]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[12]~25_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[12]~8 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[14]~10 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[14]~10_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [14])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[14]~29_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [14]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[14]~29_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[14]~10 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[31]~27 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[31]~27_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [31])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[31]~33_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [31]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[31]~33_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[31]~27 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[22]~18 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[22]~18_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [22])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[22]~51_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [22]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[22]~51_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[22]~18 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[21]~17 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[21]~17_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [21])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[21]~53_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [21]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[21]~53_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[21]~17 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[16]~12 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[16]~12_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [16])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[16]~63_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [16]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[16]~63_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[16]~12 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \arm_1|DataPath1|RegRes|reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegRes|reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[11] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \arm_1|DataPath1|RegRes|reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegRes|reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[14] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \arm_1|MAE1|RegWrEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector10~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|RegWrEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|RegWrEn .is_wysiwyg = "true";
defparam \arm_1|MAE1|RegWrEn .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \arm_1|DataPath1|RegistreData|DATA[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[8] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \arm_1|DataPath1|RegistreData|DATA[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [12]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[12] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \arm_1|DataPath1|RegALU0|DATA[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[14]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[14] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \arm_1|MAE1|instr_courante.STR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Equal8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|instr_courante.STR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|instr_courante.STR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|instr_courante.STR .is_wysiwyg = "true";
defparam \arm_1|MAE1|instr_courante.STR .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \arm_1|MAE1|instr_courante.MOV (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Equal5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|instr_courante.STR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|instr_courante.MOV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|instr_courante.MOV .is_wysiwyg = "true";
defparam \arm_1|MAE1|instr_courante.MOV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneiii_lcell_comb \arm_1|MAE1|Selector21~0 (
// Equation(s):
// \arm_1|MAE1|Selector21~0_combout  = (!\arm_1|MAE1|instr_courante.ADDr~q  & ((\arm_1|MAE1|instr_courante.CMP~q ) # (!\arm_1|MAE1|instr_courante.MOV~q )))

	.dataa(\arm_1|MAE1|instr_courante.MOV~q ),
	.datab(gnd),
	.datac(\arm_1|MAE1|instr_courante.ADDr~q ),
	.datad(\arm_1|MAE1|instr_courante.CMP~q ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector21~0 .lut_mask = 16'h0F05;
defparam \arm_1|MAE1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneiii_lcell_comb \arm_1|MAE1|Selector22~15 (
// Equation(s):
// \arm_1|MAE1|Selector22~15_combout  = (((\arm_1|MAE1|Selector21~0_combout  & !\arm_1|MAE1|state [3])) # (!\arm_1|MAE1|Equal14~0_combout )) # (!\arm_1|MAE1|state [2])

	.dataa(\arm_1|MAE1|Selector21~0_combout ),
	.datab(\arm_1|MAE1|state [3]),
	.datac(\arm_1|MAE1|state [2]),
	.datad(\arm_1|MAE1|Equal14~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector22~15_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector22~15 .lut_mask = 16'h2FFF;
defparam \arm_1|MAE1|Selector22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneiii_lcell_comb \arm_1|MAE1|Equal2~1 (
// Equation(s):
// \arm_1|MAE1|Equal2~1_combout  = (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [30] & (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [28] & (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27] & 
// \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [25])))

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [30]),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [28]),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal2~1 .lut_mask = 16'h4000;
defparam \arm_1|MAE1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneiii_lcell_comb \arm_1|MAE1|Equal2~2 (
// Equation(s):
// \arm_1|MAE1|Equal2~2_combout  = (\arm_1|MAE1|Equal2~1_combout  & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26] & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24] & \arm_1|MAE1|Equal2~0_combout )))

	.dataa(\arm_1|MAE1|Equal2~1_combout ),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26]),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24]),
	.datad(\arm_1|MAE1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal2~2 .lut_mask = 16'h0200;
defparam \arm_1|MAE1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \arm_1|DataPath1|CPSR0|reg[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|CPSR0|reg[31]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|CPSR0|reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|CPSR0|reg[31] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|CPSR0|reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneiii_lcell_comb \arm_1|MAE1|Selector24~1 (
// Equation(s):
// \arm_1|MAE1|Selector24~1_combout  = (\arm_1|MAE1|Equal2~2_combout  & !\arm_1|DataPath1|CPSR0|reg [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|MAE1|Equal2~2_combout ),
	.datad(\arm_1|DataPath1|CPSR0|reg [31]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector24~1 .lut_mask = 16'h00F0;
defparam \arm_1|MAE1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneiii_lcell_comb \arm_1|MAE1|Selector24~2 (
// Equation(s):
// \arm_1|MAE1|Selector24~2_combout  = (\arm_1|MAE1|Selector24~1_combout ) # ((!\arm_1|MAE1|isr~q  & ((\arm_1|DataPath1|VIC0|irq0_memo~combout ) # (\arm_1|DataPath1|VIC0|irq1_memo~combout ))))

	.dataa(\arm_1|MAE1|Selector24~1_combout ),
	.datab(\arm_1|MAE1|isr~q ),
	.datac(\arm_1|DataPath1|VIC0|irq0_memo~combout ),
	.datad(\arm_1|DataPath1|VIC0|irq1_memo~combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector24~2 .lut_mask = 16'hBBBA;
defparam \arm_1|MAE1|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[1]~1 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[1]~1_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & (\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a1 ))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [1]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\arm_1|DataPath1|RegPC|reg [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[1]~1 .lut_mask = 16'hB380;
defparam \arm_1|DataPath1|MuxAluA|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[7]~14 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[7]~14_combout  = (\arm_1|MAE1|AluOP [1] & (\arm_1|MAE1|AluOP [0])) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|MuxAluB|S[7]~7_combout ))) # (!\arm_1|MAE1|AluOP [0] & 
// (\arm_1|DataPath1|ALU0|Add0~14_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~14_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[7]~7_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[7]~14 .lut_mask = 16'hDC98;
defparam \arm_1|DataPath1|ALU0|S[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \arm_1|DataPath1|RegistreInstr|reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[8] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[9]~9 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[9]~9_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc~37_q  & \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a9 )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [9]))

	.dataa(\arm_1|MAE1|AluSelA~q ),
	.datab(\arm_1|DataPath1|RegPC|reg [9]),
	.datac(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[9]~9 .lut_mask = 16'hE444;
defparam \arm_1|DataPath1|MuxAluA|S[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \arm_1|DataPath1|RegistreInstr|reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [10]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[10] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[10]~12 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[10]~12_combout  = (\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [10]))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|RegistreInstr|reg [7]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [10]),
	.datad(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[10]~12 .lut_mask = 16'h6420;
defparam \arm_1|DataPath1|MuxAluB|S[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \arm_1|DataPath1|RegistreInstr|reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [11]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[11] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[11]~14 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[11]~14_combout  = (\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((!\arm_1|MAE1|AluSelB [1])))) # (!\arm_1|MAE1|AluSelB [0] & (((\arm_1|DataPath1|RegistreInstr|reg [11] & \arm_1|MAE1|AluSelB [1]))))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [11]),
	.datad(\arm_1|MAE1|AluSelB [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[11]~14 .lut_mask = 16'h5088;
defparam \arm_1|DataPath1|MuxAluB|S[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[11]~15 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[11]~15_combout  = (\arm_1|DataPath1|MuxAluB|S[11]~14_combout ) # ((!\arm_1|MAE1|AluSelB [0] & (!\arm_1|MAE1|AluSelB [1] & \arm_1|DataPath1|BancReg|Banc~50_combout )))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|MuxAluB|S[11]~14_combout ),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|BancReg|Banc~50_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[11]~15 .lut_mask = 16'hCDCC;
defparam \arm_1|DataPath1|MuxAluB|S[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[11]~22 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[11]~22_combout  = (\arm_1|MAE1|AluOP [1] & (((\arm_1|MAE1|AluOP [0])))) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|MuxAluB|S[11]~15_combout )) # (!\arm_1|MAE1|AluOP [0] & 
// ((\arm_1|DataPath1|ALU0|Add0~22_combout )))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|DataPath1|MuxAluB|S[11]~15_combout ),
	.datac(\arm_1|DataPath1|ALU0|Add0~22_combout ),
	.datad(\arm_1|MAE1|AluOP [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[11]~22 .lut_mask = 16'hEE50;
defparam \arm_1|DataPath1|ALU0|S[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[14]~14 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[14]~14_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc~37_q  & \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a14 )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [14]))

	.dataa(\arm_1|MAE1|AluSelA~q ),
	.datab(\arm_1|DataPath1|RegPC|reg [14]),
	.datac(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[14]~14 .lut_mask = 16'hE444;
defparam \arm_1|DataPath1|MuxAluA|S[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[14]~28 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[14]~28_combout  = (\arm_1|MAE1|AluOP [0] & (\arm_1|MAE1|AluOP [1])) # (!\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add1~28_combout ))) # (!\arm_1|MAE1|AluOP [1] & 
// (\arm_1|DataPath1|ALU0|Add0~28_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add0~28_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~28_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[14]~28 .lut_mask = 16'hDC98;
defparam \arm_1|DataPath1|ALU0|S[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[14]~29 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[14]~29_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[14]~28_combout  & ((\arm_1|DataPath1|MuxAluA|S[14]~14_combout ))) # (!\arm_1|DataPath1|ALU0|S[14]~28_combout  & (\arm_1|DataPath1|MuxAluB|S[14]~21_combout )))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[14]~28_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[14]~21_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[14]~14_combout ),
	.datac(\arm_1|MAE1|AluOP [0]),
	.datad(\arm_1|DataPath1|ALU0|S[14]~28_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[14]~29 .lut_mask = 16'hCFA0;
defparam \arm_1|DataPath1|ALU0|S[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneiii_lcell_comb \arm_1|MAE1|Selector13~1 (
// Equation(s):
// \arm_1|MAE1|Selector13~1_combout  = (\arm_1|MAE1|state [2] & (\arm_1|MAE1|Equal13~0_combout  & (!\arm_1|MAE1|state [3]))) # (!\arm_1|MAE1|state [2] & ((\arm_1|MAE1|state [3] & (\arm_1|MAE1|Equal13~0_combout )) # (!\arm_1|MAE1|state [3] & 
// ((\arm_1|MAE1|Equal12~0_combout )))))

	.dataa(\arm_1|MAE1|Equal13~0_combout ),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [3]),
	.datad(\arm_1|MAE1|Equal12~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector13~1 .lut_mask = 16'h2B28;
defparam \arm_1|MAE1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneiii_lcell_comb \arm_1|MAE1|Equal8~0 (
// Equation(s):
// \arm_1|MAE1|Equal8~0_combout  = (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20] & \arm_1|MAE1|Equal7~1_combout )

	.dataa(gnd),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(\arm_1|MAE1|Equal7~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal8~0 .lut_mask = 16'h3300;
defparam \arm_1|MAE1|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneiii_lcell_comb \arm_1|MAE1|Equal5~1 (
// Equation(s):
// \arm_1|MAE1|Equal5~1_combout  = ((!\arm_1|MAE1|Equal4~0_combout ) # (!\arm_1|MAE1|Equal5~0_combout )) # (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21])

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21]),
	.datab(gnd),
	.datac(\arm_1|MAE1|Equal5~0_combout ),
	.datad(\arm_1|MAE1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal5~1 .lut_mask = 16'h5FFF;
defparam \arm_1|MAE1|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneiii_lcell_comb \arm_1|MAE1|Equal4~1 (
// Equation(s):
// \arm_1|MAE1|Equal4~1_combout  = (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [30] & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [25] & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [28] & 
// !\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21])))

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [30]),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [25]),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [28]),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal4~1 .lut_mask = 16'h0002;
defparam \arm_1|MAE1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneiii_lcell_comb \arm_1|MAE1|Selector25~0 (
// Equation(s):
// \arm_1|MAE1|Selector25~0_combout  = (\arm_1|MAE1|Equal10~0_combout  & ((\arm_1|MAE1|state [4] & ((!\arm_1|MAE1|state [0]))) # (!\arm_1|MAE1|state [4] & (\arm_1|MAE1|Selector21~1_combout  & \arm_1|MAE1|state [0]))))

	.dataa(\arm_1|MAE1|Equal10~0_combout ),
	.datab(\arm_1|MAE1|Selector21~1_combout ),
	.datac(\arm_1|MAE1|state [4]),
	.datad(\arm_1|MAE1|state [0]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector25~0 .lut_mask = 16'h08A0;
defparam \arm_1|MAE1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \arm_1|MAE1|CpsrWrEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|CpsrWrEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|CpsrWrEn .is_wysiwyg = "true";
defparam \arm_1|MAE1|CpsrWrEn .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \arm_1|DataPath1|SPSR0|reg[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|SPSR0|reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|SPSR0|reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|SPSR0|reg[31] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|SPSR0|reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[19]~48 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[19]~48_combout  = (\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [19]))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|RegistreInstr|reg [7]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [19]),
	.datad(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[19]~48 .lut_mask = 16'h6420;
defparam \arm_1|DataPath1|MuxAluB|S[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[18]~50 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[18]~50_combout  = (\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [18]))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|RegistreInstr|reg [7]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [18]),
	.datad(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[18]~50 .lut_mask = 16'h6420;
defparam \arm_1|DataPath1|MuxAluB|S[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneiii_lcell_comb \arm_1|DataPath1|CPSR0|reg[31]~0 (
// Equation(s):
// \arm_1|DataPath1|CPSR0|reg[31]~0_combout  = (\arm_1|MAE1|CpsrWrEn~q  & (!\arm_1|MAE1|CpsrSel~q )) # (!\arm_1|MAE1|CpsrWrEn~q  & ((\arm_1|DataPath1|CPSR0|reg [31])))

	.dataa(\arm_1|MAE1|CpsrWrEn~q ),
	.datab(\arm_1|MAE1|CpsrSel~q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|CPSR0|reg [31]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|CPSR0|reg[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|CPSR0|reg[31]~0 .lut_mask = 16'h7722;
defparam \arm_1|DataPath1|CPSR0|reg[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneiii_lcell_comb \arm_1|DataPath1|CPSR0|reg[31]~1 (
// Equation(s):
// \arm_1|DataPath1|CPSR0|reg[31]~1_combout  = (\arm_1|MAE1|CpsrWrEn~q  & ((\arm_1|DataPath1|CPSR0|reg[31]~0_combout  & ((\arm_1|DataPath1|ALU0|S[31]~33_combout ))) # (!\arm_1|DataPath1|CPSR0|reg[31]~0_combout  & (\arm_1|DataPath1|SPSR0|reg [31])))) # 
// (!\arm_1|MAE1|CpsrWrEn~q  & (((\arm_1|DataPath1|CPSR0|reg[31]~0_combout ))))

	.dataa(\arm_1|MAE1|CpsrWrEn~q ),
	.datab(\arm_1|DataPath1|SPSR0|reg [31]),
	.datac(\arm_1|DataPath1|ALU0|S[31]~33_combout ),
	.datad(\arm_1|DataPath1|CPSR0|reg[31]~0_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|CPSR0|reg[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|CPSR0|reg[31]~1 .lut_mask = 16'hF588;
defparam \arm_1|DataPath1|CPSR0|reg[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \arm_1|DataPath1|LR0|reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[6] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N15
dffeas \arm_1|DataPath1|LR0|reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[8] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N5
dffeas \arm_1|DataPath1|LR0|reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[9] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \arm_1|DataPath1|LR0|reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[10] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \arm_1|DataPath1|LR0|reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[12] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \arm_1|DataPath1|LR0|reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[13] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \arm_1|DataPath1|LR0|reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[14] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneiii_lcell_comb \arm_1|MAE1|Selector6~2 (
// Equation(s):
// \arm_1|MAE1|Selector6~2_combout  = (\arm_1|MAE1|Equal17~0_combout  & (!\arm_1|MAE1|Equal15~0_combout  & ((!\arm_1|MAE1|Equal10~0_combout ) # (!\arm_1|MAE1|Equal13~1_combout )))) # (!\arm_1|MAE1|Equal17~0_combout  & (((!\arm_1|MAE1|Equal10~0_combout )) # 
// (!\arm_1|MAE1|Equal13~1_combout )))

	.dataa(\arm_1|MAE1|Equal17~0_combout ),
	.datab(\arm_1|MAE1|Equal13~1_combout ),
	.datac(\arm_1|MAE1|Equal10~0_combout ),
	.datad(\arm_1|MAE1|Equal15~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector6~2 .lut_mask = 16'h153F;
defparam \arm_1|MAE1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneiii_lcell_comb \arm_1|MAE1|Selector17~0 (
// Equation(s):
// \arm_1|MAE1|Selector17~0_combout  = (\arm_1|MAE1|Equal14~0_combout  & ((\arm_1|MAE1|state [2] & (\arm_1|MAE1|CpsrWrEn~q )) # (!\arm_1|MAE1|state [2] & ((\arm_1|MAE1|state [3])))))

	.dataa(\arm_1|MAE1|CpsrWrEn~q ),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [3]),
	.datad(\arm_1|MAE1|Equal14~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector17~0 .lut_mask = 16'hB800;
defparam \arm_1|MAE1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneiii_lcell_comb \arm_1|MAE1|Selector17~1 (
// Equation(s):
// \arm_1|MAE1|Selector17~1_combout  = (\arm_1|MAE1|Selector17~0_combout ) # ((!\arm_1|MAE1|Equal25~0_combout  & \arm_1|MAE1|state [4]))

	.dataa(gnd),
	.datab(\arm_1|MAE1|Equal25~0_combout ),
	.datac(\arm_1|MAE1|state [4]),
	.datad(\arm_1|MAE1|Selector17~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector17~1 .lut_mask = 16'hFF30;
defparam \arm_1|MAE1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \arm_1|DataPath1|LR0|reg[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [31]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[31] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[30]~34 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[30]~34_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|MuxAluA|S[30]~17_combout ))) # (!\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|MuxAluB|S[30]~27_combout )))) # (!\arm_1|MAE1|AluOP [0] & 
// (((\arm_1|MAE1|AluOP [1]))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[30]~27_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|MuxAluA|S[30]~17_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[30]~34 .lut_mask = 16'hF838;
defparam \arm_1|DataPath1|ALU0|S[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \arm_1|DataPath1|LR0|reg[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [30]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[30] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[29]~36 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[29]~36_combout  = (\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|MuxAluA|S[29]~18_combout )) # (!\arm_1|MAE1|AluOP [0]))) # (!\arm_1|MAE1|AluOP [1] & (\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|MuxAluB|S[29]~29_combout )))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|MuxAluB|S[29]~29_combout ),
	.datad(\arm_1|DataPath1|MuxAluA|S[29]~18_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[29]~36 .lut_mask = 16'hEA62;
defparam \arm_1|DataPath1|ALU0|S[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \arm_1|DataPath1|LR0|reg[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[29] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[28]~38 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[28]~38_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|MuxAluA|S[28]~19_combout )) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|MuxAluB|S[28]~31_combout ))))) # (!\arm_1|MAE1|AluOP [0] & 
// (((\arm_1|MAE1|AluOP [1]))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[28]~19_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|MuxAluB|S[28]~31_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[28]~38_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[28]~38 .lut_mask = 16'hBCB0;
defparam \arm_1|DataPath1|ALU0|S[28]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \arm_1|DataPath1|LR0|reg[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [28]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[28] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[27]~40 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[27]~40_combout  = (\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|MuxAluA|S[27]~20_combout )) # (!\arm_1|MAE1|AluOP [0]))) # (!\arm_1|MAE1|AluOP [1] & (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|MuxAluB|S[27]~33_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|MuxAluA|S[27]~20_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[27]~33_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[27]~40 .lut_mask = 16'hE6A2;
defparam \arm_1|DataPath1|ALU0|S[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \arm_1|DataPath1|LR0|reg[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[27] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \arm_1|DataPath1|LR0|reg[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[23] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \arm_1|DataPath1|RegALU0|DATA[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[22]~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[22] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[22]~50 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[22]~50_combout  = (\arm_1|MAE1|AluOP [0] & (\arm_1|MAE1|AluOP [1])) # (!\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add1~44_combout ))) # (!\arm_1|MAE1|AluOP [1] & 
// (\arm_1|DataPath1|ALU0|Add0~44_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add0~44_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~44_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[22]~50 .lut_mask = 16'hDC98;
defparam \arm_1|DataPath1|ALU0|S[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[22]~51 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[22]~51_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[22]~50_combout  & (\arm_1|DataPath1|MuxAluA|S[22]~25_combout )) # (!\arm_1|DataPath1|ALU0|S[22]~50_combout  & ((\arm_1|DataPath1|MuxAluB|S[22]~43_combout ))))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[22]~50_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluA|S[22]~25_combout ),
	.datac(\arm_1|DataPath1|MuxAluB|S[22]~43_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[22]~50_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[22]~51 .lut_mask = 16'hDDA0;
defparam \arm_1|DataPath1|ALU0|S[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \arm_1|DataPath1|LR0|reg[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[22] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \arm_1|DataPath1|LR0|reg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[21] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \arm_1|DataPath1|LR0|reg[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [20]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[20] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \arm_1|DataPath1|LR0|reg[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[19] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \arm_1|DataPath1|LR0|reg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [18]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[18] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \arm_1|DataPath1|RegALU0|DATA[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[16]~63_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[16] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[16]~62 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[16]~62_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~32_combout )))) # (!\arm_1|MAE1|AluOP [1] & (!\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|Add0~32_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add1~32_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~32_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[16]~62_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[16]~62 .lut_mask = 16'hB9A8;
defparam \arm_1|DataPath1|ALU0|S[16]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[16]~63 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[16]~63_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[16]~62_combout  & (\arm_1|DataPath1|MuxAluA|S[16]~31_combout )) # (!\arm_1|DataPath1|ALU0|S[16]~62_combout  & ((\arm_1|DataPath1|MuxAluB|S[16]~55_combout ))))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[16]~62_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[16]~31_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|MuxAluB|S[16]~55_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[16]~62_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[16]~63 .lut_mask = 16'hBBC0;
defparam \arm_1|DataPath1|ALU0|S[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \arm_1|DataPath1|LR0|reg[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [16]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[16] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneiii_lcell_comb \arm_1|MAE1|Selector19~7 (
// Equation(s):
// \arm_1|MAE1|Selector19~7_combout  = (\arm_1|MAE1|Selector19~8_combout  & (((\arm_1|MAE1|state [3]) # (!\arm_1|MAE1|state [2])) # (!\arm_1|MAE1|Equal15~0_combout )))

	.dataa(\arm_1|MAE1|Equal15~0_combout ),
	.datab(\arm_1|MAE1|state [3]),
	.datac(\arm_1|MAE1|state [2]),
	.datad(\arm_1|MAE1|Selector19~8_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector19~7 .lut_mask = 16'hDF00;
defparam \arm_1|MAE1|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneiii_lcell_comb \arm_1|MAE1|Selector10~4 (
// Equation(s):
// \arm_1|MAE1|Selector10~4_combout  = (\arm_1|MAE1|state [2] & (\arm_1|MAE1|state [3] & ((\arm_1|MAE1|Equal13~0_combout ) # (\arm_1|MAE1|Equal15~0_combout ))))

	.dataa(\arm_1|MAE1|Equal13~0_combout ),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [3]),
	.datad(\arm_1|MAE1|Equal15~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector10~4 .lut_mask = 16'hC080;
defparam \arm_1|MAE1|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneiii_lcell_comb \arm_1|MAE1|Selector23~3 (
// Equation(s):
// \arm_1|MAE1|Selector23~3_combout  = ((\arm_1|MAE1|Equal15~1_combout  & ((\arm_1|MAE1|instr_courante.STR~q ) # (\arm_1|MAE1|instr_courante.LDR~q )))) # (!\arm_1|MAE1|Selector22~15_combout )

	.dataa(\arm_1|MAE1|Selector22~15_combout ),
	.datab(\arm_1|MAE1|Equal15~1_combout ),
	.datac(\arm_1|MAE1|instr_courante.STR~q ),
	.datad(\arm_1|MAE1|instr_courante.LDR~q ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector23~3 .lut_mask = 16'hDDD5;
defparam \arm_1|MAE1|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneiii_lcell_comb \arm_1|MAE1|Selector3~4 (
// Equation(s):
// \arm_1|MAE1|Selector3~4_combout  = (\arm_1|MAE1|PCWrEn~q  & (\arm_1|MAE1|state [2] & (\arm_1|MAE1|state [3] & \arm_1|MAE1|Equal14~0_combout )))

	.dataa(\arm_1|MAE1|PCWrEn~q ),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [3]),
	.datad(\arm_1|MAE1|Equal14~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector3~4 .lut_mask = 16'h8000;
defparam \arm_1|MAE1|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneiii_lcell_comb \arm_1|MAE1|Selector10~5 (
// Equation(s):
// \arm_1|MAE1|Selector10~5_combout  = (\arm_1|MAE1|Selector10~4_combout ) # ((\arm_1|MAE1|Equal14~0_combout  & (\arm_1|MAE1|RegWrEn~q  & \arm_1|MAE1|state [2])))

	.dataa(\arm_1|MAE1|Equal14~0_combout ),
	.datab(\arm_1|MAE1|Selector10~4_combout ),
	.datac(\arm_1|MAE1|RegWrEn~q ),
	.datad(\arm_1|MAE1|state [2]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector10~5 .lut_mask = 16'hECCC;
defparam \arm_1|MAE1|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[10]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[10]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [10]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[10]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[12]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[12]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [12]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[12]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[13]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[13]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [13]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[13]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[14]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[14]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [14]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[14]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[29]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[29]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [29]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[29]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[27]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[27]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [27]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[27]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[23]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[23]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [23]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[23]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[22]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[22]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [22]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[22]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[21]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[21]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [21]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[21]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[19]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[19]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [19]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[19]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneiii_lcell_comb \arm_1|DataPath1|RegRes|reg[11]~feeder (
// Equation(s):
// \arm_1|DataPath1|RegRes|reg[11]~feeder_combout  = \arm_1|DataPath1|BancReg|Banc~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc~50_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegRes|reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[11]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|RegRes|reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneiii_lcell_comb \arm_1|DataPath1|RegRes|reg[14]~feeder (
// Equation(s):
// \arm_1|DataPath1|RegRes|reg[14]~feeder_combout  = \arm_1|DataPath1|BancReg|Banc~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc~53_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegRes|reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[14]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|RegRes|reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneiii_lcell_comb \arm_1|DataPath1|SPSR0|reg[31]~feeder (
// Equation(s):
// \arm_1|DataPath1|SPSR0|reg[31]~feeder_combout  = \arm_1|DataPath1|CPSR0|reg [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|CPSR0|reg [31]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|SPSR0|reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|SPSR0|reg[31]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|SPSR0|reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \HEX0[0]~output (
	.i(\Mux6~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \HEX0[1]~output (
	.i(\Mux5~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \HEX0[2]~output (
	.i(\Mux4~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \HEX0[3]~output (
	.i(\Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \HEX0[4]~output (
	.i(\Mux2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \HEX0[5]~output (
	.i(\Mux1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \HEX0[6]~output (
	.i(!\Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \HEX1[0]~output (
	.i(\Mux13~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \HEX1[1]~output (
	.i(\Mux12~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \HEX1[2]~output (
	.i(\Mux11~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \HEX1[3]~output (
	.i(\Mux10~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \HEX1[4]~output (
	.i(\Mux9~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \HEX1[5]~output (
	.i(\Mux8~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \HEX1[6]~output (
	.i(!\Mux7~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \HEX2[0]~output (
	.i(\Mux20~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \HEX2[1]~output (
	.i(\Mux19~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \HEX2[2]~output (
	.i(\Mux18~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \HEX2[3]~output (
	.i(\Mux17~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \HEX2[4]~output (
	.i(\Mux16~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \HEX2[5]~output (
	.i(\Mux15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \HEX2[6]~output (
	.i(!\Mux14~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \HEX3[0]~output (
	.i(\Mux27~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneiii_io_obuf \HEX3[1]~output (
	.i(\Mux26~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \HEX3[2]~output (
	.i(\Mux25~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \HEX3[3]~output (
	.i(\Mux24~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \HEX3[4]~output (
	.i(\Mux23~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \HEX3[5]~output (
	.i(\Mux22~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \HEX3[6]~output (
	.i(!\Mux21~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \LEDG[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneiii_io_obuf \LEDG[1]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \LEDG[2]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneiii_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneiii_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneiii_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneiii_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|rden_b_store (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|MAE1|memRdEn~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneiii_lcell_comb \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\arm_1|MAE1|memRdEn~q ) # (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(\arm_1|MAE1|memRdEn~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFAFA;
defparam \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneiii_lcell_comb \arm_1|MAE1|Selector4~0 (
// Equation(s):
// \arm_1|MAE1|Selector4~0_combout  = (\arm_1|MAE1|Equal12~0_combout  & ((\arm_1|MAE1|Equal21~0_combout ) # ((\arm_1|MAE1|LRWrEn~q  & \arm_1|MAE1|irq_serv~10_combout )))) # (!\arm_1|MAE1|Equal12~0_combout  & (((\arm_1|MAE1|LRWrEn~q  & 
// \arm_1|MAE1|irq_serv~10_combout ))))

	.dataa(\arm_1|MAE1|Equal12~0_combout ),
	.datab(\arm_1|MAE1|Equal21~0_combout ),
	.datac(\arm_1|MAE1|LRWrEn~q ),
	.datad(\arm_1|MAE1|irq_serv~10_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector4~0 .lut_mask = 16'hF888;
defparam \arm_1|MAE1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \arm_1|MAE1|LRWrEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|LRWrEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|LRWrEn .is_wysiwyg = "true";
defparam \arm_1|MAE1|LRWrEn .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \arm_1|DataPath1|LR0|reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[0] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneiii_lcell_comb \arm_1|MAE1|Selector1~2 (
// Equation(s):
// \arm_1|MAE1|Selector1~2_combout  = (\arm_1|MAE1|state [4]) # ((\arm_1|MAE1|Equal14~0_combout  & (\arm_1|MAE1|PCSel [1] & \arm_1|MAE1|state [2])))

	.dataa(\arm_1|MAE1|Equal14~0_combout ),
	.datab(\arm_1|MAE1|state [4]),
	.datac(\arm_1|MAE1|PCSel [1]),
	.datad(\arm_1|MAE1|state [2]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector1~2 .lut_mask = 16'hECCC;
defparam \arm_1|MAE1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \arm_1|MAE1|PCSel[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|PCSel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|PCSel[1] .is_wysiwyg = "true";
defparam \arm_1|MAE1|PCSel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneiii_lcell_comb \arm_1|MAE1|Equal12~0 (
// Equation(s):
// \arm_1|MAE1|Equal12~0_combout  = (\arm_1|MAE1|state [0] & (\arm_1|MAE1|state [1] & !\arm_1|MAE1|state [4]))

	.dataa(gnd),
	.datab(\arm_1|MAE1|state [0]),
	.datac(\arm_1|MAE1|state [1]),
	.datad(\arm_1|MAE1|state [4]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal12~0 .lut_mask = 16'h00C0;
defparam \arm_1|MAE1|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneiii_lcell_comb \arm_1|MAE1|Equal16~0 (
// Equation(s):
// \arm_1|MAE1|Equal16~0_combout  = (\arm_1|MAE1|state [2] & (\arm_1|MAE1|Equal12~0_combout  & !\arm_1|MAE1|state [3]))

	.dataa(gnd),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|Equal12~0_combout ),
	.datad(\arm_1|MAE1|state [3]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal16~0 .lut_mask = 16'h00C0;
defparam \arm_1|MAE1|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneiii_lcell_comb \arm_1|MAE1|Selector11~1 (
// Equation(s):
// \arm_1|MAE1|Selector11~1_combout  = ((\arm_1|MAE1|Equal16~0_combout ) # ((\arm_1|MAE1|irq_serv~10_combout  & \arm_1|MAE1|AluSelA~q ))) # (!\arm_1|MAE1|Selector11~0_combout )

	.dataa(\arm_1|MAE1|Selector11~0_combout ),
	.datab(\arm_1|MAE1|irq_serv~10_combout ),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|MAE1|Equal16~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector11~1 .lut_mask = 16'hFFD5;
defparam \arm_1|MAE1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \arm_1|MAE1|AluSelA (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|AluSelA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|AluSelA .is_wysiwyg = "true";
defparam \arm_1|MAE1|AluSelA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneiii_lcell_comb \arm_1|MAE1|Selector5~4 (
// Equation(s):
// \arm_1|MAE1|Selector5~4_combout  = (!\arm_1|MAE1|state [2] & (\arm_1|MAE1|state [3] & ((\arm_1|MAE1|Equal15~0_combout ) # (\arm_1|MAE1|Equal12~0_combout ))))

	.dataa(\arm_1|MAE1|Equal15~0_combout ),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [3]),
	.datad(\arm_1|MAE1|Equal12~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector5~4 .lut_mask = 16'h3020;
defparam \arm_1|MAE1|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneiii_lcell_comb \arm_1|MAE1|Selector5~5 (
// Equation(s):
// \arm_1|MAE1|Selector5~5_combout  = (\arm_1|MAE1|Selector5~4_combout ) # ((\arm_1|MAE1|Equal14~0_combout  & (\arm_1|MAE1|AdrSel~q  & \arm_1|MAE1|state [2])))

	.dataa(\arm_1|MAE1|Equal14~0_combout ),
	.datab(\arm_1|MAE1|Selector5~4_combout ),
	.datac(\arm_1|MAE1|AdrSel~q ),
	.datad(\arm_1|MAE1|state [2]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector5~5 .lut_mask = 16'hECCC;
defparam \arm_1|MAE1|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \arm_1|MAE1|AdrSel (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|AdrSel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|AdrSel .is_wysiwyg = "true";
defparam \arm_1|MAE1|AdrSel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[1]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[1]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[1]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \arm_1|DataPath1|LR0|reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[1] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneiii_lcell_comb \arm_1|MAE1|Equal14~0 (
// Equation(s):
// \arm_1|MAE1|Equal14~0_combout  = (!\arm_1|MAE1|state [1] & (!\arm_1|MAE1|state [4] & \arm_1|MAE1|state [0]))

	.dataa(\arm_1|MAE1|state [1]),
	.datab(\arm_1|MAE1|state [4]),
	.datac(gnd),
	.datad(\arm_1|MAE1|state [0]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal14~0 .lut_mask = 16'h1100;
defparam \arm_1|MAE1|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneiii_lcell_comb \arm_1|MAE1|Selector14~0 (
// Equation(s):
// \arm_1|MAE1|Selector14~0_combout  = (\arm_1|MAE1|Equal14~0_combout  & ((\arm_1|MAE1|state [2] & ((\arm_1|MAE1|AluOP [1]))) # (!\arm_1|MAE1|state [2] & (\arm_1|MAE1|state [3]))))

	.dataa(\arm_1|MAE1|state [3]),
	.datab(\arm_1|MAE1|Equal14~0_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|MAE1|state [2]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector14~0 .lut_mask = 16'hC088;
defparam \arm_1|MAE1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \arm_1|MAE1|AluOP[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|AluOP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|AluOP[1] .is_wysiwyg = "true";
defparam \arm_1|MAE1|AluOP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[3]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[3]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [3]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[3]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \arm_1|DataPath1|LR0|reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[3] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneiii_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N0
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|irq1_ech[0]~0 (
// Equation(s):
// \arm_1|DataPath1|VIC0|irq1_ech[0]~0_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|irq1_ech[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq1_ech[0]~0 .lut_mask = 16'h00FF;
defparam \arm_1|DataPath1|VIC0|irq1_ech[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \arm_1|DataPath1|VIC0|irq1_ech[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|VIC0|irq1_ech[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|VIC0|irq1_ech [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq1_ech[0] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|VIC0|irq1_ech[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneiii_lcell_comb \arm_1|MAE1|Equal25~0 (
// Equation(s):
// \arm_1|MAE1|Equal25~0_combout  = (!\arm_1|MAE1|state [3] & (!\arm_1|MAE1|state [2] & (!\arm_1|MAE1|state [1] & !\arm_1|MAE1|state [0])))

	.dataa(\arm_1|MAE1|state [3]),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [1]),
	.datad(\arm_1|MAE1|state [0]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal25~0 .lut_mask = 16'h0001;
defparam \arm_1|MAE1|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneiii_lcell_comb \arm_1|MAE1|Selector16~0 (
// Equation(s):
// \arm_1|MAE1|Selector16~0_combout  = (\arm_1|MAE1|irq_serv~10_combout  & ((\arm_1|MAE1|CpsrSel~q ) # ((\arm_1|MAE1|state [4] & !\arm_1|MAE1|Equal25~0_combout )))) # (!\arm_1|MAE1|irq_serv~10_combout  & (\arm_1|MAE1|state [4] & 
// ((!\arm_1|MAE1|Equal25~0_combout ))))

	.dataa(\arm_1|MAE1|irq_serv~10_combout ),
	.datab(\arm_1|MAE1|state [4]),
	.datac(\arm_1|MAE1|CpsrSel~q ),
	.datad(\arm_1|MAE1|Equal25~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector16~0 .lut_mask = 16'hA0EC;
defparam \arm_1|MAE1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneiii_lcell_comb \arm_1|MAE1|CpsrSel~feeder (
// Equation(s):
// \arm_1|MAE1|CpsrSel~feeder_combout  = \arm_1|MAE1|Selector16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|MAE1|Selector16~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|CpsrSel~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|CpsrSel~feeder .lut_mask = 16'hFF00;
defparam \arm_1|MAE1|CpsrSel~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \arm_1|MAE1|CpsrSel (
	.clk(\CLOCK_50~input_o ),
	.d(\arm_1|MAE1|CpsrSel~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|CpsrSel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|CpsrSel .is_wysiwyg = "true";
defparam \arm_1|MAE1|CpsrSel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|irq0_memo~0 (
// Equation(s):
// \arm_1|DataPath1|VIC0|irq0_memo~0_combout  = (\arm_1|MAE1|CpsrSel~q  & ((\arm_1|DataPath1|VIC0|irq1_ech [1]) # (!\arm_1|DataPath1|VIC0|irq1_ech [0])))

	.dataa(\arm_1|DataPath1|VIC0|irq1_ech [1]),
	.datab(gnd),
	.datac(\arm_1|DataPath1|VIC0|irq1_ech [0]),
	.datad(\arm_1|MAE1|CpsrSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|irq0_memo~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq0_memo~0 .lut_mask = 16'hAF00;
defparam \arm_1|DataPath1|VIC0|irq0_memo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneiii_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|irq0_ech[0]~0 (
// Equation(s):
// \arm_1|DataPath1|VIC0|irq0_ech[0]~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|irq0_ech[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq0_ech[0]~0 .lut_mask = 16'h00FF;
defparam \arm_1|DataPath1|VIC0|irq0_ech[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \arm_1|DataPath1|VIC0|irq0_ech[0] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|VIC0|irq0_ech[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|VIC0|irq0_ech [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq0_ech[0] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|VIC0|irq0_ech[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \arm_1|DataPath1|VIC0|irq0_ech[1] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|VIC0|irq0_ech [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|VIC0|irq0_ech [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq0_ech[1] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|VIC0|irq0_ech[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|Equal0~0 (
// Equation(s):
// \arm_1|DataPath1|VIC0|Equal0~0_combout  = (!\arm_1|DataPath1|VIC0|irq0_ech [1] & \arm_1|DataPath1|VIC0|irq0_ech [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|VIC0|irq0_ech [1]),
	.datad(\arm_1|DataPath1|VIC0|irq0_ech [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|Equal0~0 .lut_mask = 16'h0F00;
defparam \arm_1|DataPath1|VIC0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|irq0_memo (
// Equation(s):
// \arm_1|DataPath1|VIC0|irq0_memo~combout  = (\KEY[0]~input_o  & ((\arm_1|DataPath1|VIC0|Equal0~0_combout ) # ((\arm_1|DataPath1|VIC0|irq0_memo~combout  & !\arm_1|DataPath1|VIC0|irq0_memo~0_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\arm_1|DataPath1|VIC0|irq0_memo~combout ),
	.datac(\arm_1|DataPath1|VIC0|irq0_memo~0_combout ),
	.datad(\arm_1|DataPath1|VIC0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|irq0_memo~combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq0_memo .lut_mask = 16'hAA08;
defparam \arm_1|DataPath1|VIC0|irq0_memo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneiii_lcell_comb \arm_1|MAE1|Selector2~0 (
// Equation(s):
// \arm_1|MAE1|Selector2~0_combout  = (\arm_1|MAE1|irq_serv~10_combout  & ((\arm_1|MAE1|PCSel [0]) # ((\arm_1|MAE1|state [4] & \arm_1|MAE1|Equal25~0_combout )))) # (!\arm_1|MAE1|irq_serv~10_combout  & (\arm_1|MAE1|state [4] & ((\arm_1|MAE1|Equal25~0_combout 
// ))))

	.dataa(\arm_1|MAE1|irq_serv~10_combout ),
	.datab(\arm_1|MAE1|state [4]),
	.datac(\arm_1|MAE1|PCSel [0]),
	.datad(\arm_1|MAE1|Equal25~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector2~0 .lut_mask = 16'hECA0;
defparam \arm_1|MAE1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \arm_1|MAE1|PCSel[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|PCSel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|PCSel[0] .is_wysiwyg = "true";
defparam \arm_1|MAE1|PCSel[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \arm_1|DataPath1|VIC0|irq1_ech[1] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|VIC0|irq1_ech [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|VIC0|irq1_ech [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq1_ech[1] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|VIC0|irq1_ech[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|irq1_memo~0 (
// Equation(s):
// \arm_1|DataPath1|VIC0|irq1_memo~0_combout  = (!\arm_1|DataPath1|VIC0|Equal0~0_combout  & ((\arm_1|MAE1|CpsrSel~q ) # ((\arm_1|DataPath1|VIC0|irq1_ech [0] & !\arm_1|DataPath1|VIC0|irq1_ech [1]))))

	.dataa(\arm_1|DataPath1|VIC0|irq1_ech [0]),
	.datab(\arm_1|DataPath1|VIC0|Equal0~0_combout ),
	.datac(\arm_1|DataPath1|VIC0|irq1_ech [1]),
	.datad(\arm_1|MAE1|CpsrSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|irq1_memo~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq1_memo~0 .lut_mask = 16'h3302;
defparam \arm_1|DataPath1|VIC0|irq1_memo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|Equal1~0 (
// Equation(s):
// \arm_1|DataPath1|VIC0|Equal1~0_combout  = (\arm_1|DataPath1|VIC0|irq1_ech [0] & !\arm_1|DataPath1|VIC0|irq1_ech [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|VIC0|irq1_ech [0]),
	.datad(\arm_1|DataPath1|VIC0|irq1_ech [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|Equal1~0 .lut_mask = 16'h00F0;
defparam \arm_1|DataPath1|VIC0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|irq1_memo (
// Equation(s):
// \arm_1|DataPath1|VIC0|irq1_memo~combout  = (\KEY[0]~input_o  & ((\arm_1|DataPath1|VIC0|irq1_memo~0_combout  & ((\arm_1|DataPath1|VIC0|Equal1~0_combout ))) # (!\arm_1|DataPath1|VIC0|irq1_memo~0_combout  & (\arm_1|DataPath1|VIC0|irq1_memo~combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\arm_1|DataPath1|VIC0|irq1_memo~combout ),
	.datac(\arm_1|DataPath1|VIC0|irq1_memo~0_combout ),
	.datad(\arm_1|DataPath1|VIC0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|irq1_memo~combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|irq1_memo .lut_mask = 16'hA808;
defparam \arm_1|DataPath1|VIC0|irq1_memo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|VICPC[2]~0 (
// Equation(s):
// \arm_1|DataPath1|VIC0|VICPC[2]~0_combout  = (\arm_1|DataPath1|VIC0|irq1_memo~combout  & !\arm_1|DataPath1|VIC0|irq0_memo~combout )

	.dataa(gnd),
	.datab(\arm_1|DataPath1|VIC0|irq1_memo~combout ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|VIC0|irq0_memo~combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|VICPC[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|VICPC[2]~0 .lut_mask = 16'h00CC;
defparam \arm_1|DataPath1|VIC0|VICPC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \arm_1|DataPath1|LR0|reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[4] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneiii_lcell_comb \arm_1|MAE1|Equal13~0 (
// Equation(s):
// \arm_1|MAE1|Equal13~0_combout  = (!\arm_1|MAE1|state [0] & (!\arm_1|MAE1|state [1] & !\arm_1|MAE1|state [4]))

	.dataa(gnd),
	.datab(\arm_1|MAE1|state [0]),
	.datac(\arm_1|MAE1|state [1]),
	.datad(\arm_1|MAE1|state [4]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal13~0 .lut_mask = 16'h0003;
defparam \arm_1|MAE1|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneiii_lcell_comb \arm_1|MAE1|Selector15~0 (
// Equation(s):
// \arm_1|MAE1|Selector15~0_combout  = (\arm_1|MAE1|Equal17~0_combout  & ((\arm_1|MAE1|Equal13~0_combout ) # ((\arm_1|MAE1|AluOP [0] & \arm_1|MAE1|irq_serv~10_combout )))) # (!\arm_1|MAE1|Equal17~0_combout  & (((\arm_1|MAE1|AluOP [0] & 
// \arm_1|MAE1|irq_serv~10_combout ))))

	.dataa(\arm_1|MAE1|Equal17~0_combout ),
	.datab(\arm_1|MAE1|Equal13~0_combout ),
	.datac(\arm_1|MAE1|AluOP [0]),
	.datad(\arm_1|MAE1|irq_serv~10_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector15~0 .lut_mask = 16'hF888;
defparam \arm_1|MAE1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \arm_1|MAE1|AluOP[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|AluOP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|AluOP[0] .is_wysiwyg = "true";
defparam \arm_1|MAE1|AluOP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneiii_lcell_comb \arm_1|MAE1|Equal13~2 (
// Equation(s):
// \arm_1|MAE1|Equal13~2_combout  = (\arm_1|MAE1|state [2] & !\arm_1|MAE1|state [3])

	.dataa(gnd),
	.datab(\arm_1|MAE1|state [2]),
	.datac(gnd),
	.datad(\arm_1|MAE1|state [3]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal13~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal13~2 .lut_mask = 16'h00CC;
defparam \arm_1|MAE1|Equal13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneiii_lcell_comb \arm_1|MAE1|Equal17~0 (
// Equation(s):
// \arm_1|MAE1|Equal17~0_combout  = (\arm_1|MAE1|state [3] & !\arm_1|MAE1|state [2])

	.dataa(gnd),
	.datab(\arm_1|MAE1|state [3]),
	.datac(\arm_1|MAE1|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal17~0 .lut_mask = 16'h0C0C;
defparam \arm_1|MAE1|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneiii_lcell_comb \arm_1|MAE1|Selector11~0 (
// Equation(s):
// \arm_1|MAE1|Selector11~0_combout  = (\arm_1|MAE1|Equal15~0_combout  & (!\arm_1|MAE1|Equal13~2_combout  & ((!\arm_1|MAE1|Equal17~0_combout ) # (!\arm_1|MAE1|Equal14~0_combout )))) # (!\arm_1|MAE1|Equal15~0_combout  & (((!\arm_1|MAE1|Equal17~0_combout ) # 
// (!\arm_1|MAE1|Equal14~0_combout ))))

	.dataa(\arm_1|MAE1|Equal15~0_combout ),
	.datab(\arm_1|MAE1|Equal13~2_combout ),
	.datac(\arm_1|MAE1|Equal14~0_combout ),
	.datad(\arm_1|MAE1|Equal17~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector11~0 .lut_mask = 16'h0777;
defparam \arm_1|MAE1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneiii_lcell_comb \arm_1|MAE1|Selector13~2 (
// Equation(s):
// \arm_1|MAE1|Selector13~2_combout  = (\arm_1|MAE1|Selector13~1_combout ) # (((\arm_1|MAE1|AluSelB [0] & \arm_1|MAE1|irq_serv~10_combout )) # (!\arm_1|MAE1|Selector11~0_combout ))

	.dataa(\arm_1|MAE1|Selector13~1_combout ),
	.datab(\arm_1|MAE1|Selector11~0_combout ),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|MAE1|irq_serv~10_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector13~2 .lut_mask = 16'hFBBB;
defparam \arm_1|MAE1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \arm_1|MAE1|AluSelB[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|AluSelB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|AluSelB[0] .is_wysiwyg = "true";
defparam \arm_1|MAE1|AluSelB[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \arm_1|DataPath1|LR0|reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[5] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneiii_lcell_comb \arm_1|MAE1|Selector8~2 (
// Equation(s):
// \arm_1|MAE1|Selector8~2_combout  = (\arm_1|MAE1|Equal10~1_combout ) # ((\arm_1|MAE1|Equal14~0_combout  & (\arm_1|MAE1|irWrEn~q  & \arm_1|MAE1|state [2])))

	.dataa(\arm_1|MAE1|Equal10~1_combout ),
	.datab(\arm_1|MAE1|Equal14~0_combout ),
	.datac(\arm_1|MAE1|irWrEn~q ),
	.datad(\arm_1|MAE1|state [2]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector8~2 .lut_mask = 16'hEAAA;
defparam \arm_1|MAE1|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \arm_1|MAE1|irWrEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|irWrEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|irWrEn .is_wysiwyg = "true";
defparam \arm_1|MAE1|irWrEn .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \arm_1|DataPath1|RegistreInstr|reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[0] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxRB0|S[1]~1 (
// Equation(s):
// \arm_1|DataPath1|MuxRB0|S[1]~1_combout  = (\arm_1|DataPath1|MuxRBSel~0_combout  & ((\arm_1|DataPath1|RegistreInstr|reg [13]))) # (!\arm_1|DataPath1|MuxRBSel~0_combout  & (\arm_1|DataPath1|RegistreInstr|reg [1]))

	.dataa(\arm_1|DataPath1|MuxRBSel~0_combout ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [1]),
	.datad(\arm_1|DataPath1|RegistreInstr|reg [13]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxRB0|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxRB0|S[1]~1 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxRB0|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxRB0|S[2]~2 (
// Equation(s):
// \arm_1|DataPath1|MuxRB0|S[2]~2_combout  = (\arm_1|DataPath1|MuxRBSel~0_combout  & ((\arm_1|DataPath1|RegistreInstr|reg [14]))) # (!\arm_1|DataPath1|MuxRBSel~0_combout  & (\arm_1|DataPath1|RegistreInstr|reg [2]))

	.dataa(\arm_1|DataPath1|RegistreInstr|reg [2]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [14]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|MuxRBSel~0_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxRB0|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxRB0|S[2]~2 .lut_mask = 16'hCCAA;
defparam \arm_1|DataPath1|MuxRB0|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \arm_1|DataPath1|RegistreData|DATA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[1] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneiii_lcell_comb \arm_1|MAE1|Selector9~0 (
// Equation(s):
// \arm_1|MAE1|Selector9~0_combout  = (\arm_1|MAE1|Equal13~0_combout  & ((\arm_1|MAE1|Equal21~0_combout ) # ((\arm_1|MAE1|WSel~q  & \arm_1|MAE1|irq_serv~10_combout )))) # (!\arm_1|MAE1|Equal13~0_combout  & (((\arm_1|MAE1|WSel~q  & 
// \arm_1|MAE1|irq_serv~10_combout ))))

	.dataa(\arm_1|MAE1|Equal13~0_combout ),
	.datab(\arm_1|MAE1|Equal21~0_combout ),
	.datac(\arm_1|MAE1|WSel~q ),
	.datad(\arm_1|MAE1|irq_serv~10_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector9~0 .lut_mask = 16'hF888;
defparam \arm_1|MAE1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \arm_1|MAE1|WSel (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|WSel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|WSel .is_wysiwyg = "true";
defparam \arm_1|MAE1|WSel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[1]~1 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[1]~1_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [1])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [1])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [1]),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [1]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[1]~1 .lut_mask = 16'hAAF0;
defparam \arm_1|DataPath1|MuxW0|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \arm_1|DataPath1|RegistreData|DATA[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[3] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[3]~3 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[3]~3_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [3])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [3])))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(\arm_1|DataPath1|RegALU0|DATA [3]),
	.datac(\arm_1|DataPath1|RegistreData|DATA [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[3]~3 .lut_mask = 16'hD8D8;
defparam \arm_1|DataPath1|MuxW0|S[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N23
dffeas \arm_1|DataPath1|RegistreData|DATA[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[4] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[4]~4 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[4]~4_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [4])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [4])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [4]),
	.datab(\arm_1|MAE1|WSel~q ),
	.datac(\arm_1|DataPath1|RegistreData|DATA [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[4]~4 .lut_mask = 16'hB8B8;
defparam \arm_1|DataPath1|MuxW0|S[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \arm_1|DataPath1|RegALU0|DATA[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[5]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[5] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[8]~4 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[8]~4_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [8])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[8]~17_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [8]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[8]~17_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[8]~4 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[26]~28 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[26]~28_combout  = (\arm_1|MAE1|PCSel [1] & \arm_1|MAE1|PCSel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|MAE1|PCSel [1]),
	.datad(\arm_1|MAE1|PCSel [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[26]~28 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|RegPC|reg[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneiii_lcell_comb \arm_1|MAE1|Selector13~0 (
// Equation(s):
// \arm_1|MAE1|Selector13~0_combout  = (\arm_1|MAE1|state [3]) # ((\arm_1|MAE1|state [2] & (!\arm_1|MAE1|Equal13~0_combout )) # (!\arm_1|MAE1|state [2] & ((!\arm_1|MAE1|Equal12~0_combout ))))

	.dataa(\arm_1|MAE1|Equal13~0_combout ),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [3]),
	.datad(\arm_1|MAE1|Equal12~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector13~0 .lut_mask = 16'hF4F7;
defparam \arm_1|MAE1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneiii_lcell_comb \arm_1|MAE1|Selector3~2 (
// Equation(s):
// \arm_1|MAE1|Selector3~2_combout  = (\arm_1|MAE1|Selector13~0_combout  & (((\arm_1|MAE1|state [2]) # (\arm_1|MAE1|state [3])) # (!\arm_1|MAE1|Equal15~0_combout )))

	.dataa(\arm_1|MAE1|Equal15~0_combout ),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [3]),
	.datad(\arm_1|MAE1|Selector13~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector3~2 .lut_mask = 16'hFD00;
defparam \arm_1|MAE1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneiii_lcell_comb \arm_1|MAE1|Selector3~3 (
// Equation(s):
// \arm_1|MAE1|Selector3~3_combout  = (\arm_1|MAE1|Selector3~4_combout ) # ((\arm_1|MAE1|state [4]) # (!\arm_1|MAE1|Selector3~2_combout ))

	.dataa(\arm_1|MAE1|Selector3~4_combout ),
	.datab(gnd),
	.datac(\arm_1|MAE1|Selector3~2_combout ),
	.datad(\arm_1|MAE1|state [4]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector3~3 .lut_mask = 16'hFFAF;
defparam \arm_1|MAE1|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \arm_1|MAE1|PCWrEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|PCWrEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|PCWrEn .is_wysiwyg = "true";
defparam \arm_1|MAE1|PCWrEn .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \arm_1|DataPath1|RegPC|reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[8]~4_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[8] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~37feeder (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~37feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~37feeder .lut_mask = 16'hFFFF;
defparam \arm_1|DataPath1|BancReg|Banc~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \arm_1|DataPath1|BancReg|Banc~37 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|BancReg|Banc~37feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~37 .is_wysiwyg = "true";
defparam \arm_1|DataPath1|BancReg|Banc~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~38feeder (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~38feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~38feeder .lut_mask = 16'hFFFF;
defparam \arm_1|DataPath1|BancReg|Banc~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \arm_1|DataPath1|BancReg|Banc~38 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|BancReg|Banc~38feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~38 .is_wysiwyg = "true";
defparam \arm_1|DataPath1|BancReg|Banc~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneiii_lcell_comb \arm_1|MAE1|Selector12~2 (
// Equation(s):
// \arm_1|MAE1|Selector12~2_combout  = ((\arm_1|MAE1|Equal14~0_combout  & (\arm_1|MAE1|AluSelB [1] & \arm_1|MAE1|state [2]))) # (!\arm_1|MAE1|Selector3~2_combout )

	.dataa(\arm_1|MAE1|Equal14~0_combout ),
	.datab(\arm_1|MAE1|Selector3~2_combout ),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|MAE1|state [2]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector12~2 .lut_mask = 16'hB333;
defparam \arm_1|MAE1|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \arm_1|MAE1|AluSelB[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|AluSelB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|AluSelB[1] .is_wysiwyg = "true";
defparam \arm_1|MAE1|AluSelB[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \arm_1|DataPath1|RegistreInstr|reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[7] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[12]~16 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[12]~16_combout  = (\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((!\arm_1|MAE1|AluSelB [1])))) # (!\arm_1|MAE1|AluSelB [0] & (((\arm_1|DataPath1|RegistreInstr|reg [12] & \arm_1|MAE1|AluSelB [1]))))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [12]),
	.datad(\arm_1|MAE1|AluSelB [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[12]~16 .lut_mask = 16'h5088;
defparam \arm_1|DataPath1|MuxAluB|S[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \arm_1|DataPath1|RegistreData|DATA[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [13]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[13] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[13]~9 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[13]~9_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [13])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[13]~27_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [13]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[13]~27_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[13]~9 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \arm_1|DataPath1|RegPC|reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[13]~9_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [13]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[13] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \arm_1|DataPath1|RegistreData|DATA[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [14]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[14] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[14]~14 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[14]~14_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [14])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [14])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [14]),
	.datab(\arm_1|MAE1|WSel~q ),
	.datac(\arm_1|DataPath1|RegistreData|DATA [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[14]~14 .lut_mask = 16'hB8B8;
defparam \arm_1|DataPath1|MuxW0|S[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \arm_1|DataPath1|RegistreData|DATA[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [15]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[15] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \arm_1|DataPath1|LR0|reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [15]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[15] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[15]~11 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[15]~11_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [15])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[15]~31_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [15]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[15]~31_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[15]~11 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \arm_1|DataPath1|RegPC|reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[15]~11_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [15]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[15] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[15]~15 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[15]~15_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a15  & ((\arm_1|DataPath1|BancReg|Banc~37_q )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [15]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [15]),
	.datad(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[15]~15 .lut_mask = 16'hB830;
defparam \arm_1|DataPath1|MuxAluA|S[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[14]~20 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[14]~20_combout  = (\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((!\arm_1|MAE1|AluSelB [1])))) # (!\arm_1|MAE1|AluSelB [0] & (((\arm_1|DataPath1|RegistreInstr|reg [14] & \arm_1|MAE1|AluSelB [1]))))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [14]),
	.datad(\arm_1|MAE1|AluSelB [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[14]~20 .lut_mask = 16'h5088;
defparam \arm_1|DataPath1|MuxAluB|S[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \arm_1|DataPath1|RegistreData|DATA[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [16]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[16] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[16]~31 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[16]~31_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [16])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [16])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [16]),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [16]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[16]~31 .lut_mask = 16'hAAF0;
defparam \arm_1|DataPath1|MuxW0|S[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \arm_1|DataPath1|RegistreData|DATA[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [17]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[17] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \arm_1|DataPath1|LR0|reg[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [17]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[17] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[17]~13 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[17]~13_combout  = (\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|LR0|reg [17]))) # (!\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|ALU0|S[17]~61_combout ))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|ALU0|S[17]~61_combout ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|LR0|reg [17]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[17]~13 .lut_mask = 16'hEE44;
defparam \arm_1|DataPath1|RegPC|reg[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \arm_1|DataPath1|RegPC|reg[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[17]~13_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [17]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[17] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \arm_1|DataPath1|RegistreData|DATA[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [18]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[18] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[18]~29 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[18]~29_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [18])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [18])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [18]),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [18]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[18]~29 .lut_mask = 16'hAAF0;
defparam \arm_1|DataPath1|MuxW0|S[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[19]~15 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[19]~15_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [19])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[19]~57_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [19]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[19]~57_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[19]~15_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[19]~15 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[19]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \arm_1|DataPath1|RegPC|reg[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[19]~15_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [19]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[19] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[20]~16 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[20]~16_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [20])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[20]~55_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [20]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[20]~55_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[20]~16 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \arm_1|DataPath1|RegPC|reg[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[20]~16_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [20]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[20] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[24]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[24]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [24]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[24]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \arm_1|DataPath1|LR0|reg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[24] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[24]~20 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[24]~20_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [24])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[24]~47_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [24]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[24]~47_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[24]~20 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \arm_1|DataPath1|RegPC|reg[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[24]~20_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [24]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[24] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \arm_1|DataPath1|RegistreInstr|reg[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[23] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \arm_1|DataPath1|RegistreData|DATA[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [31]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [31]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[31] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~59 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~59_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a31 )

	.dataa(gnd),
	.datab(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~59_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~59 .lut_mask = 16'hCC00;
defparam \arm_1|DataPath1|BancReg|Banc~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[31]~24 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[31]~24_combout  = (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [23])) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|BancReg|Banc~59_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|BancReg|Banc~59_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[31]~24 .lut_mask = 16'h4540;
defparam \arm_1|DataPath1|MuxAluB|S[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[31]~25 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[31]~25_combout  = (\arm_1|DataPath1|MuxAluB|S[31]~24_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|RegistreInstr|reg [7])))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datad(\arm_1|DataPath1|MuxAluB|S[31]~24_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[31]~25 .lut_mask = 16'hFF40;
defparam \arm_1|DataPath1|MuxAluB|S[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~62 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~62_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a30 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~62_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~62 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[30]~26 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[30]~26_combout  = (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [23])) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|BancReg|Banc~62_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datad(\arm_1|DataPath1|BancReg|Banc~62_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[30]~26 .lut_mask = 16'h3120;
defparam \arm_1|DataPath1|MuxAluB|S[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[30]~27 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[30]~27_combout  = (\arm_1|DataPath1|MuxAluB|S[30]~26_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & \arm_1|MAE1|AluSelB [0])))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|MuxAluB|S[30]~26_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[30]~27 .lut_mask = 16'hFF40;
defparam \arm_1|DataPath1|MuxAluB|S[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~58 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~58_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a29 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~58_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~58 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[29]~28 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[29]~28_combout  = (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [23])) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|BancReg|Banc~58_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~58_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[29]~28 .lut_mask = 16'h0D08;
defparam \arm_1|DataPath1|MuxAluB|S[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[29]~29 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[29]~29_combout  = (\arm_1|DataPath1|MuxAluB|S[29]~28_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & \arm_1|MAE1|AluSelB [0])))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|MuxAluB|S[29]~28_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[29]~29 .lut_mask = 16'hFF40;
defparam \arm_1|DataPath1|MuxAluB|S[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~60 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~60_combout  = (\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a25  & \arm_1|DataPath1|BancReg|Banc~38_q )

	.dataa(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~60_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~60 .lut_mask = 16'h8888;
defparam \arm_1|DataPath1|BancReg|Banc~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[25]~36 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[25]~36_combout  = (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [23])) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|BancReg|Banc~60_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|BancReg|Banc~60_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[25]~36 .lut_mask = 16'h4540;
defparam \arm_1|DataPath1|MuxAluB|S[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[25]~37 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[25]~37_combout  = (\arm_1|DataPath1|MuxAluB|S[25]~36_combout ) # ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [7] & !\arm_1|MAE1|AluSelB [1])))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|MuxAluB|S[25]~36_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[25]~37 .lut_mask = 16'hFF08;
defparam \arm_1|DataPath1|MuxAluB|S[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~63 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~63_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a24 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~63_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~63 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[24]~38 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[24]~38_combout  = (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [23])) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|BancReg|Banc~63_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|BancReg|Banc~63_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[24]~38 .lut_mask = 16'h4540;
defparam \arm_1|DataPath1|MuxAluB|S[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[24]~39 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[24]~39_combout  = (\arm_1|DataPath1|MuxAluB|S[24]~38_combout ) # ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [7] & !\arm_1|MAE1|AluSelB [1])))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|MuxAluB|S[24]~38_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[24]~39 .lut_mask = 16'hFF08;
defparam \arm_1|DataPath1|MuxAluB|S[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[23]~40 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[23]~40_combout  = (\arm_1|MAE1|AluSelB [1] & (((\arm_1|DataPath1|RegistreInstr|reg [23] & !\arm_1|MAE1|AluSelB [0])))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((\arm_1|MAE1|AluSelB [0]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datad(\arm_1|MAE1|AluSelB [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[23]~40 .lut_mask = 16'h44A0;
defparam \arm_1|DataPath1|MuxAluB|S[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[23]~41 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[23]~41_combout  = (\arm_1|DataPath1|MuxAluB|S[23]~40_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|BancReg|Banc~64_combout )))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|MuxAluB|S[23]~40_combout ),
	.datad(\arm_1|DataPath1|BancReg|Banc~64_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[23]~41 .lut_mask = 16'hF1F0;
defparam \arm_1|DataPath1|MuxAluB|S[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[22]~25 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[22]~25_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a22  & \arm_1|DataPath1|BancReg|Banc~37_q )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [22]))

	.dataa(\arm_1|DataPath1|RegPC|reg [22]),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[22]~25 .lut_mask = 16'hE222;
defparam \arm_1|DataPath1|MuxAluA|S[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \arm_1|DataPath1|RegistreInstr|reg[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[21] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[21]~44 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[21]~44_combout  = (\arm_1|MAE1|AluSelB [1] & (((\arm_1|DataPath1|RegistreInstr|reg [21] & !\arm_1|MAE1|AluSelB [0])))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((\arm_1|MAE1|AluSelB [0]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [21]),
	.datad(\arm_1|MAE1|AluSelB [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[21]~44 .lut_mask = 16'h44A0;
defparam \arm_1|DataPath1|MuxAluB|S[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[21]~45 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[21]~45_combout  = (\arm_1|DataPath1|MuxAluB|S[21]~44_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|BancReg|Banc~66_combout )))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|MuxAluB|S[21]~44_combout ),
	.datad(\arm_1|DataPath1|BancReg|Banc~66_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[21]~45 .lut_mask = 16'hF1F0;
defparam \arm_1|DataPath1|MuxAluB|S[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[17]~52 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[17]~52_combout  = (\arm_1|MAE1|AluSelB [1] & (((\arm_1|DataPath1|RegistreInstr|reg [17] & !\arm_1|MAE1|AluSelB [0])))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((\arm_1|MAE1|AluSelB [0]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [17]),
	.datad(\arm_1|MAE1|AluSelB [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[17]~52 .lut_mask = 16'h44A0;
defparam \arm_1|DataPath1|MuxAluB|S[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[17]~53 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[17]~53_combout  = (\arm_1|DataPath1|MuxAluB|S[17]~52_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|BancReg|Banc~69_combout )))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|MuxAluB|S[17]~52_combout ),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~69_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[17]~53 .lut_mask = 16'hCDCC;
defparam \arm_1|DataPath1|MuxAluB|S[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[16]~54 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[16]~54_combout  = (\arm_1|MAE1|AluSelB [1] & (((\arm_1|DataPath1|RegistreInstr|reg [16] & !\arm_1|MAE1|AluSelB [0])))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((\arm_1|MAE1|AluSelB [0]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [16]),
	.datad(\arm_1|MAE1|AluSelB [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[16]~54 .lut_mask = 16'h44A0;
defparam \arm_1|DataPath1|MuxAluB|S[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[16]~55 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[16]~55_combout  = (\arm_1|DataPath1|MuxAluB|S[16]~54_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|BancReg|Banc~70_combout )))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|MuxAluB|S[16]~54_combout ),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~70_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[16]~55_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[16]~55 .lut_mask = 16'hCDCC;
defparam \arm_1|DataPath1|MuxAluB|S[16]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[13]~18 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[13]~18_combout  = (\arm_1|MAE1|AluSelB [1] & (((\arm_1|DataPath1|RegistreInstr|reg [13] & !\arm_1|MAE1|AluSelB [0])))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((\arm_1|MAE1|AluSelB [0]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [13]),
	.datad(\arm_1|MAE1|AluSelB [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[13]~18 .lut_mask = 16'h44A0;
defparam \arm_1|DataPath1|MuxAluB|S[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[13]~19 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[13]~19_combout  = (\arm_1|DataPath1|MuxAluB|S[13]~18_combout ) # ((!\arm_1|MAE1|AluSelB [0] & (!\arm_1|MAE1|AluSelB [1] & \arm_1|DataPath1|BancReg|Banc~52_combout )))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|MAE1|AluSelB [1]),
	.datac(\arm_1|DataPath1|MuxAluB|S[13]~18_combout ),
	.datad(\arm_1|DataPath1|BancReg|Banc~52_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[13]~19 .lut_mask = 16'hF1F0;
defparam \arm_1|DataPath1|MuxAluB|S[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[12]~12 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[12]~12_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc~37_q  & \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a12 )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [12]))

	.dataa(\arm_1|DataPath1|RegPC|reg [12]),
	.datab(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[12]~12 .lut_mask = 16'hCA0A;
defparam \arm_1|DataPath1|MuxAluA|S[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \arm_1|DataPath1|LR0|reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [11]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[11] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[11]~7 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[11]~7_combout  = (\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|LR0|reg [11]))) # (!\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|ALU0|S[11]~23_combout ))

	.dataa(\arm_1|DataPath1|ALU0|S[11]~23_combout ),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|LR0|reg [11]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[11]~7 .lut_mask = 16'hEE22;
defparam \arm_1|DataPath1|RegPC|reg[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[10]~13 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[10]~13_combout  = (\arm_1|DataPath1|MuxAluB|S[10]~12_combout ) # ((!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|BancReg|Banc~49_combout  & !\arm_1|MAE1|AluSelB [1])))

	.dataa(\arm_1|DataPath1|MuxAluB|S[10]~12_combout ),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|BancReg|Banc~49_combout ),
	.datad(\arm_1|MAE1|AluSelB [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[10]~13 .lut_mask = 16'hAABA;
defparam \arm_1|DataPath1|MuxAluB|S[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \arm_1|DataPath1|RegistreInstr|reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[9] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[9]~10 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[9]~10_combout  = (\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((!\arm_1|MAE1|AluSelB [1])))) # (!\arm_1|MAE1|AluSelB [0] & (((\arm_1|DataPath1|RegistreInstr|reg [9] & \arm_1|MAE1|AluSelB [1]))))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [9]),
	.datad(\arm_1|MAE1|AluSelB [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[9]~10 .lut_mask = 16'h5088;
defparam \arm_1|DataPath1|MuxAluB|S[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[9]~11 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[9]~11_combout  = (\arm_1|DataPath1|MuxAluB|S[9]~10_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|BancReg|Banc~48_combout )))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|MuxAluB|S[9]~10_combout ),
	.datad(\arm_1|DataPath1|BancReg|Banc~48_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[9]~11 .lut_mask = 16'hF1F0;
defparam \arm_1|DataPath1|MuxAluB|S[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[8]~8 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[8]~8_combout  = (\arm_1|MAE1|AluSelB [0] & (((\arm_1|DataPath1|RegistreInstr|reg [7] & !\arm_1|MAE1|AluSelB [1])))) # (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [8] & ((\arm_1|MAE1|AluSelB [1]))))

	.dataa(\arm_1|DataPath1|RegistreInstr|reg [8]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|MAE1|AluSelB [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[8]~8 .lut_mask = 16'h0AC0;
defparam \arm_1|DataPath1|MuxAluB|S[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[8]~9 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[8]~9_combout  = (\arm_1|DataPath1|MuxAluB|S[8]~8_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|BancReg|Banc~47_combout )))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|MuxAluB|S[8]~8_combout ),
	.datad(\arm_1|DataPath1|BancReg|Banc~47_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[8]~9 .lut_mask = 16'hF1F0;
defparam \arm_1|DataPath1|MuxAluB|S[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[7]~7 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[7]~7_combout  = (\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & (!\arm_1|MAE1|AluSelB [0]))) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [7])) # 
// (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|BancReg|Banc~46_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~46_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[7]~7 .lut_mask = 16'h4D48;
defparam \arm_1|DataPath1|MuxAluB|S[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \arm_1|DataPath1|RegistreInstr|reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[6] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[6]~6 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[6]~6_combout  = (\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [6]))) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [6])) # 
// (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|BancReg|Banc~45_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [6]),
	.datad(\arm_1|DataPath1|BancReg|Banc~45_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[6]~6 .lut_mask = 16'h7160;
defparam \arm_1|DataPath1|MuxAluB|S[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[4]~4 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[4]~4_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a4 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [4]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [4]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[4]~4 .lut_mask = 16'hB830;
defparam \arm_1|DataPath1|MuxAluA|S[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[3]~3 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[3]~3_combout  = (\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [3]))) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [3])) # 
// (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|BancReg|Banc~42_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [3]),
	.datad(\arm_1|DataPath1|BancReg|Banc~42_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[3]~3 .lut_mask = 16'h7160;
defparam \arm_1|DataPath1|MuxAluB|S[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~0 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~0_combout  = (\arm_1|DataPath1|MuxAluB|S[0]~0_combout  & (\arm_1|DataPath1|MuxAluA|S[0]~0_combout  $ (VCC))) # (!\arm_1|DataPath1|MuxAluB|S[0]~0_combout  & ((\arm_1|DataPath1|MuxAluA|S[0]~0_combout ) # (GND)))
// \arm_1|DataPath1|ALU0|Add1~1  = CARRY((\arm_1|DataPath1|MuxAluA|S[0]~0_combout ) # (!\arm_1|DataPath1|MuxAluB|S[0]~0_combout ))

	.dataa(\arm_1|DataPath1|MuxAluB|S[0]~0_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|Add1~0_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~1 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~0 .lut_mask = 16'h66DD;
defparam \arm_1|DataPath1|ALU0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~2 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~2_combout  = (\arm_1|DataPath1|MuxAluA|S[1]~1_combout  & ((\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & (!\arm_1|DataPath1|ALU0|Add1~1 )) # (!\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & (\arm_1|DataPath1|ALU0|Add1~1  & VCC)))) # 
// (!\arm_1|DataPath1|MuxAluA|S[1]~1_combout  & ((\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & ((\arm_1|DataPath1|ALU0|Add1~1 ) # (GND))) # (!\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & (!\arm_1|DataPath1|ALU0|Add1~1 ))))
// \arm_1|DataPath1|ALU0|Add1~3  = CARRY((\arm_1|DataPath1|MuxAluA|S[1]~1_combout  & (\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & !\arm_1|DataPath1|ALU0|Add1~1 )) # (!\arm_1|DataPath1|MuxAluA|S[1]~1_combout  & ((\arm_1|DataPath1|MuxAluB|S[1]~1_combout ) # 
// (!\arm_1|DataPath1|ALU0|Add1~1 ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[1]~1_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~1 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~2_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~3 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~2 .lut_mask = 16'h694D;
defparam \arm_1|DataPath1|ALU0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~4 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~4_combout  = ((\arm_1|DataPath1|MuxAluB|S[2]~2_combout  $ (\arm_1|DataPath1|MuxAluA|S[2]~2_combout  $ (\arm_1|DataPath1|ALU0|Add1~3 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~5  = CARRY((\arm_1|DataPath1|MuxAluB|S[2]~2_combout  & (\arm_1|DataPath1|MuxAluA|S[2]~2_combout  & !\arm_1|DataPath1|ALU0|Add1~3 )) # (!\arm_1|DataPath1|MuxAluB|S[2]~2_combout  & ((\arm_1|DataPath1|MuxAluA|S[2]~2_combout ) # 
// (!\arm_1|DataPath1|ALU0|Add1~3 ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[2]~2_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~3 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~4_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~5 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~4 .lut_mask = 16'h964D;
defparam \arm_1|DataPath1|ALU0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~6 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~6_combout  = (\arm_1|DataPath1|MuxAluA|S[3]~3_combout  & ((\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & (!\arm_1|DataPath1|ALU0|Add1~5 )) # (!\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & (\arm_1|DataPath1|ALU0|Add1~5  & VCC)))) # 
// (!\arm_1|DataPath1|MuxAluA|S[3]~3_combout  & ((\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & ((\arm_1|DataPath1|ALU0|Add1~5 ) # (GND))) # (!\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & (!\arm_1|DataPath1|ALU0|Add1~5 ))))
// \arm_1|DataPath1|ALU0|Add1~7  = CARRY((\arm_1|DataPath1|MuxAluA|S[3]~3_combout  & (\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & !\arm_1|DataPath1|ALU0|Add1~5 )) # (!\arm_1|DataPath1|MuxAluA|S[3]~3_combout  & ((\arm_1|DataPath1|MuxAluB|S[3]~3_combout ) # 
// (!\arm_1|DataPath1|ALU0|Add1~5 ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[3]~3_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~5 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~6_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~7 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~6 .lut_mask = 16'h694D;
defparam \arm_1|DataPath1|ALU0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~8 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~8_combout  = ((\arm_1|DataPath1|MuxAluB|S[4]~4_combout  $ (\arm_1|DataPath1|MuxAluA|S[4]~4_combout  $ (\arm_1|DataPath1|ALU0|Add1~7 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~9  = CARRY((\arm_1|DataPath1|MuxAluB|S[4]~4_combout  & (\arm_1|DataPath1|MuxAluA|S[4]~4_combout  & !\arm_1|DataPath1|ALU0|Add1~7 )) # (!\arm_1|DataPath1|MuxAluB|S[4]~4_combout  & ((\arm_1|DataPath1|MuxAluA|S[4]~4_combout ) # 
// (!\arm_1|DataPath1|ALU0|Add1~7 ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[4]~4_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~7 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~8_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~9 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~8 .lut_mask = 16'h964D;
defparam \arm_1|DataPath1|ALU0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~10 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~10_combout  = (\arm_1|DataPath1|MuxAluB|S[5]~5_combout  & ((\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & (!\arm_1|DataPath1|ALU0|Add1~9 )) # (!\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & ((\arm_1|DataPath1|ALU0|Add1~9 ) # (GND))))) 
// # (!\arm_1|DataPath1|MuxAluB|S[5]~5_combout  & ((\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & (\arm_1|DataPath1|ALU0|Add1~9  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & (!\arm_1|DataPath1|ALU0|Add1~9 ))))
// \arm_1|DataPath1|ALU0|Add1~11  = CARRY((\arm_1|DataPath1|MuxAluB|S[5]~5_combout  & ((!\arm_1|DataPath1|ALU0|Add1~9 ) # (!\arm_1|DataPath1|MuxAluA|S[5]~5_combout ))) # (!\arm_1|DataPath1|MuxAluB|S[5]~5_combout  & (!\arm_1|DataPath1|MuxAluA|S[5]~5_combout  
// & !\arm_1|DataPath1|ALU0|Add1~9 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[5]~5_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~9 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~10_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~11 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~10 .lut_mask = 16'h692B;
defparam \arm_1|DataPath1|ALU0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~12 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~12_combout  = ((\arm_1|DataPath1|MuxAluA|S[6]~6_combout  $ (\arm_1|DataPath1|MuxAluB|S[6]~6_combout  $ (\arm_1|DataPath1|ALU0|Add1~11 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~13  = CARRY((\arm_1|DataPath1|MuxAluA|S[6]~6_combout  & ((!\arm_1|DataPath1|ALU0|Add1~11 ) # (!\arm_1|DataPath1|MuxAluB|S[6]~6_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[6]~6_combout  & (!\arm_1|DataPath1|MuxAluB|S[6]~6_combout  
// & !\arm_1|DataPath1|ALU0|Add1~11 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[6]~6_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~11 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~12_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~13 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~12 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~14 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~14_combout  = (\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & ((\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & (!\arm_1|DataPath1|ALU0|Add1~13 )) # (!\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & (\arm_1|DataPath1|ALU0|Add1~13  & VCC)))) # 
// (!\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & ((\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & ((\arm_1|DataPath1|ALU0|Add1~13 ) # (GND))) # (!\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & (!\arm_1|DataPath1|ALU0|Add1~13 ))))
// \arm_1|DataPath1|ALU0|Add1~15  = CARRY((\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & (\arm_1|DataPath1|MuxAluB|S[7]~7_combout  & !\arm_1|DataPath1|ALU0|Add1~13 )) # (!\arm_1|DataPath1|MuxAluA|S[7]~7_combout  & ((\arm_1|DataPath1|MuxAluB|S[7]~7_combout ) # 
// (!\arm_1|DataPath1|ALU0|Add1~13 ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[7]~7_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~13 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~14_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~15 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~14 .lut_mask = 16'h694D;
defparam \arm_1|DataPath1|ALU0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~16 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~16_combout  = ((\arm_1|DataPath1|MuxAluA|S[8]~8_combout  $ (\arm_1|DataPath1|MuxAluB|S[8]~9_combout  $ (\arm_1|DataPath1|ALU0|Add1~15 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~17  = CARRY((\arm_1|DataPath1|MuxAluA|S[8]~8_combout  & ((!\arm_1|DataPath1|ALU0|Add1~15 ) # (!\arm_1|DataPath1|MuxAluB|S[8]~9_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[8]~8_combout  & (!\arm_1|DataPath1|MuxAluB|S[8]~9_combout  
// & !\arm_1|DataPath1|ALU0|Add1~15 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[8]~8_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[8]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~15 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~16_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~17 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~16 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~18 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~18_combout  = (\arm_1|DataPath1|MuxAluA|S[9]~9_combout  & ((\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & (!\arm_1|DataPath1|ALU0|Add1~17 )) # (!\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & (\arm_1|DataPath1|ALU0|Add1~17  & VCC)))) 
// # (!\arm_1|DataPath1|MuxAluA|S[9]~9_combout  & ((\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & ((\arm_1|DataPath1|ALU0|Add1~17 ) # (GND))) # (!\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & (!\arm_1|DataPath1|ALU0|Add1~17 ))))
// \arm_1|DataPath1|ALU0|Add1~19  = CARRY((\arm_1|DataPath1|MuxAluA|S[9]~9_combout  & (\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & !\arm_1|DataPath1|ALU0|Add1~17 )) # (!\arm_1|DataPath1|MuxAluA|S[9]~9_combout  & ((\arm_1|DataPath1|MuxAluB|S[9]~11_combout ) # 
// (!\arm_1|DataPath1|ALU0|Add1~17 ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[9]~9_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[9]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~17 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~18_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~19 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~18 .lut_mask = 16'h694D;
defparam \arm_1|DataPath1|ALU0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~20 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~20_combout  = ((\arm_1|DataPath1|MuxAluB|S[10]~13_combout  $ (\arm_1|DataPath1|MuxAluA|S[10]~10_combout  $ (\arm_1|DataPath1|ALU0|Add1~19 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~21  = CARRY((\arm_1|DataPath1|MuxAluB|S[10]~13_combout  & (\arm_1|DataPath1|MuxAluA|S[10]~10_combout  & !\arm_1|DataPath1|ALU0|Add1~19 )) # (!\arm_1|DataPath1|MuxAluB|S[10]~13_combout  & 
// ((\arm_1|DataPath1|MuxAluA|S[10]~10_combout ) # (!\arm_1|DataPath1|ALU0|Add1~19 ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[10]~13_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~19 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~20_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~21 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~20 .lut_mask = 16'h964D;
defparam \arm_1|DataPath1|ALU0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneiii_lcell_comb \arm_1|DataPath1|LR0|reg[7]~feeder (
// Equation(s):
// \arm_1|DataPath1|LR0|reg[7]~feeder_combout  = \arm_1|DataPath1|RegPC|reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegPC|reg [7]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|LR0|reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[7]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|LR0|reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \arm_1|DataPath1|LR0|reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|LR0|reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[7] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[7]~15 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[7]~15_combout  = (\arm_1|DataPath1|ALU0|S[7]~14_combout  & ((\arm_1|DataPath1|MuxAluA|S[7]~7_combout ) # ((!\arm_1|MAE1|AluOP [1])))) # (!\arm_1|DataPath1|ALU0|S[7]~14_combout  & (((\arm_1|MAE1|AluOP [1] & 
// \arm_1|DataPath1|ALU0|Add1~14_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|S[7]~14_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[7]~7_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|ALU0|Add1~14_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[7]~15 .lut_mask = 16'hDA8A;
defparam \arm_1|DataPath1|ALU0|S[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[7]~3 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[7]~3_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [7])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[7]~15_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [7]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[7]~15_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[7]~3 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \arm_1|DataPath1|RegALU0|DATA[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[7]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[7] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \arm_1|DataPath1|RegPC|reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[7]~3_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[7] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[7]~7 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[7]~7_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a7 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [7]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [7]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[7]~7 .lut_mask = 16'hB830;
defparam \arm_1|DataPath1|MuxAluA|S[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[6]~6 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[6]~6_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc~37_q  & \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a6 )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [6]))

	.dataa(\arm_1|DataPath1|RegPC|reg [6]),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[6]~6 .lut_mask = 16'hE222;
defparam \arm_1|DataPath1|MuxAluA|S[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~0 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~0_combout  = (\arm_1|DataPath1|MuxAluB|S[0]~0_combout  & (\arm_1|DataPath1|MuxAluA|S[0]~0_combout  $ (VCC))) # (!\arm_1|DataPath1|MuxAluB|S[0]~0_combout  & (\arm_1|DataPath1|MuxAluA|S[0]~0_combout  & VCC))
// \arm_1|DataPath1|ALU0|Add0~1  = CARRY((\arm_1|DataPath1|MuxAluB|S[0]~0_combout  & \arm_1|DataPath1|MuxAluA|S[0]~0_combout ))

	.dataa(\arm_1|DataPath1|MuxAluB|S[0]~0_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|Add0~0_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~1 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~0 .lut_mask = 16'h6688;
defparam \arm_1|DataPath1|ALU0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~2 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~2_combout  = (\arm_1|DataPath1|MuxAluA|S[1]~1_combout  & ((\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & (\arm_1|DataPath1|ALU0|Add0~1  & VCC)) # (!\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & (!\arm_1|DataPath1|ALU0|Add0~1 )))) # 
// (!\arm_1|DataPath1|MuxAluA|S[1]~1_combout  & ((\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & (!\arm_1|DataPath1|ALU0|Add0~1 )) # (!\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & ((\arm_1|DataPath1|ALU0|Add0~1 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~3  = CARRY((\arm_1|DataPath1|MuxAluA|S[1]~1_combout  & (!\arm_1|DataPath1|MuxAluB|S[1]~1_combout  & !\arm_1|DataPath1|ALU0|Add0~1 )) # (!\arm_1|DataPath1|MuxAluA|S[1]~1_combout  & ((!\arm_1|DataPath1|ALU0|Add0~1 ) # 
// (!\arm_1|DataPath1|MuxAluB|S[1]~1_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[1]~1_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~1 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~2_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~3 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~2 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~4 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~4_combout  = ((\arm_1|DataPath1|MuxAluB|S[2]~2_combout  $ (\arm_1|DataPath1|MuxAluA|S[2]~2_combout  $ (!\arm_1|DataPath1|ALU0|Add0~3 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~5  = CARRY((\arm_1|DataPath1|MuxAluB|S[2]~2_combout  & ((\arm_1|DataPath1|MuxAluA|S[2]~2_combout ) # (!\arm_1|DataPath1|ALU0|Add0~3 ))) # (!\arm_1|DataPath1|MuxAluB|S[2]~2_combout  & (\arm_1|DataPath1|MuxAluA|S[2]~2_combout  & 
// !\arm_1|DataPath1|ALU0|Add0~3 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[2]~2_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~3 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~4_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~5 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~4 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~6 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~6_combout  = (\arm_1|DataPath1|MuxAluA|S[3]~3_combout  & ((\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & (\arm_1|DataPath1|ALU0|Add0~5  & VCC)) # (!\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & (!\arm_1|DataPath1|ALU0|Add0~5 )))) # 
// (!\arm_1|DataPath1|MuxAluA|S[3]~3_combout  & ((\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & (!\arm_1|DataPath1|ALU0|Add0~5 )) # (!\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & ((\arm_1|DataPath1|ALU0|Add0~5 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~7  = CARRY((\arm_1|DataPath1|MuxAluA|S[3]~3_combout  & (!\arm_1|DataPath1|MuxAluB|S[3]~3_combout  & !\arm_1|DataPath1|ALU0|Add0~5 )) # (!\arm_1|DataPath1|MuxAluA|S[3]~3_combout  & ((!\arm_1|DataPath1|ALU0|Add0~5 ) # 
// (!\arm_1|DataPath1|MuxAluB|S[3]~3_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[3]~3_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~5 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~6_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~7 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~6 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~8 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~8_combout  = ((\arm_1|DataPath1|MuxAluB|S[4]~4_combout  $ (\arm_1|DataPath1|MuxAluA|S[4]~4_combout  $ (!\arm_1|DataPath1|ALU0|Add0~7 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~9  = CARRY((\arm_1|DataPath1|MuxAluB|S[4]~4_combout  & ((\arm_1|DataPath1|MuxAluA|S[4]~4_combout ) # (!\arm_1|DataPath1|ALU0|Add0~7 ))) # (!\arm_1|DataPath1|MuxAluB|S[4]~4_combout  & (\arm_1|DataPath1|MuxAluA|S[4]~4_combout  & 
// !\arm_1|DataPath1|ALU0|Add0~7 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[4]~4_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~7 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~8_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~9 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~8 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~10 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~10_combout  = (\arm_1|DataPath1|MuxAluB|S[5]~5_combout  & ((\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & (\arm_1|DataPath1|ALU0|Add0~9  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & (!\arm_1|DataPath1|ALU0|Add0~9 )))) # 
// (!\arm_1|DataPath1|MuxAluB|S[5]~5_combout  & ((\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & (!\arm_1|DataPath1|ALU0|Add0~9 )) # (!\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & ((\arm_1|DataPath1|ALU0|Add0~9 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~11  = CARRY((\arm_1|DataPath1|MuxAluB|S[5]~5_combout  & (!\arm_1|DataPath1|MuxAluA|S[5]~5_combout  & !\arm_1|DataPath1|ALU0|Add0~9 )) # (!\arm_1|DataPath1|MuxAluB|S[5]~5_combout  & ((!\arm_1|DataPath1|ALU0|Add0~9 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[5]~5_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[5]~5_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~9 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~10_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~11 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~10 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~12 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~12_combout  = ((\arm_1|DataPath1|MuxAluB|S[6]~6_combout  $ (\arm_1|DataPath1|MuxAluA|S[6]~6_combout  $ (!\arm_1|DataPath1|ALU0|Add0~11 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~13  = CARRY((\arm_1|DataPath1|MuxAluB|S[6]~6_combout  & ((\arm_1|DataPath1|MuxAluA|S[6]~6_combout ) # (!\arm_1|DataPath1|ALU0|Add0~11 ))) # (!\arm_1|DataPath1|MuxAluB|S[6]~6_combout  & (\arm_1|DataPath1|MuxAluA|S[6]~6_combout  & 
// !\arm_1|DataPath1|ALU0|Add0~11 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[6]~6_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~11 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~12_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~13 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~12 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~16 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~16_combout  = ((\arm_1|DataPath1|MuxAluB|S[8]~9_combout  $ (\arm_1|DataPath1|MuxAluA|S[8]~8_combout  $ (!\arm_1|DataPath1|ALU0|Add0~15 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~17  = CARRY((\arm_1|DataPath1|MuxAluB|S[8]~9_combout  & ((\arm_1|DataPath1|MuxAluA|S[8]~8_combout ) # (!\arm_1|DataPath1|ALU0|Add0~15 ))) # (!\arm_1|DataPath1|MuxAluB|S[8]~9_combout  & (\arm_1|DataPath1|MuxAluA|S[8]~8_combout  & 
// !\arm_1|DataPath1|ALU0|Add0~15 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[8]~9_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~15 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~16_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~17 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~16 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~18 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~18_combout  = (\arm_1|DataPath1|MuxAluA|S[9]~9_combout  & ((\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & (\arm_1|DataPath1|ALU0|Add0~17  & VCC)) # (!\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & (!\arm_1|DataPath1|ALU0|Add0~17 )))) 
// # (!\arm_1|DataPath1|MuxAluA|S[9]~9_combout  & ((\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & (!\arm_1|DataPath1|ALU0|Add0~17 )) # (!\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & ((\arm_1|DataPath1|ALU0|Add0~17 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~19  = CARRY((\arm_1|DataPath1|MuxAluA|S[9]~9_combout  & (!\arm_1|DataPath1|MuxAluB|S[9]~11_combout  & !\arm_1|DataPath1|ALU0|Add0~17 )) # (!\arm_1|DataPath1|MuxAluA|S[9]~9_combout  & ((!\arm_1|DataPath1|ALU0|Add0~17 ) # 
// (!\arm_1|DataPath1|MuxAluB|S[9]~11_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[9]~9_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[9]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~17 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~18_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~19 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~18 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~20 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~20_combout  = ((\arm_1|DataPath1|MuxAluB|S[10]~13_combout  $ (\arm_1|DataPath1|MuxAluA|S[10]~10_combout  $ (!\arm_1|DataPath1|ALU0|Add0~19 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~21  = CARRY((\arm_1|DataPath1|MuxAluB|S[10]~13_combout  & ((\arm_1|DataPath1|MuxAluA|S[10]~10_combout ) # (!\arm_1|DataPath1|ALU0|Add0~19 ))) # (!\arm_1|DataPath1|MuxAluB|S[10]~13_combout  & 
// (\arm_1|DataPath1|MuxAluA|S[10]~10_combout  & !\arm_1|DataPath1|ALU0|Add0~19 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[10]~13_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~19 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~20_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~21 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~20 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[10]~20 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[10]~20_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~20_combout )))) # (!\arm_1|MAE1|AluOP [1] & (!\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|Add0~20_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add1~20_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~20_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[10]~20 .lut_mask = 16'hB9A8;
defparam \arm_1|DataPath1|ALU0|S[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[10]~21 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[10]~21_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[10]~20_combout  & (\arm_1|DataPath1|MuxAluA|S[10]~10_combout )) # (!\arm_1|DataPath1|ALU0|S[10]~20_combout  & ((\arm_1|DataPath1|MuxAluB|S[10]~13_combout ))))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[10]~20_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[10]~10_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[10]~13_combout ),
	.datac(\arm_1|MAE1|AluOP [0]),
	.datad(\arm_1|DataPath1|ALU0|S[10]~20_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[10]~21 .lut_mask = 16'hAFC0;
defparam \arm_1|DataPath1|ALU0|S[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[10]~6 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[10]~6_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [10])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[10]~21_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [10]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[10]~21_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[10]~6 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \arm_1|DataPath1|RegALU0|DATA[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[10]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[10] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \arm_1|DataPath1|RegPC|reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[10]~6_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [10]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[10] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[10]~10 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[10]~10_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a10  & \arm_1|DataPath1|BancReg|Banc~37_q )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [10]))

	.dataa(\arm_1|MAE1|AluSelA~q ),
	.datab(\arm_1|DataPath1|RegPC|reg [10]),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[10]~10 .lut_mask = 16'hE444;
defparam \arm_1|DataPath1|MuxAluA|S[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~22 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~22_combout  = (\arm_1|DataPath1|MuxAluB|S[11]~15_combout  & ((\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & (!\arm_1|DataPath1|ALU0|Add1~21 )) # (!\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & ((\arm_1|DataPath1|ALU0|Add1~21 ) # 
// (GND))))) # (!\arm_1|DataPath1|MuxAluB|S[11]~15_combout  & ((\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & (\arm_1|DataPath1|ALU0|Add1~21  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & (!\arm_1|DataPath1|ALU0|Add1~21 ))))
// \arm_1|DataPath1|ALU0|Add1~23  = CARRY((\arm_1|DataPath1|MuxAluB|S[11]~15_combout  & ((!\arm_1|DataPath1|ALU0|Add1~21 ) # (!\arm_1|DataPath1|MuxAluA|S[11]~11_combout ))) # (!\arm_1|DataPath1|MuxAluB|S[11]~15_combout  & 
// (!\arm_1|DataPath1|MuxAluA|S[11]~11_combout  & !\arm_1|DataPath1|ALU0|Add1~21 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[11]~15_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~21 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~22_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~23 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~22 .lut_mask = 16'h692B;
defparam \arm_1|DataPath1|ALU0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[11]~23 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[11]~23_combout  = (\arm_1|DataPath1|ALU0|S[11]~22_combout  & ((\arm_1|DataPath1|MuxAluA|S[11]~11_combout ) # ((!\arm_1|MAE1|AluOP [1])))) # (!\arm_1|DataPath1|ALU0|S[11]~22_combout  & (((\arm_1|MAE1|AluOP [1] & 
// \arm_1|DataPath1|ALU0|Add1~22_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|S[11]~22_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[11]~11_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|ALU0|Add1~22_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[11]~23 .lut_mask = 16'hDA8A;
defparam \arm_1|DataPath1|ALU0|S[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \arm_1|DataPath1|RegALU0|DATA[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[11]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[11] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \arm_1|DataPath1|RegPC|reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[11]~7_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [11]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[11] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[11]~11 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[11]~11_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a11 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [11]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [11]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[11]~11 .lut_mask = 16'hB830;
defparam \arm_1|DataPath1|MuxAluA|S[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~24 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~24_combout  = ((\arm_1|DataPath1|MuxAluB|S[12]~17_combout  $ (\arm_1|DataPath1|MuxAluA|S[12]~12_combout  $ (!\arm_1|DataPath1|ALU0|Add0~23 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~25  = CARRY((\arm_1|DataPath1|MuxAluB|S[12]~17_combout  & ((\arm_1|DataPath1|MuxAluA|S[12]~12_combout ) # (!\arm_1|DataPath1|ALU0|Add0~23 ))) # (!\arm_1|DataPath1|MuxAluB|S[12]~17_combout  & 
// (\arm_1|DataPath1|MuxAluA|S[12]~12_combout  & !\arm_1|DataPath1|ALU0|Add0~23 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[12]~17_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~23 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~24_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~25 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~24 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~26 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~26_combout  = (\arm_1|DataPath1|MuxAluA|S[13]~13_combout  & ((\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & (\arm_1|DataPath1|ALU0|Add0~25  & VCC)) # (!\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & (!\arm_1|DataPath1|ALU0|Add0~25 
// )))) # (!\arm_1|DataPath1|MuxAluA|S[13]~13_combout  & ((\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & (!\arm_1|DataPath1|ALU0|Add0~25 )) # (!\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & ((\arm_1|DataPath1|ALU0|Add0~25 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~27  = CARRY((\arm_1|DataPath1|MuxAluA|S[13]~13_combout  & (!\arm_1|DataPath1|MuxAluB|S[13]~19_combout  & !\arm_1|DataPath1|ALU0|Add0~25 )) # (!\arm_1|DataPath1|MuxAluA|S[13]~13_combout  & ((!\arm_1|DataPath1|ALU0|Add0~25 ) # 
// (!\arm_1|DataPath1|MuxAluB|S[13]~19_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[13]~13_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~25 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~26_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~27 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~26 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~30 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~30_combout  = (\arm_1|DataPath1|MuxAluB|S[15]~23_combout  & ((\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & (\arm_1|DataPath1|ALU0|Add0~29  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & (!\arm_1|DataPath1|ALU0|Add0~29 
// )))) # (!\arm_1|DataPath1|MuxAluB|S[15]~23_combout  & ((\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & (!\arm_1|DataPath1|ALU0|Add0~29 )) # (!\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & ((\arm_1|DataPath1|ALU0|Add0~29 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~31  = CARRY((\arm_1|DataPath1|MuxAluB|S[15]~23_combout  & (!\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & !\arm_1|DataPath1|ALU0|Add0~29 )) # (!\arm_1|DataPath1|MuxAluB|S[15]~23_combout  & ((!\arm_1|DataPath1|ALU0|Add0~29 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[15]~15_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[15]~23_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[15]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~29 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~30_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~31 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~30 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~34 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~34_combout  = (\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & ((\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & (\arm_1|DataPath1|ALU0|Add0~33  & VCC)) # (!\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & (!\arm_1|DataPath1|ALU0|Add0~33 
// )))) # (!\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & ((\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & (!\arm_1|DataPath1|ALU0|Add0~33 )) # (!\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & ((\arm_1|DataPath1|ALU0|Add0~33 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~35  = CARRY((\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & (!\arm_1|DataPath1|MuxAluB|S[17]~53_combout  & !\arm_1|DataPath1|ALU0|Add0~33 )) # (!\arm_1|DataPath1|MuxAluA|S[17]~30_combout  & ((!\arm_1|DataPath1|ALU0|Add0~33 ) # 
// (!\arm_1|DataPath1|MuxAluB|S[17]~53_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[17]~30_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[17]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~33 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~34_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~35 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~34 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~36 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~36_combout  = ((\arm_1|DataPath1|MuxAluB|S[18]~51_combout  $ (\arm_1|DataPath1|MuxAluA|S[18]~29_combout  $ (!\arm_1|DataPath1|ALU0|Add0~35 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~37  = CARRY((\arm_1|DataPath1|MuxAluB|S[18]~51_combout  & ((\arm_1|DataPath1|MuxAluA|S[18]~29_combout ) # (!\arm_1|DataPath1|ALU0|Add0~35 ))) # (!\arm_1|DataPath1|MuxAluB|S[18]~51_combout  & 
// (\arm_1|DataPath1|MuxAluA|S[18]~29_combout  & !\arm_1|DataPath1|ALU0|Add0~35 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[18]~51_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[18]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~35 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~36_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~37 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~36 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[18]~51 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[18]~51_combout  = (\arm_1|DataPath1|MuxAluB|S[18]~50_combout ) # ((!\arm_1|MAE1|AluSelB [0] & (!\arm_1|MAE1|AluSelB [1] & \arm_1|DataPath1|BancReg|Banc~68_combout )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[18]~50_combout ),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|BancReg|Banc~68_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[18]~51 .lut_mask = 16'hABAA;
defparam \arm_1|DataPath1|MuxAluB|S[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[16]~31 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[16]~31_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a16  & \arm_1|DataPath1|BancReg|Banc~37_q )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [16]))

	.dataa(\arm_1|DataPath1|RegPC|reg [16]),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[16]~31 .lut_mask = 16'hE222;
defparam \arm_1|DataPath1|MuxAluA|S[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~30 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~30_combout  = (\arm_1|DataPath1|MuxAluB|S[15]~23_combout  & ((\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & (!\arm_1|DataPath1|ALU0|Add1~29 )) # (!\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & ((\arm_1|DataPath1|ALU0|Add1~29 ) # 
// (GND))))) # (!\arm_1|DataPath1|MuxAluB|S[15]~23_combout  & ((\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & (\arm_1|DataPath1|ALU0|Add1~29  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & (!\arm_1|DataPath1|ALU0|Add1~29 ))))
// \arm_1|DataPath1|ALU0|Add1~31  = CARRY((\arm_1|DataPath1|MuxAluB|S[15]~23_combout  & ((!\arm_1|DataPath1|ALU0|Add1~29 ) # (!\arm_1|DataPath1|MuxAluA|S[15]~15_combout ))) # (!\arm_1|DataPath1|MuxAluB|S[15]~23_combout  & 
// (!\arm_1|DataPath1|MuxAluA|S[15]~15_combout  & !\arm_1|DataPath1|ALU0|Add1~29 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[15]~23_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[15]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~29 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~30_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~31 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~30 .lut_mask = 16'h692B;
defparam \arm_1|DataPath1|ALU0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~36 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~36_combout  = ((\arm_1|DataPath1|MuxAluA|S[18]~29_combout  $ (\arm_1|DataPath1|MuxAluB|S[18]~51_combout  $ (\arm_1|DataPath1|ALU0|Add1~35 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~37  = CARRY((\arm_1|DataPath1|MuxAluA|S[18]~29_combout  & ((!\arm_1|DataPath1|ALU0|Add1~35 ) # (!\arm_1|DataPath1|MuxAluB|S[18]~51_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[18]~29_combout  & 
// (!\arm_1|DataPath1|MuxAluB|S[18]~51_combout  & !\arm_1|DataPath1|ALU0|Add1~35 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[18]~29_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[18]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~35 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~36_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~37 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~36 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[18]~58 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[18]~58_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~36_combout )))) # (!\arm_1|MAE1|AluOP [1] & (!\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|ALU0|Add0~36_combout )))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~36_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~36_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[18]~58 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[18]~59 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[18]~59_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[18]~58_combout  & ((\arm_1|DataPath1|MuxAluA|S[18]~29_combout ))) # (!\arm_1|DataPath1|ALU0|S[18]~58_combout  & (\arm_1|DataPath1|MuxAluB|S[18]~51_combout )))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[18]~58_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[18]~51_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|MuxAluA|S[18]~29_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[18]~58_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[18]~59 .lut_mask = 16'hF388;
defparam \arm_1|DataPath1|ALU0|S[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[18]~14 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[18]~14_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [18])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[18]~59_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [18]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[18]~59_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[18]~14 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \arm_1|DataPath1|RegALU0|DATA[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[18]~59_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[18] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \arm_1|DataPath1|RegPC|reg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[18]~14_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [18]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[18] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[18]~29 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[18]~29_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a18  & ((\arm_1|DataPath1|BancReg|Banc~37_q )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [18]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\arm_1|DataPath1|RegPC|reg [18]),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[18]~29 .lut_mask = 16'hAC0C;
defparam \arm_1|DataPath1|MuxAluA|S[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~38 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~38_combout  = (\arm_1|DataPath1|MuxAluB|S[19]~49_combout  & ((\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & (\arm_1|DataPath1|ALU0|Add0~37  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & (!\arm_1|DataPath1|ALU0|Add0~37 
// )))) # (!\arm_1|DataPath1|MuxAluB|S[19]~49_combout  & ((\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & (!\arm_1|DataPath1|ALU0|Add0~37 )) # (!\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & ((\arm_1|DataPath1|ALU0|Add0~37 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~39  = CARRY((\arm_1|DataPath1|MuxAluB|S[19]~49_combout  & (!\arm_1|DataPath1|MuxAluA|S[19]~28_combout  & !\arm_1|DataPath1|ALU0|Add0~37 )) # (!\arm_1|DataPath1|MuxAluB|S[19]~49_combout  & ((!\arm_1|DataPath1|ALU0|Add0~37 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[19]~28_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[19]~49_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[19]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~37 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~38_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~39 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~38 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~40 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~40_combout  = ((\arm_1|DataPath1|MuxAluB|S[20]~47_combout  $ (\arm_1|DataPath1|MuxAluA|S[20]~27_combout  $ (!\arm_1|DataPath1|ALU0|Add0~39 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~41  = CARRY((\arm_1|DataPath1|MuxAluB|S[20]~47_combout  & ((\arm_1|DataPath1|MuxAluA|S[20]~27_combout ) # (!\arm_1|DataPath1|ALU0|Add0~39 ))) # (!\arm_1|DataPath1|MuxAluB|S[20]~47_combout  & 
// (\arm_1|DataPath1|MuxAluA|S[20]~27_combout  & !\arm_1|DataPath1|ALU0|Add0~39 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[20]~47_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[20]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~39 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~40_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~41 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~40 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~42 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~42_combout  = (\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & ((\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & (\arm_1|DataPath1|ALU0|Add0~41  & VCC)) # (!\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & (!\arm_1|DataPath1|ALU0|Add0~41 
// )))) # (!\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & ((\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & (!\arm_1|DataPath1|ALU0|Add0~41 )) # (!\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & ((\arm_1|DataPath1|ALU0|Add0~41 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~43  = CARRY((\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & (!\arm_1|DataPath1|MuxAluB|S[21]~45_combout  & !\arm_1|DataPath1|ALU0|Add0~41 )) # (!\arm_1|DataPath1|MuxAluA|S[21]~26_combout  & ((!\arm_1|DataPath1|ALU0|Add0~41 ) # 
// (!\arm_1|DataPath1|MuxAluB|S[21]~45_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[21]~26_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[21]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~41 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~42_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~43 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~42 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~46 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~46_combout  = (\arm_1|DataPath1|MuxAluB|S[23]~41_combout  & ((\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & (\arm_1|DataPath1|ALU0|Add0~45  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & (!\arm_1|DataPath1|ALU0|Add0~45 
// )))) # (!\arm_1|DataPath1|MuxAluB|S[23]~41_combout  & ((\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & (!\arm_1|DataPath1|ALU0|Add0~45 )) # (!\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & ((\arm_1|DataPath1|ALU0|Add0~45 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~47  = CARRY((\arm_1|DataPath1|MuxAluB|S[23]~41_combout  & (!\arm_1|DataPath1|MuxAluA|S[23]~24_combout  & !\arm_1|DataPath1|ALU0|Add0~45 )) # (!\arm_1|DataPath1|MuxAluB|S[23]~41_combout  & ((!\arm_1|DataPath1|ALU0|Add0~45 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[23]~24_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[23]~41_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[23]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~45 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~46_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~47 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~46 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[23]~48 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[23]~48_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|MuxAluB|S[23]~41_combout ) # ((\arm_1|MAE1|AluOP [1])))) # (!\arm_1|MAE1|AluOP [0] & (((!\arm_1|MAE1|AluOP [1] & \arm_1|DataPath1|ALU0|Add0~46_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluB|S[23]~41_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|ALU0|Add0~46_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[23]~48 .lut_mask = 16'hADA8;
defparam \arm_1|DataPath1|ALU0|S[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[23]~49 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[23]~49_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[23]~48_combout  & ((\arm_1|DataPath1|MuxAluA|S[23]~24_combout ))) # (!\arm_1|DataPath1|ALU0|S[23]~48_combout  & (\arm_1|DataPath1|ALU0|Add1~46_combout )))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[23]~48_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|Add1~46_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[23]~24_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|ALU0|S[23]~48_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[23]~49 .lut_mask = 16'hCFA0;
defparam \arm_1|DataPath1|ALU0|S[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[23]~19 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[23]~19_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [23])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[23]~49_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [23]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[23]~49_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[23]~19 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \arm_1|DataPath1|RegALU0|DATA[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[23]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[23] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \arm_1|DataPath1|RegPC|reg[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[23]~19_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [23]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[23] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[23]~24 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[23]~24_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a23 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [23]))))

	.dataa(\arm_1|MAE1|AluSelA~q ),
	.datab(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datac(\arm_1|DataPath1|RegPC|reg [23]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[23]~24 .lut_mask = 16'hD850;
defparam \arm_1|DataPath1|MuxAluA|S[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \arm_1|DataPath1|RegistreInstr|reg[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[22] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[22]~42 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[22]~42_combout  = (\arm_1|MAE1|AluSelB [1] & (((\arm_1|DataPath1|RegistreInstr|reg [22] & !\arm_1|MAE1|AluSelB [0])))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((\arm_1|MAE1|AluSelB [0]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [22]),
	.datad(\arm_1|MAE1|AluSelB [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[22]~42 .lut_mask = 16'h44A0;
defparam \arm_1|DataPath1|MuxAluB|S[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[22]~43 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[22]~43_combout  = (\arm_1|DataPath1|MuxAluB|S[22]~42_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|BancReg|Banc~65_combout )))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|MuxAluB|S[22]~42_combout ),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~65_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[22]~43 .lut_mask = 16'hCDCC;
defparam \arm_1|DataPath1|MuxAluB|S[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[21]~26 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[21]~26_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a21  & \arm_1|DataPath1|BancReg|Banc~37_q )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [21]))

	.dataa(\arm_1|DataPath1|RegPC|reg [21]),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[21]~26 .lut_mask = 16'hE222;
defparam \arm_1|DataPath1|MuxAluA|S[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~61 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~61_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a28 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~61_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~61 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \arm_1|DataPath1|RegistreInstr|reg[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[20] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[20]~46 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[20]~46_combout  = (\arm_1|MAE1|AluSelB [1] & (((\arm_1|DataPath1|RegistreInstr|reg [20] & !\arm_1|MAE1|AluSelB [0])))) # (!\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [7] & ((\arm_1|MAE1|AluSelB [0]))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [20]),
	.datad(\arm_1|MAE1|AluSelB [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[20]~46 .lut_mask = 16'h44A0;
defparam \arm_1|DataPath1|MuxAluB|S[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[20]~47 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[20]~47_combout  = (\arm_1|DataPath1|MuxAluB|S[20]~46_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|BancReg|Banc~57_combout )))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|MuxAluB|S[20]~46_combout ),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~57_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[20]~47 .lut_mask = 16'hCDCC;
defparam \arm_1|DataPath1|MuxAluB|S[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~40 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~40_combout  = ((\arm_1|DataPath1|MuxAluA|S[20]~27_combout  $ (\arm_1|DataPath1|MuxAluB|S[20]~47_combout  $ (\arm_1|DataPath1|ALU0|Add1~39 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~41  = CARRY((\arm_1|DataPath1|MuxAluA|S[20]~27_combout  & ((!\arm_1|DataPath1|ALU0|Add1~39 ) # (!\arm_1|DataPath1|MuxAluB|S[20]~47_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[20]~27_combout  & 
// (!\arm_1|DataPath1|MuxAluB|S[20]~47_combout  & !\arm_1|DataPath1|ALU0|Add1~39 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[20]~27_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[20]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~39 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~40_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~41 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~40 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~48 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~48_combout  = ((\arm_1|DataPath1|MuxAluA|S[24]~23_combout  $ (\arm_1|DataPath1|MuxAluB|S[24]~39_combout  $ (\arm_1|DataPath1|ALU0|Add1~47 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~49  = CARRY((\arm_1|DataPath1|MuxAluA|S[24]~23_combout  & ((!\arm_1|DataPath1|ALU0|Add1~47 ) # (!\arm_1|DataPath1|MuxAluB|S[24]~39_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[24]~23_combout  & 
// (!\arm_1|DataPath1|MuxAluB|S[24]~39_combout  & !\arm_1|DataPath1|ALU0|Add1~47 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[24]~23_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[24]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~47 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~48_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~49 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~48 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~50 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~50_combout  = (\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & ((\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & (!\arm_1|DataPath1|ALU0|Add1~49 )) # (!\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & (\arm_1|DataPath1|ALU0|Add1~49  & 
// VCC)))) # (!\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & ((\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & ((\arm_1|DataPath1|ALU0|Add1~49 ) # (GND))) # (!\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & (!\arm_1|DataPath1|ALU0|Add1~49 ))))
// \arm_1|DataPath1|ALU0|Add1~51  = CARRY((\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & (\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & !\arm_1|DataPath1|ALU0|Add1~49 )) # (!\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & 
// ((\arm_1|DataPath1|MuxAluB|S[25]~37_combout ) # (!\arm_1|DataPath1|ALU0|Add1~49 ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[25]~22_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[25]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~49 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~50_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~51 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~50 .lut_mask = 16'h694D;
defparam \arm_1|DataPath1|ALU0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~52 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~52_combout  = ((\arm_1|DataPath1|MuxAluA|S[26]~21_combout  $ (\arm_1|DataPath1|MuxAluB|S[26]~35_combout  $ (\arm_1|DataPath1|ALU0|Add1~51 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~53  = CARRY((\arm_1|DataPath1|MuxAluA|S[26]~21_combout  & ((!\arm_1|DataPath1|ALU0|Add1~51 ) # (!\arm_1|DataPath1|MuxAluB|S[26]~35_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[26]~21_combout  & 
// (!\arm_1|DataPath1|MuxAluB|S[26]~35_combout  & !\arm_1|DataPath1|ALU0|Add1~51 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[26]~21_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[26]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~51 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~52_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~53 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~52 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~54 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~54_combout  = (\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & ((\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & (!\arm_1|DataPath1|ALU0|Add1~53 )) # (!\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & (\arm_1|DataPath1|ALU0|Add1~53  & 
// VCC)))) # (!\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & ((\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & ((\arm_1|DataPath1|ALU0|Add1~53 ) # (GND))) # (!\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & (!\arm_1|DataPath1|ALU0|Add1~53 ))))
// \arm_1|DataPath1|ALU0|Add1~55  = CARRY((\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & (\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & !\arm_1|DataPath1|ALU0|Add1~53 )) # (!\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & 
// ((\arm_1|DataPath1|MuxAluB|S[27]~33_combout ) # (!\arm_1|DataPath1|ALU0|Add1~53 ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[27]~20_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[27]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~53 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~54_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~55 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~54 .lut_mask = 16'h694D;
defparam \arm_1|DataPath1|ALU0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~56 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~56_combout  = ((\arm_1|DataPath1|MuxAluB|S[28]~31_combout  $ (\arm_1|DataPath1|MuxAluA|S[28]~19_combout  $ (\arm_1|DataPath1|ALU0|Add1~55 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~57  = CARRY((\arm_1|DataPath1|MuxAluB|S[28]~31_combout  & (\arm_1|DataPath1|MuxAluA|S[28]~19_combout  & !\arm_1|DataPath1|ALU0|Add1~55 )) # (!\arm_1|DataPath1|MuxAluB|S[28]~31_combout  & 
// ((\arm_1|DataPath1|MuxAluA|S[28]~19_combout ) # (!\arm_1|DataPath1|ALU0|Add1~55 ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[28]~31_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[28]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~55 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~56_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~57 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~56 .lut_mask = 16'h964D;
defparam \arm_1|DataPath1|ALU0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[28]~30 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[28]~30_combout  = (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [23])) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|BancReg|Banc~61_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~61_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[28]~30 .lut_mask = 16'h0D08;
defparam \arm_1|DataPath1|MuxAluB|S[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[28]~31 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[28]~31_combout  = (\arm_1|DataPath1|MuxAluB|S[28]~30_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|RegistreInstr|reg [7])))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datad(\arm_1|DataPath1|MuxAluB|S[28]~30_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[28]~31 .lut_mask = 16'hFF40;
defparam \arm_1|DataPath1|MuxAluB|S[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[27]~23 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[27]~23_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [27])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[27]~41_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [27]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[27]~41_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[27]~23 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \arm_1|DataPath1|RegPC|reg[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[27]~23_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [27]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[27] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[27]~20 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[27]~20_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a27 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [27]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [27]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[27]~20_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[27]~20 .lut_mask = 16'hB830;
defparam \arm_1|DataPath1|MuxAluA|S[27]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \arm_1|DataPath1|LR0|reg[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [25]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[25] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[25]~21 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[25]~21_combout  = (\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|LR0|reg [25]))) # (!\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|ALU0|S[25]~45_combout ))

	.dataa(\arm_1|DataPath1|ALU0|S[25]~45_combout ),
	.datab(\arm_1|DataPath1|LR0|reg [25]),
	.datac(gnd),
	.datad(\arm_1|MAE1|PCSel [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[25]~21_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[25]~21 .lut_mask = 16'hCCAA;
defparam \arm_1|DataPath1|RegPC|reg[25]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~48 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~48_combout  = ((\arm_1|DataPath1|MuxAluB|S[24]~39_combout  $ (\arm_1|DataPath1|MuxAluA|S[24]~23_combout  $ (!\arm_1|DataPath1|ALU0|Add0~47 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~49  = CARRY((\arm_1|DataPath1|MuxAluB|S[24]~39_combout  & ((\arm_1|DataPath1|MuxAluA|S[24]~23_combout ) # (!\arm_1|DataPath1|ALU0|Add0~47 ))) # (!\arm_1|DataPath1|MuxAluB|S[24]~39_combout  & 
// (\arm_1|DataPath1|MuxAluA|S[24]~23_combout  & !\arm_1|DataPath1|ALU0|Add0~47 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[24]~39_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[24]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~47 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~48_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~49 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~48 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~50 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~50_combout  = (\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & ((\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & (\arm_1|DataPath1|ALU0|Add0~49  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & (!\arm_1|DataPath1|ALU0|Add0~49 
// )))) # (!\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & ((\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & (!\arm_1|DataPath1|ALU0|Add0~49 )) # (!\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & ((\arm_1|DataPath1|ALU0|Add0~49 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~51  = CARRY((\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & (!\arm_1|DataPath1|MuxAluA|S[25]~22_combout  & !\arm_1|DataPath1|ALU0|Add0~49 )) # (!\arm_1|DataPath1|MuxAluB|S[25]~37_combout  & ((!\arm_1|DataPath1|ALU0|Add0~49 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[25]~22_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[25]~37_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[25]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~49 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~50_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~51 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~50 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[25]~44 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[25]~44_combout  = (\arm_1|MAE1|AluOP [1] & (\arm_1|MAE1|AluOP [0])) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|MuxAluB|S[25]~37_combout )) # (!\arm_1|MAE1|AluOP [0] & 
// ((\arm_1|DataPath1|ALU0|Add0~50_combout )))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|MuxAluB|S[25]~37_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~50_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[25]~44_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[25]~44 .lut_mask = 16'hD9C8;
defparam \arm_1|DataPath1|ALU0|S[25]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[25]~45 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[25]~45_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[25]~44_combout  & (\arm_1|DataPath1|MuxAluA|S[25]~22_combout )) # (!\arm_1|DataPath1|ALU0|S[25]~44_combout  & ((\arm_1|DataPath1|ALU0|Add1~50_combout ))))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[25]~44_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|DataPath1|MuxAluA|S[25]~22_combout ),
	.datac(\arm_1|DataPath1|ALU0|Add1~50_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[25]~44_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[25]~45_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[25]~45 .lut_mask = 16'hDDA0;
defparam \arm_1|DataPath1|ALU0|S[25]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \arm_1|DataPath1|RegALU0|DATA[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[25]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [25]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[25] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \arm_1|DataPath1|RegPC|reg[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[25]~21_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [25]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[25] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[25]~22 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[25]~22_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & (\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a25 ))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [25]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\arm_1|DataPath1|RegPC|reg [25]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[25]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[25]~22 .lut_mask = 16'hB380;
defparam \arm_1|DataPath1|MuxAluA|S[25]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~52 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~52_combout  = ((\arm_1|DataPath1|MuxAluA|S[26]~21_combout  $ (\arm_1|DataPath1|MuxAluB|S[26]~35_combout  $ (!\arm_1|DataPath1|ALU0|Add0~51 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~53  = CARRY((\arm_1|DataPath1|MuxAluA|S[26]~21_combout  & ((\arm_1|DataPath1|MuxAluB|S[26]~35_combout ) # (!\arm_1|DataPath1|ALU0|Add0~51 ))) # (!\arm_1|DataPath1|MuxAluA|S[26]~21_combout  & 
// (\arm_1|DataPath1|MuxAluB|S[26]~35_combout  & !\arm_1|DataPath1|ALU0|Add0~51 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[26]~21_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[26]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~51 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~52_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~53 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~52 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~54 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~54_combout  = (\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & ((\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & (\arm_1|DataPath1|ALU0|Add0~53  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & (!\arm_1|DataPath1|ALU0|Add0~53 
// )))) # (!\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & ((\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & (!\arm_1|DataPath1|ALU0|Add0~53 )) # (!\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & ((\arm_1|DataPath1|ALU0|Add0~53 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~55  = CARRY((\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & (!\arm_1|DataPath1|MuxAluA|S[27]~20_combout  & !\arm_1|DataPath1|ALU0|Add0~53 )) # (!\arm_1|DataPath1|MuxAluB|S[27]~33_combout  & ((!\arm_1|DataPath1|ALU0|Add0~53 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[27]~20_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[27]~33_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[27]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~53 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~54_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~55 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~54 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~56 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~56_combout  = ((\arm_1|DataPath1|MuxAluA|S[28]~19_combout  $ (\arm_1|DataPath1|MuxAluB|S[28]~31_combout  $ (!\arm_1|DataPath1|ALU0|Add0~55 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~57  = CARRY((\arm_1|DataPath1|MuxAluA|S[28]~19_combout  & ((\arm_1|DataPath1|MuxAluB|S[28]~31_combout ) # (!\arm_1|DataPath1|ALU0|Add0~55 ))) # (!\arm_1|DataPath1|MuxAluA|S[28]~19_combout  & 
// (\arm_1|DataPath1|MuxAluB|S[28]~31_combout  & !\arm_1|DataPath1|ALU0|Add0~55 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[28]~19_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[28]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~55 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~56_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~57 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~56 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[28]~39 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[28]~39_combout  = (\arm_1|DataPath1|ALU0|S[28]~38_combout  & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~56_combout )))) # (!\arm_1|DataPath1|ALU0|S[28]~38_combout  & (!\arm_1|MAE1|AluOP [0] & 
// ((\arm_1|DataPath1|ALU0|Add0~56_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|S[28]~38_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add1~56_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~56_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[28]~39 .lut_mask = 16'hB9A8;
defparam \arm_1|DataPath1|ALU0|S[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[28]~24 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[28]~24_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [28])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[28]~39_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [28]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[28]~39_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[28]~24 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \arm_1|DataPath1|RegALU0|DATA[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[28]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [28]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[28] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \arm_1|DataPath1|RegPC|reg[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[28]~24_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [28]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[28] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[28]~19 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[28]~19_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a28 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [28]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [28]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[28]~19 .lut_mask = 16'hB830;
defparam \arm_1|DataPath1|MuxAluA|S[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~58 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~58_combout  = (\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & ((\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & (!\arm_1|DataPath1|ALU0|Add1~57 )) # (!\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & (\arm_1|DataPath1|ALU0|Add1~57  & 
// VCC)))) # (!\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & ((\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & ((\arm_1|DataPath1|ALU0|Add1~57 ) # (GND))) # (!\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & (!\arm_1|DataPath1|ALU0|Add1~57 ))))
// \arm_1|DataPath1|ALU0|Add1~59  = CARRY((\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & (\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & !\arm_1|DataPath1|ALU0|Add1~57 )) # (!\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & 
// ((\arm_1|DataPath1|MuxAluB|S[29]~29_combout ) # (!\arm_1|DataPath1|ALU0|Add1~57 ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[29]~18_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[29]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~57 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~58_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~59 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~58 .lut_mask = 16'h694D;
defparam \arm_1|DataPath1|ALU0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~60 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~60_combout  = ((\arm_1|DataPath1|MuxAluA|S[30]~17_combout  $ (\arm_1|DataPath1|MuxAluB|S[30]~27_combout  $ (\arm_1|DataPath1|ALU0|Add1~59 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~61  = CARRY((\arm_1|DataPath1|MuxAluA|S[30]~17_combout  & ((!\arm_1|DataPath1|ALU0|Add1~59 ) # (!\arm_1|DataPath1|MuxAluB|S[30]~27_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[30]~17_combout  & 
// (!\arm_1|DataPath1|MuxAluB|S[30]~27_combout  & !\arm_1|DataPath1|ALU0|Add1~59 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[30]~17_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[30]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~59 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~60_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~61 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~60 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~62 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~62_combout  = \arm_1|DataPath1|MuxAluA|S[31]~16_combout  $ (\arm_1|DataPath1|ALU0|Add1~61  $ (!\arm_1|DataPath1|MuxAluB|S[31]~25_combout ))

	.dataa(\arm_1|DataPath1|MuxAluA|S[31]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|MuxAluB|S[31]~25_combout ),
	.cin(\arm_1|DataPath1|ALU0|Add1~61 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~62 .lut_mask = 16'h5AA5;
defparam \arm_1|DataPath1|ALU0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[31]~16 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[31]~16_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc~37_q  & \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a31 )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [31]))

	.dataa(\arm_1|DataPath1|RegPC|reg [31]),
	.datab(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[31]~16 .lut_mask = 16'hCA0A;
defparam \arm_1|DataPath1|MuxAluA|S[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[31]~32 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[31]~32_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|MuxAluA|S[31]~16_combout ))) # (!\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|MuxAluB|S[31]~25_combout )))) # (!\arm_1|MAE1|AluOP [0] & 
// (((\arm_1|MAE1|AluOP [1]))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluB|S[31]~25_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|MuxAluA|S[31]~16_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[31]~32 .lut_mask = 16'hF858;
defparam \arm_1|DataPath1|ALU0|S[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~58 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~58_combout  = (\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & ((\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & (\arm_1|DataPath1|ALU0|Add0~57  & VCC)) # (!\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & (!\arm_1|DataPath1|ALU0|Add0~57 
// )))) # (!\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & ((\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & (!\arm_1|DataPath1|ALU0|Add0~57 )) # (!\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & ((\arm_1|DataPath1|ALU0|Add0~57 ) # (GND)))))
// \arm_1|DataPath1|ALU0|Add0~59  = CARRY((\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & (!\arm_1|DataPath1|MuxAluA|S[29]~18_combout  & !\arm_1|DataPath1|ALU0|Add0~57 )) # (!\arm_1|DataPath1|MuxAluB|S[29]~29_combout  & ((!\arm_1|DataPath1|ALU0|Add0~57 ) # 
// (!\arm_1|DataPath1|MuxAluA|S[29]~18_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[29]~29_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[29]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~57 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~58_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~59 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~58 .lut_mask = 16'h9617;
defparam \arm_1|DataPath1|ALU0|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[29]~37 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[29]~37_combout  = (\arm_1|DataPath1|ALU0|S[29]~36_combout  & (((\arm_1|MAE1|AluOP [0]) # (\arm_1|DataPath1|ALU0|Add1~58_combout )))) # (!\arm_1|DataPath1|ALU0|S[29]~36_combout  & (\arm_1|DataPath1|ALU0|Add0~58_combout  & 
// (!\arm_1|MAE1|AluOP [0])))

	.dataa(\arm_1|DataPath1|ALU0|S[29]~36_combout ),
	.datab(\arm_1|DataPath1|ALU0|Add0~58_combout ),
	.datac(\arm_1|MAE1|AluOP [0]),
	.datad(\arm_1|DataPath1|ALU0|Add1~58_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[29]~37_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[29]~37 .lut_mask = 16'hAEA4;
defparam \arm_1|DataPath1|ALU0|S[29]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[29]~25 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[29]~25_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [29])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[29]~37_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [29]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[29]~37_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[29]~25 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \arm_1|DataPath1|RegALU0|DATA[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[29]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [29]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[29] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \arm_1|DataPath1|RegPC|reg[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[29]~25_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [29]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[29] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[29]~18 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[29]~18_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a29 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [29]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|DataPath1|RegPC|reg [29]),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\arm_1|MAE1|AluSelA~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[29]~18_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[29]~18 .lut_mask = 16'hA0CC;
defparam \arm_1|DataPath1|MuxAluA|S[29]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~60 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~60_combout  = ((\arm_1|DataPath1|MuxAluB|S[30]~27_combout  $ (\arm_1|DataPath1|MuxAluA|S[30]~17_combout  $ (!\arm_1|DataPath1|ALU0|Add0~59 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add0~61  = CARRY((\arm_1|DataPath1|MuxAluB|S[30]~27_combout  & ((\arm_1|DataPath1|MuxAluA|S[30]~17_combout ) # (!\arm_1|DataPath1|ALU0|Add0~59 ))) # (!\arm_1|DataPath1|MuxAluB|S[30]~27_combout  & 
// (\arm_1|DataPath1|MuxAluA|S[30]~17_combout  & !\arm_1|DataPath1|ALU0|Add0~59 )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[30]~27_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[30]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add0~59 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~60_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add0~61 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~60 .lut_mask = 16'h698E;
defparam \arm_1|DataPath1|ALU0|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[30]~35 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[30]~35_combout  = (\arm_1|DataPath1|ALU0|S[30]~34_combout  & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~60_combout )))) # (!\arm_1|DataPath1|ALU0|S[30]~34_combout  & (!\arm_1|MAE1|AluOP [0] & 
// (\arm_1|DataPath1|ALU0|Add0~60_combout )))

	.dataa(\arm_1|DataPath1|ALU0|S[30]~34_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~60_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~60_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[30]~35 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[30]~26 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[30]~26_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [30])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[30]~35_combout )))

	.dataa(\arm_1|DataPath1|LR0|reg [30]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[30]~35_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[30]~26 .lut_mask = 16'hBB88;
defparam \arm_1|DataPath1|RegPC|reg[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \arm_1|DataPath1|RegALU0|DATA[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[30]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [30]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[30] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \arm_1|DataPath1|RegPC|reg[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[30]~26_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [30]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[30] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[30]~17 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[30]~17_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a30 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [30]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [30]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[30]~17_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[30]~17 .lut_mask = 16'hB830;
defparam \arm_1|DataPath1|MuxAluA|S[30]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add0~62 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add0~62_combout  = \arm_1|DataPath1|MuxAluA|S[31]~16_combout  $ (\arm_1|DataPath1|ALU0|Add0~61  $ (\arm_1|DataPath1|MuxAluB|S[31]~25_combout ))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|MuxAluA|S[31]~16_combout ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|MuxAluB|S[31]~25_combout ),
	.cin(\arm_1|DataPath1|ALU0|Add0~61 ),
	.combout(\arm_1|DataPath1|ALU0|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add0~62 .lut_mask = 16'hC33C;
defparam \arm_1|DataPath1|ALU0|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[31]~33 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[31]~33_combout  = (\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[31]~32_combout )))) # (!\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[31]~32_combout  & (\arm_1|DataPath1|ALU0|Add1~62_combout )) # 
// (!\arm_1|DataPath1|ALU0|S[31]~32_combout  & ((\arm_1|DataPath1|ALU0|Add0~62_combout )))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|ALU0|Add1~62_combout ),
	.datac(\arm_1|DataPath1|ALU0|S[31]~32_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~62_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[31]~33 .lut_mask = 16'hE5E0;
defparam \arm_1|DataPath1|ALU0|S[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \arm_1|DataPath1|RegALU0|DATA[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[31]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [31]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[31] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[31]~20 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[31]~20_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [31]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [31]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [31]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [31]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[31]~20 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~64 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~64_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a23 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~64_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~64 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \arm_1|DataPath1|RegistreData|DATA[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [30]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [30]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[30] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[30]~23 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[30]~23_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [30]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [30]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [30]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [30]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[30]~23 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~65 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~65_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a22 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~65_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~65 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \arm_1|DataPath1|RegistreData|DATA[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [29]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [29]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[29] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[29]~19 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[29]~19_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [29]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [29]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [29]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [29]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[29]~19 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~66 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~66_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a21 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~66_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~66 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \arm_1|DataPath1|RegistreData|DATA[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [28]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [28]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[28] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[28]~22 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[28]~22_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [28])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [28])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [28]),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [28]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[28]~22 .lut_mask = 16'hAAF0;
defparam \arm_1|DataPath1|MuxW0|S[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~56 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~56_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a27 )

	.dataa(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a27 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~56_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~56 .lut_mask = 16'hA0A0;
defparam \arm_1|DataPath1|BancReg|Banc~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[27]~32 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[27]~32_combout  = (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [23])) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|BancReg|Banc~56_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~56_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[27]~32 .lut_mask = 16'h0D08;
defparam \arm_1|DataPath1|MuxAluB|S[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[27]~33 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[27]~33_combout  = (\arm_1|DataPath1|MuxAluB|S[27]~32_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|RegistreInstr|reg [7])))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datad(\arm_1|DataPath1|MuxAluB|S[27]~32_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[27]~33_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[27]~33 .lut_mask = 16'hFF40;
defparam \arm_1|DataPath1|MuxAluB|S[27]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[27]~41 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[27]~41_combout  = (\arm_1|DataPath1|ALU0|S[27]~40_combout  & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~54_combout )))) # (!\arm_1|DataPath1|ALU0|S[27]~40_combout  & (!\arm_1|MAE1|AluOP [0] & 
// ((\arm_1|DataPath1|ALU0|Add0~54_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|S[27]~40_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add1~54_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~54_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[27]~41 .lut_mask = 16'hB9A8;
defparam \arm_1|DataPath1|ALU0|S[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \arm_1|DataPath1|RegALU0|DATA[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[27]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [27]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[27] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \arm_1|DataPath1|RegistreData|DATA[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [27]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[27] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[27]~17 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[27]~17_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [27])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [27])))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|RegALU0|DATA [27]),
	.datac(\arm_1|DataPath1|RegistreData|DATA [27]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[27]~17 .lut_mask = 16'hCCF0;
defparam \arm_1|DataPath1|MuxW0|S[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~55 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~55_combout  = (\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a26  & \arm_1|DataPath1|BancReg|Banc~38_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a26 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~55_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~55 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[26]~34 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[26]~34_combout  = (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [23])) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|BancReg|Banc~55_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [23]),
	.datad(\arm_1|DataPath1|BancReg|Banc~55_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[26]~34 .lut_mask = 16'h3120;
defparam \arm_1|DataPath1|MuxAluB|S[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[26]~35 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[26]~35_combout  = (\arm_1|DataPath1|MuxAluB|S[26]~34_combout ) # ((!\arm_1|MAE1|AluSelB [1] & (\arm_1|MAE1|AluSelB [0] & \arm_1|DataPath1|RegistreInstr|reg [7])))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datad(\arm_1|DataPath1|MuxAluB|S[26]~34_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[26]~35_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[26]~35 .lut_mask = 16'hFF40;
defparam \arm_1|DataPath1|MuxAluB|S[26]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \arm_1|DataPath1|LR0|reg[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [26]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[26] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[26]~22 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[26]~22_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [26])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[26]~43_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [26]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[26]~43_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[26]~22 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \arm_1|DataPath1|RegPC|reg[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[26]~22_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [26]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[26] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[26]~21 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[26]~21_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a26 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [26]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [26]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[26]~21 .lut_mask = 16'hB830;
defparam \arm_1|DataPath1|MuxAluA|S[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[26]~42 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[26]~42_combout  = (\arm_1|MAE1|AluOP [0] & (\arm_1|MAE1|AluOP [1])) # (!\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|ALU0|Add1~52_combout )) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add0~52_combout 
// )))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add1~52_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~52_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[26]~42_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[26]~42 .lut_mask = 16'hD9C8;
defparam \arm_1|DataPath1|ALU0|S[26]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[26]~43 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[26]~43_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[26]~42_combout  & ((\arm_1|DataPath1|MuxAluA|S[26]~21_combout ))) # (!\arm_1|DataPath1|ALU0|S[26]~42_combout  & (\arm_1|DataPath1|MuxAluB|S[26]~35_combout )))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[26]~42_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluB|S[26]~35_combout ),
	.datac(\arm_1|DataPath1|MuxAluA|S[26]~21_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[26]~42_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[26]~43_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[26]~43 .lut_mask = 16'hF588;
defparam \arm_1|DataPath1|ALU0|S[26]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \arm_1|DataPath1|RegALU0|DATA[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[26]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [26]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[26] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \arm_1|DataPath1|RegistreData|DATA[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [26]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[26] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[26]~16 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[26]~16_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [26])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [26])))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|RegALU0|DATA [26]),
	.datac(\arm_1|DataPath1|RegistreData|DATA [26]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[26]~16 .lut_mask = 16'hCCF0;
defparam \arm_1|DataPath1|MuxW0|S[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~57 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~57_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a20 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~57_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~57 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \arm_1|DataPath1|RegistreData|DATA[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [25]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [25]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[25] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[25]~21 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[25]~21_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [25]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [25]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [25]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [25]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[25]~21_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[25]~21 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[25]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[24]~23 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[24]~23_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a24 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [24]))))

	.dataa(\arm_1|MAE1|AluSelA~q ),
	.datab(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datac(\arm_1|DataPath1|RegPC|reg [24]),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[24]~23 .lut_mask = 16'hD850;
defparam \arm_1|DataPath1|MuxAluA|S[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[24]~46 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[24]~46_combout  = (\arm_1|MAE1|AluOP [0] & (\arm_1|MAE1|AluOP [1])) # (!\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|ALU0|Add1~48_combout )) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add0~48_combout 
// )))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add1~48_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~48_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[24]~46 .lut_mask = 16'hD9C8;
defparam \arm_1|DataPath1|ALU0|S[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[24]~47 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[24]~47_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[24]~46_combout  & (\arm_1|DataPath1|MuxAluA|S[24]~23_combout )) # (!\arm_1|DataPath1|ALU0|S[24]~46_combout  & ((\arm_1|DataPath1|MuxAluB|S[24]~39_combout ))))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[24]~46_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluA|S[24]~23_combout ),
	.datac(\arm_1|DataPath1|MuxAluB|S[24]~39_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[24]~46_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[24]~47 .lut_mask = 16'hDDA0;
defparam \arm_1|DataPath1|ALU0|S[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \arm_1|DataPath1|RegALU0|DATA[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[24]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [24]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[24] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \arm_1|DataPath1|RegistreData|DATA[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [24]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[24] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[24]~24 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[24]~24_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [24])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [24])))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|RegALU0|DATA [24]),
	.datac(\arm_1|DataPath1|RegistreData|DATA [24]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[24]~24 .lut_mask = 16'hCCF0;
defparam \arm_1|DataPath1|MuxW0|S[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~67 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~67_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a19 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~67_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~67 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \arm_1|DataPath1|RegistreData|DATA[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[23] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[23]~25 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[23]~25_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [23]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [23]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [23]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [23]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[23]~25 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~68 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~68_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a18 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~68_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~68 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \arm_1|DataPath1|RegistreData|DATA[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[22] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[22]~26 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[22]~26_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [22])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [22])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [22]),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [22]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[22]~26 .lut_mask = 16'hAAF0;
defparam \arm_1|DataPath1|MuxW0|S[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~69 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~69_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a17 )

	.dataa(gnd),
	.datab(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~69_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~69 .lut_mask = 16'hCC00;
defparam \arm_1|DataPath1|BancReg|Banc~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \arm_1|DataPath1|RegistreData|DATA[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[21] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[21]~52 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[21]~52_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1]) # ((\arm_1|DataPath1|MuxAluB|S[21]~45_combout )))) # (!\arm_1|MAE1|AluOP [0] & (!\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add0~42_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|MuxAluB|S[21]~45_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~42_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[21]~52_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[21]~52 .lut_mask = 16'hB9A8;
defparam \arm_1|DataPath1|ALU0|S[21]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[21]~53 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[21]~53_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[21]~52_combout  & ((\arm_1|DataPath1|MuxAluA|S[21]~26_combout ))) # (!\arm_1|DataPath1|ALU0|S[21]~52_combout  & (\arm_1|DataPath1|ALU0|Add1~42_combout )))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[21]~52_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|Add1~42_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[21]~26_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|ALU0|S[21]~52_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[21]~53 .lut_mask = 16'hCFA0;
defparam \arm_1|DataPath1|ALU0|S[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \arm_1|DataPath1|RegALU0|DATA[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[21]~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[21] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[21]~27 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[21]~27_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [21]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [21]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [21]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [21]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[21]~27 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[20]~27 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[20]~27_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a20 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [20]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|DataPath1|RegPC|reg [20]),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\arm_1|MAE1|AluSelA~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[20]~27 .lut_mask = 16'hA0CC;
defparam \arm_1|DataPath1|MuxAluA|S[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[20]~54 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[20]~54_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~40_combout )))) # (!\arm_1|MAE1|AluOP [1] & (!\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|ALU0|Add0~40_combout )))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~40_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~40_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[20]~54_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[20]~54 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[20]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[20]~55 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[20]~55_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[20]~54_combout  & ((\arm_1|DataPath1|MuxAluA|S[20]~27_combout ))) # (!\arm_1|DataPath1|ALU0|S[20]~54_combout  & (\arm_1|DataPath1|MuxAluB|S[20]~47_combout )))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[20]~54_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[20]~47_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|MuxAluA|S[20]~27_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[20]~54_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[20]~55_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[20]~55 .lut_mask = 16'hF388;
defparam \arm_1|DataPath1|ALU0|S[20]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \arm_1|DataPath1|RegALU0|DATA[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[20]~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[20] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \arm_1|DataPath1|RegistreData|DATA[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[20] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[20]~18 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[20]~18_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [20])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [20])))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|RegALU0|DATA [20]),
	.datac(\arm_1|DataPath1|RegistreData|DATA [20]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[20]~18 .lut_mask = 16'hCCF0;
defparam \arm_1|DataPath1|MuxW0|S[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~70 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~70_combout  = (\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a16  & \arm_1|DataPath1|BancReg|Banc~38_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~70_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~70 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \arm_1|DataPath1|RegistreInstr|reg[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [19]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[19] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[19]~28 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[19]~28_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a19 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [19]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|DataPath1|RegPC|reg [19]),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[19]~28 .lut_mask = 16'hAC0C;
defparam \arm_1|DataPath1|MuxAluA|S[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[19]~49 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[19]~49_combout  = (\arm_1|DataPath1|MuxAluB|S[19]~48_combout ) # ((!\arm_1|MAE1|AluSelB [0] & (!\arm_1|MAE1|AluSelB [1] & \arm_1|DataPath1|BancReg|Banc~67_combout )))

	.dataa(\arm_1|DataPath1|MuxAluB|S[19]~48_combout ),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|BancReg|Banc~67_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[19]~49 .lut_mask = 16'hABAA;
defparam \arm_1|DataPath1|MuxAluB|S[19]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[19]~56 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[19]~56_combout  = (\arm_1|MAE1|AluOP [1] & (\arm_1|MAE1|AluOP [0])) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|MuxAluB|S[19]~49_combout ))) # (!\arm_1|MAE1|AluOP [0] & 
// (\arm_1|DataPath1|ALU0|Add0~38_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~38_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[19]~49_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[19]~56_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[19]~56 .lut_mask = 16'hDC98;
defparam \arm_1|DataPath1|ALU0|S[19]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[19]~57 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[19]~57_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[19]~56_combout  & ((\arm_1|DataPath1|MuxAluA|S[19]~28_combout ))) # (!\arm_1|DataPath1|ALU0|S[19]~56_combout  & (\arm_1|DataPath1|ALU0|Add1~38_combout )))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[19]~56_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|Add1~38_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[19]~28_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|ALU0|S[19]~56_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[19]~57 .lut_mask = 16'hCFA0;
defparam \arm_1|DataPath1|ALU0|S[19]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \arm_1|DataPath1|RegALU0|DATA[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[19]~57_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[19] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \arm_1|DataPath1|RegistreData|DATA[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [19]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[19] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[19]~28 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[19]~28_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [19])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [19])))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|RegALU0|DATA [19]),
	.datac(\arm_1|DataPath1|RegistreData|DATA [19]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[19]~28 .lut_mask = 16'hCCF0;
defparam \arm_1|DataPath1|MuxW0|S[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~54 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~54_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a15 )

	.dataa(gnd),
	.datab(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~54_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~54 .lut_mask = 16'hCC00;
defparam \arm_1|DataPath1|BancReg|Banc~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \arm_1|DataPath1|RegistreInstr|reg[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [18]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[18] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[17]~30 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[17]~30_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a17 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [17]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|DataPath1|RegPC|reg [17]),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[17]~30 .lut_mask = 16'hAC0C;
defparam \arm_1|DataPath1|MuxAluA|S[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[17]~60 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[17]~60_combout  = (\arm_1|MAE1|AluOP [1] & (((\arm_1|MAE1|AluOP [0])))) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|MuxAluB|S[17]~53_combout )) # (!\arm_1|MAE1|AluOP [0] & 
// ((\arm_1|DataPath1|ALU0|Add0~34_combout )))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|DataPath1|MuxAluB|S[17]~53_combout ),
	.datac(\arm_1|MAE1|AluOP [0]),
	.datad(\arm_1|DataPath1|ALU0|Add0~34_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[17]~60_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[17]~60 .lut_mask = 16'hE5E0;
defparam \arm_1|DataPath1|ALU0|S[17]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[17]~61 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[17]~61_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[17]~60_combout  & ((\arm_1|DataPath1|MuxAluA|S[17]~30_combout ))) # (!\arm_1|DataPath1|ALU0|S[17]~60_combout  & (\arm_1|DataPath1|ALU0|Add1~34_combout )))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[17]~60_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|Add1~34_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[17]~30_combout ),
	.datac(\arm_1|MAE1|AluOP [1]),
	.datad(\arm_1|DataPath1|ALU0|S[17]~60_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[17]~61 .lut_mask = 16'hCFA0;
defparam \arm_1|DataPath1|ALU0|S[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \arm_1|DataPath1|RegALU0|DATA[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[17]~61_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[17] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[17]~30 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[17]~30_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [17]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [17]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [17]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [17]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[17]~30 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~53 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~53_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a14 )

	.dataa(gnd),
	.datab(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~53_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~53 .lut_mask = 16'hCC00;
defparam \arm_1|DataPath1|BancReg|Banc~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[14]~21 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[14]~21_combout  = (\arm_1|DataPath1|MuxAluB|S[14]~20_combout ) # ((!\arm_1|MAE1|AluSelB [0] & (!\arm_1|MAE1|AluSelB [1] & \arm_1|DataPath1|BancReg|Banc~53_combout )))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|MuxAluB|S[14]~20_combout ),
	.datac(\arm_1|MAE1|AluSelB [1]),
	.datad(\arm_1|DataPath1|BancReg|Banc~53_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[14]~21 .lut_mask = 16'hCDCC;
defparam \arm_1|DataPath1|MuxAluB|S[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|Add1~24 (
// Equation(s):
// \arm_1|DataPath1|ALU0|Add1~24_combout  = ((\arm_1|DataPath1|MuxAluA|S[12]~12_combout  $ (\arm_1|DataPath1|MuxAluB|S[12]~17_combout  $ (\arm_1|DataPath1|ALU0|Add1~23 )))) # (GND)
// \arm_1|DataPath1|ALU0|Add1~25  = CARRY((\arm_1|DataPath1|MuxAluA|S[12]~12_combout  & ((!\arm_1|DataPath1|ALU0|Add1~23 ) # (!\arm_1|DataPath1|MuxAluB|S[12]~17_combout ))) # (!\arm_1|DataPath1|MuxAluA|S[12]~12_combout  & 
// (!\arm_1|DataPath1|MuxAluB|S[12]~17_combout  & !\arm_1|DataPath1|ALU0|Add1~23 )))

	.dataa(\arm_1|DataPath1|MuxAluA|S[12]~12_combout ),
	.datab(\arm_1|DataPath1|MuxAluB|S[12]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\arm_1|DataPath1|ALU0|Add1~23 ),
	.combout(\arm_1|DataPath1|ALU0|Add1~24_combout ),
	.cout(\arm_1|DataPath1|ALU0|Add1~25 ));
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|Add1~24 .lut_mask = 16'h962B;
defparam \arm_1|DataPath1|ALU0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[15]~22 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[15]~22_combout  = (\arm_1|MAE1|AluSelB [0] & (((\arm_1|DataPath1|RegistreInstr|reg [7] & !\arm_1|MAE1|AluSelB [1])))) # (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [15] & ((\arm_1|MAE1|AluSelB [1]))))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [15]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [7]),
	.datad(\arm_1|MAE1|AluSelB [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[15]~22 .lut_mask = 16'h44A0;
defparam \arm_1|DataPath1|MuxAluB|S[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[15]~23 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[15]~23_combout  = (\arm_1|DataPath1|MuxAluB|S[15]~22_combout ) # ((!\arm_1|MAE1|AluSelB [0] & (!\arm_1|MAE1|AluSelB [1] & \arm_1|DataPath1|BancReg|Banc~54_combout )))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|MAE1|AluSelB [1]),
	.datac(\arm_1|DataPath1|BancReg|Banc~54_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[15]~22_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[15]~23 .lut_mask = 16'hFF10;
defparam \arm_1|DataPath1|MuxAluB|S[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[15]~30 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[15]~30_combout  = (\arm_1|MAE1|AluOP [1] & (((\arm_1|MAE1|AluOP [0])))) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|MuxAluB|S[15]~23_combout )) # (!\arm_1|MAE1|AluOP [0] & 
// ((\arm_1|DataPath1|ALU0|Add0~30_combout )))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|DataPath1|MuxAluB|S[15]~23_combout ),
	.datac(\arm_1|DataPath1|ALU0|Add0~30_combout ),
	.datad(\arm_1|MAE1|AluOP [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[15]~30 .lut_mask = 16'hEE50;
defparam \arm_1|DataPath1|ALU0|S[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[15]~31 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[15]~31_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[15]~30_combout  & (\arm_1|DataPath1|MuxAluA|S[15]~15_combout )) # (!\arm_1|DataPath1|ALU0|S[15]~30_combout  & ((\arm_1|DataPath1|ALU0|Add1~30_combout ))))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[15]~30_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|DataPath1|MuxAluA|S[15]~15_combout ),
	.datac(\arm_1|DataPath1|ALU0|Add1~30_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[15]~30_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[15]~31 .lut_mask = 16'hDDA0;
defparam \arm_1|DataPath1|ALU0|S[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \arm_1|DataPath1|RegALU0|DATA[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[15]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[15] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[15]~15 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[15]~15_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [15]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [15]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [15]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [15]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[15]~15 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~52 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~52_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a13 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~52_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~52 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \arm_1|DataPath1|RegistreInstr|reg[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [17]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[17] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[13]~13 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[13]~13_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc~37_q  & \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a13 )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [13]))

	.dataa(\arm_1|MAE1|AluSelA~q ),
	.datab(\arm_1|DataPath1|RegPC|reg [13]),
	.datac(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[13]~13 .lut_mask = 16'hE444;
defparam \arm_1|DataPath1|MuxAluA|S[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[13]~26 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[13]~26_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1]) # ((\arm_1|DataPath1|MuxAluB|S[13]~19_combout )))) # (!\arm_1|MAE1|AluOP [0] & (!\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|ALU0|Add0~26_combout )))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add0~26_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[13]~19_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[13]~26 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[13]~27 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[13]~27_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[13]~26_combout  & ((\arm_1|DataPath1|MuxAluA|S[13]~13_combout ))) # (!\arm_1|DataPath1|ALU0|S[13]~26_combout  & (\arm_1|DataPath1|ALU0|Add1~26_combout )))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[13]~26_combout ))))

	.dataa(\arm_1|DataPath1|ALU0|Add1~26_combout ),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|MuxAluA|S[13]~13_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[13]~26_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[13]~27 .lut_mask = 16'hF388;
defparam \arm_1|DataPath1|ALU0|S[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \arm_1|DataPath1|RegALU0|DATA[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[13]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[13] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[13]~13 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[13]~13_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [13]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [13]))

	.dataa(gnd),
	.datab(\arm_1|MAE1|WSel~q ),
	.datac(\arm_1|DataPath1|RegistreData|DATA [13]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [13]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[13]~13 .lut_mask = 16'hFC30;
defparam \arm_1|DataPath1|MuxW0|S[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~51 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~51_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a12 )

	.dataa(gnd),
	.datab(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~51_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~51 .lut_mask = 16'hCC00;
defparam \arm_1|DataPath1|BancReg|Banc~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[12]~17 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[12]~17_combout  = (\arm_1|DataPath1|MuxAluB|S[12]~16_combout ) # ((!\arm_1|MAE1|AluSelB [0] & (!\arm_1|MAE1|AluSelB [1] & \arm_1|DataPath1|BancReg|Banc~51_combout )))

	.dataa(\arm_1|MAE1|AluSelB [0]),
	.datab(\arm_1|MAE1|AluSelB [1]),
	.datac(\arm_1|DataPath1|MuxAluB|S[12]~16_combout ),
	.datad(\arm_1|DataPath1|BancReg|Banc~51_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[12]~17 .lut_mask = 16'hF1F0;
defparam \arm_1|DataPath1|MuxAluB|S[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[12]~24 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[12]~24_combout  = (\arm_1|MAE1|AluOP [0] & (\arm_1|MAE1|AluOP [1])) # (!\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add1~24_combout ))) # (!\arm_1|MAE1|AluOP [1] & 
// (\arm_1|DataPath1|ALU0|Add0~24_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add0~24_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~24_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[12]~24 .lut_mask = 16'hDC98;
defparam \arm_1|DataPath1|ALU0|S[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[12]~25 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[12]~25_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[12]~24_combout  & ((\arm_1|DataPath1|MuxAluA|S[12]~12_combout ))) # (!\arm_1|DataPath1|ALU0|S[12]~24_combout  & (\arm_1|DataPath1|MuxAluB|S[12]~17_combout )))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[12]~24_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluB|S[12]~17_combout ),
	.datac(\arm_1|DataPath1|MuxAluA|S[12]~12_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[12]~24_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[12]~25 .lut_mask = 16'hF588;
defparam \arm_1|DataPath1|ALU0|S[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \arm_1|DataPath1|RegALU0|DATA[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[12]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[12] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[12]~12 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[12]~12_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [12]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [12]))

	.dataa(\arm_1|DataPath1|RegistreData|DATA [12]),
	.datab(\arm_1|MAE1|WSel~q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegALU0|DATA [12]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[12]~12 .lut_mask = 16'hEE22;
defparam \arm_1|DataPath1|MuxW0|S[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~50 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~50_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a11 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~50_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~50 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \arm_1|DataPath1|RegistreData|DATA[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [11]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[11] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[11]~11 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[11]~11_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [11]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [11]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(\arm_1|DataPath1|RegistreData|DATA [11]),
	.datac(\arm_1|DataPath1|RegALU0|DATA [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[11]~11 .lut_mask = 16'hE4E4;
defparam \arm_1|DataPath1|MuxW0|S[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~49 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~49_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a10 )

	.dataa(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~49_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~49 .lut_mask = 16'hAA00;
defparam \arm_1|DataPath1|BancReg|Banc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \arm_1|DataPath1|RegistreData|DATA[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [10]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[10] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[10]~10 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[10]~10_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [10]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [10]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [10]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [10]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[10]~10 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~48 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~48_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a9 )

	.dataa(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~48_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~48 .lut_mask = 16'hAA00;
defparam \arm_1|DataPath1|BancReg|Banc~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \arm_1|DataPath1|RegistreData|DATA[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[9] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[9]~18 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[9]~18_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1]) # ((\arm_1|DataPath1|MuxAluB|S[9]~11_combout )))) # (!\arm_1|MAE1|AluOP [0] & (!\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add0~18_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|MuxAluB|S[9]~11_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add0~18_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[9]~18 .lut_mask = 16'hB9A8;
defparam \arm_1|DataPath1|ALU0|S[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[9]~19 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[9]~19_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[9]~18_combout  & (\arm_1|DataPath1|MuxAluA|S[9]~9_combout )) # (!\arm_1|DataPath1|ALU0|S[9]~18_combout  & ((\arm_1|DataPath1|ALU0|Add1~18_combout ))))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[9]~18_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[9]~9_combout ),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add1~18_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[9]~18_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[9]~19 .lut_mask = 16'hBBC0;
defparam \arm_1|DataPath1|ALU0|S[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \arm_1|DataPath1|RegALU0|DATA[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[9]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[9] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[9]~9 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[9]~9_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [9]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [9]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [9]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [9]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[9]~9 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~47 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~47_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a8 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~47_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~47 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \arm_1|DataPath1|RegistreInstr|reg[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [16]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[16] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[8]~8 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[8]~8_combout  = (\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|BancReg|Banc~37_q  & \arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a8 )))) # (!\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|RegPC|reg [8]))

	.dataa(\arm_1|MAE1|AluSelA~q ),
	.datab(\arm_1|DataPath1|RegPC|reg [8]),
	.datac(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[8]~8 .lut_mask = 16'hE444;
defparam \arm_1|DataPath1|MuxAluA|S[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[8]~16 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[8]~16_combout  = (\arm_1|MAE1|AluOP [0] & (\arm_1|MAE1|AluOP [1])) # (!\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add1~16_combout ))) # (!\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|ALU0|Add0~16_combout 
// ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add0~16_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~16_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[8]~16 .lut_mask = 16'hDC98;
defparam \arm_1|DataPath1|ALU0|S[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[8]~17 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[8]~17_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[8]~16_combout  & (\arm_1|DataPath1|MuxAluA|S[8]~8_combout )) # (!\arm_1|DataPath1|ALU0|S[8]~16_combout  & ((\arm_1|DataPath1|MuxAluB|S[8]~9_combout ))))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[8]~16_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluA|S[8]~8_combout ),
	.datac(\arm_1|DataPath1|MuxAluB|S[8]~9_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[8]~16_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[8]~17 .lut_mask = 16'hDDA0;
defparam \arm_1|DataPath1|ALU0|S[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \arm_1|DataPath1|RegALU0|DATA[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[8]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[8] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[8]~8 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[8]~8_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [8]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [8]))

	.dataa(\arm_1|DataPath1|RegistreData|DATA [8]),
	.datab(\arm_1|MAE1|WSel~q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|RegALU0|DATA [8]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[8]~8 .lut_mask = 16'hEE22;
defparam \arm_1|DataPath1|MuxW0|S[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~46 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~46_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a7 )

	.dataa(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~46_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~46 .lut_mask = 16'hAA00;
defparam \arm_1|DataPath1|BancReg|Banc~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \arm_1|DataPath1|RegistreData|DATA[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[7] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[7]~7 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[7]~7_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [7]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [7]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [7]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [7]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[7]~7 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~45 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~45_combout  = (\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a6  & \arm_1|DataPath1|BancReg|Banc~38_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~45_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~45 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \arm_1|DataPath1|RegistreData|DATA[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[6] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[6]~12 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[6]~12_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~12_combout )))) # (!\arm_1|MAE1|AluOP [1] & (!\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|ALU0|Add0~12_combout )))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~12_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~12_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[6]~12 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[6]~13 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[6]~13_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[6]~12_combout  & ((\arm_1|DataPath1|MuxAluA|S[6]~6_combout ))) # (!\arm_1|DataPath1|ALU0|S[6]~12_combout  & (\arm_1|DataPath1|MuxAluB|S[6]~6_combout )))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[6]~12_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluB|S[6]~6_combout ),
	.datab(\arm_1|DataPath1|MuxAluA|S[6]~6_combout ),
	.datac(\arm_1|MAE1|AluOP [0]),
	.datad(\arm_1|DataPath1|ALU0|S[6]~12_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[6]~13 .lut_mask = 16'hCFA0;
defparam \arm_1|DataPath1|ALU0|S[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \arm_1|DataPath1|RegALU0|DATA[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[6]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[6] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[6]~6 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[6]~6_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [6]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [6]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [6]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [6]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[6]~6 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~44 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~44_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a5 )

	.dataa(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~44_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~44 .lut_mask = 16'hAA00;
defparam \arm_1|DataPath1|BancReg|Banc~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \arm_1|DataPath1|RegistreData|DATA[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[5] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[5]~5 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[5]~5_combout  = (\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegALU0|DATA [5])) # (!\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegistreData|DATA [5])))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|RegALU0|DATA [5]),
	.datac(\arm_1|DataPath1|RegistreData|DATA [5]),
	.datad(\arm_1|MAE1|WSel~q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[5]~5 .lut_mask = 16'hCCF0;
defparam \arm_1|DataPath1|MuxW0|S[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~43 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~43_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a4 )

	.dataa(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~43_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~43 .lut_mask = 16'hAA00;
defparam \arm_1|DataPath1|BancReg|Banc~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \arm_1|DataPath1|RegistreData|DATA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[2] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[2]~2 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[2]~2_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [2]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [2]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [2]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [2]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[2]~2 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~42 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~42_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a3 )

	.dataa(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~42_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~42 .lut_mask = 16'hAA00;
defparam \arm_1|DataPath1|BancReg|Banc~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \arm_1|DataPath1|RegistreInstr|reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[3] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneiii_lcell_comb \arm_1|DataPath1|MuxRB0|S[3]~3 (
// Equation(s):
// \arm_1|DataPath1|MuxRB0|S[3]~3_combout  = (\arm_1|DataPath1|MuxRBSel~0_combout  & (\arm_1|DataPath1|RegistreInstr|reg [15])) # (!\arm_1|DataPath1|MuxRBSel~0_combout  & ((\arm_1|DataPath1|RegistreInstr|reg [3])))

	.dataa(\arm_1|DataPath1|RegistreInstr|reg [15]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [3]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|MuxRBSel~0_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxRB0|S[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxRB0|S[3]~3 .lut_mask = 16'hAACC;
defparam \arm_1|DataPath1|MuxRB0|S[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~41 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~41_combout  = (\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a2  & \arm_1|DataPath1|BancReg|Banc~38_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a2 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~41_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~41 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \arm_1|DataPath1|RegistreInstr|reg[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[26] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneiii_lcell_comb \arm_1|DataPath1|RegistreInstr|reg[27]~feeder (
// Equation(s):
// \arm_1|DataPath1|RegistreInstr|reg[27]~feeder_combout  = \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegistreInstr|reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[27]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|RegistreInstr|reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \arm_1|DataPath1|RegistreInstr|reg[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegistreInstr|reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[27] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneiii_lcell_comb \arm_1|DataPath1|MuxRBSel~0 (
// Equation(s):
// \arm_1|DataPath1|MuxRBSel~0_combout  = (!\arm_1|DataPath1|RegistreInstr|reg [20] & (\arm_1|DataPath1|RegistreInstr|reg [26] & !\arm_1|DataPath1|RegistreInstr|reg [27]))

	.dataa(\arm_1|DataPath1|RegistreInstr|reg [20]),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [26]),
	.datad(\arm_1|DataPath1|RegistreInstr|reg [27]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxRBSel~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxRBSel~0 .lut_mask = 16'h0050;
defparam \arm_1|DataPath1|MuxRBSel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxRB0|S[0]~0 (
// Equation(s):
// \arm_1|DataPath1|MuxRB0|S[0]~0_combout  = (\arm_1|DataPath1|MuxRBSel~0_combout  & (\arm_1|DataPath1|RegistreInstr|reg [12])) # (!\arm_1|DataPath1|MuxRBSel~0_combout  & ((\arm_1|DataPath1|RegistreInstr|reg [0])))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [12]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [0]),
	.datad(\arm_1|DataPath1|MuxRBSel~0_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxRB0|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxRB0|S[0]~0 .lut_mask = 16'hCCF0;
defparam \arm_1|DataPath1|MuxRB0|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~40 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~40_combout  = (\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a1  & \arm_1|DataPath1|BancReg|Banc~38_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a1 ),
	.datad(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~40_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~40 .lut_mask = 16'hF000;
defparam \arm_1|DataPath1|BancReg|Banc~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \arm_1|DataPath1|RegistreInstr|reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [15]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[15] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[5]~5 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[5]~5_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a5 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [5]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|DataPath1|RegPC|reg [5]),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[5]~5 .lut_mask = 16'hAC0C;
defparam \arm_1|DataPath1|MuxAluA|S[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N9
dffeas \arm_1|DataPath1|RegistreInstr|reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[5] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[5]~5 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[5]~5_combout  = (\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [5]))) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [5])) # 
// (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|BancReg|Banc~44_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [5]),
	.datad(\arm_1|DataPath1|BancReg|Banc~44_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[5]~5 .lut_mask = 16'h7160;
defparam \arm_1|DataPath1|MuxAluB|S[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[5]~10 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[5]~10_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1]) # ((\arm_1|DataPath1|MuxAluB|S[5]~5_combout )))) # (!\arm_1|MAE1|AluOP [0] & (!\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|ALU0|Add0~10_combout )))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add0~10_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[5]~5_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[5]~10 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[5]~11 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[5]~11_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[5]~10_combout  & (\arm_1|DataPath1|MuxAluA|S[5]~5_combout )) # (!\arm_1|DataPath1|ALU0|S[5]~10_combout  & ((\arm_1|DataPath1|ALU0|Add1~10_combout ))))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[5]~10_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|DataPath1|MuxAluA|S[5]~5_combout ),
	.datac(\arm_1|DataPath1|ALU0|Add1~10_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[5]~10_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[5]~11 .lut_mask = 16'hDDA0;
defparam \arm_1|DataPath1|ALU0|S[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[5]~1 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[5]~1_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [5])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[5]~11_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [5]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[5]~11_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[5]~1 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \arm_1|DataPath1|RegPC|reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[5]~1_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[5] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneiii_lcell_comb \arm_1|DataPath1|MuxMem|S[5]~5 (
// Equation(s):
// \arm_1|DataPath1|MuxMem|S[5]~5_combout  = (\arm_1|MAE1|AdrSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [5]))) # (!\arm_1|MAE1|AdrSel~q  & (\arm_1|DataPath1|RegPC|reg [5]))

	.dataa(\arm_1|MAE1|AdrSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegPC|reg [5]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [5]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxMem|S[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxMem|S[5]~5 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxMem|S[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \arm_1|DataPath1|RegistreInstr|reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[4] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[4]~4 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[4]~4_combout  = (\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [4]))) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [4])) # 
// (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|BancReg|Banc~43_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [4]),
	.datad(\arm_1|DataPath1|BancReg|Banc~43_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[4]~4 .lut_mask = 16'h7160;
defparam \arm_1|DataPath1|MuxAluB|S[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[4]~8 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[4]~8_combout  = (\arm_1|MAE1|AluOP [0] & (\arm_1|MAE1|AluOP [1])) # (!\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|Add1~8_combout ))) # (!\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|ALU0|Add0~8_combout 
// ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add0~8_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~8_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[4]~8 .lut_mask = 16'hDC98;
defparam \arm_1|DataPath1|ALU0|S[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[4]~9 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[4]~9_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[4]~8_combout  & (\arm_1|DataPath1|MuxAluA|S[4]~4_combout )) # (!\arm_1|DataPath1|ALU0|S[4]~8_combout  & ((\arm_1|DataPath1|MuxAluB|S[4]~4_combout ))))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[4]~8_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[4]~4_combout ),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|MuxAluB|S[4]~4_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[4]~8_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[4]~9 .lut_mask = 16'hBBC0;
defparam \arm_1|DataPath1|ALU0|S[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxPC|S[4]~6 (
// Equation(s):
// \arm_1|DataPath1|MuxPC|S[4]~6_combout  = (\arm_1|MAE1|PCSel [0] & (\arm_1|MAE1|PCSel [1])) # (!\arm_1|MAE1|PCSel [0] & ((\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [4])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[4]~9_combout )))))

	.dataa(\arm_1|MAE1|PCSel [0]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(\arm_1|DataPath1|LR0|reg [4]),
	.datad(\arm_1|DataPath1|ALU0|S[4]~9_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxPC|S[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxPC|S[4]~6 .lut_mask = 16'hD9C8;
defparam \arm_1|DataPath1|MuxPC|S[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxPC|S[4]~7 (
// Equation(s):
// \arm_1|DataPath1|MuxPC|S[4]~7_combout  = (\arm_1|MAE1|PCSel [0] & ((\arm_1|DataPath1|MuxPC|S[4]~6_combout  & ((\arm_1|DataPath1|VIC0|VICPC[2]~0_combout ))) # (!\arm_1|DataPath1|MuxPC|S[4]~6_combout  & (\arm_1|DataPath1|RegALU0|DATA [4])))) # 
// (!\arm_1|MAE1|PCSel [0] & (((\arm_1|DataPath1|MuxPC|S[4]~6_combout ))))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [4]),
	.datab(\arm_1|DataPath1|VIC0|VICPC[2]~0_combout ),
	.datac(\arm_1|MAE1|PCSel [0]),
	.datad(\arm_1|DataPath1|MuxPC|S[4]~6_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxPC|S[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxPC|S[4]~7 .lut_mask = 16'hCFA0;
defparam \arm_1|DataPath1|MuxPC|S[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \arm_1|DataPath1|RegPC|reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|MuxPC|S[4]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[4] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \arm_1|DataPath1|RegALU0|DATA[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[4]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[4] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneiii_lcell_comb \arm_1|DataPath1|MuxMem|S[4]~4 (
// Equation(s):
// \arm_1|DataPath1|MuxMem|S[4]~4_combout  = (\arm_1|MAE1|AdrSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [4]))) # (!\arm_1|MAE1|AdrSel~q  & (\arm_1|DataPath1|RegPC|reg [4]))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|RegPC|reg [4]),
	.datac(\arm_1|MAE1|AdrSel~q ),
	.datad(\arm_1|DataPath1|RegALU0|DATA [4]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxMem|S[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxMem|S[4]~4 .lut_mask = 16'hFC0C;
defparam \arm_1|DataPath1|MuxMem|S[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \arm_1|DataPath1|RegistreInstr|reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [14]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[14] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[3]~3 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[3]~3_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a3 )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [3]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|DataPath1|RegPC|reg [3]),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[3]~3 .lut_mask = 16'hAC0C;
defparam \arm_1|DataPath1|MuxAluA|S[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[3]~6 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[3]~6_combout  = (\arm_1|MAE1|AluOP [1] & (\arm_1|MAE1|AluOP [0])) # (!\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|MuxAluB|S[3]~3_combout ))) # (!\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|ALU0|Add0~6_combout 
// ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~6_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[3]~3_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[3]~6 .lut_mask = 16'hDC98;
defparam \arm_1|DataPath1|ALU0|S[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[3]~7 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[3]~7_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[3]~6_combout  & (\arm_1|DataPath1|MuxAluA|S[3]~3_combout )) # (!\arm_1|DataPath1|ALU0|S[3]~6_combout  & ((\arm_1|DataPath1|ALU0|Add1~6_combout ))))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[3]~6_combout ))))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|DataPath1|MuxAluA|S[3]~3_combout ),
	.datac(\arm_1|DataPath1|ALU0|S[3]~6_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~6_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[3]~7 .lut_mask = 16'hDAD0;
defparam \arm_1|DataPath1|ALU0|S[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \arm_1|DataPath1|RegALU0|DATA[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[3]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[3] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxPC|S[3]~4 (
// Equation(s):
// \arm_1|DataPath1|MuxPC|S[3]~4_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|MAE1|PCSel [0])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|MAE1|PCSel [0] & (\arm_1|DataPath1|RegALU0|DATA [3])) # (!\arm_1|MAE1|PCSel [0] & ((\arm_1|DataPath1|ALU0|S[3]~7_combout )))))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|MAE1|PCSel [0]),
	.datac(\arm_1|DataPath1|RegALU0|DATA [3]),
	.datad(\arm_1|DataPath1|ALU0|S[3]~7_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxPC|S[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxPC|S[3]~4 .lut_mask = 16'hD9C8;
defparam \arm_1|DataPath1|MuxPC|S[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneiii_lcell_comb \arm_1|DataPath1|MuxPC|S[3]~5 (
// Equation(s):
// \arm_1|DataPath1|MuxPC|S[3]~5_combout  = (\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|MuxPC|S[3]~4_combout  & ((\arm_1|DataPath1|VIC0|irq0_memo~combout ))) # (!\arm_1|DataPath1|MuxPC|S[3]~4_combout  & (\arm_1|DataPath1|LR0|reg [3])))) # (!\arm_1|MAE1|PCSel 
// [1] & (((\arm_1|DataPath1|MuxPC|S[3]~4_combout ))))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [3]),
	.datac(\arm_1|DataPath1|VIC0|irq0_memo~combout ),
	.datad(\arm_1|DataPath1|MuxPC|S[3]~4_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxPC|S[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxPC|S[3]~5 .lut_mask = 16'hF588;
defparam \arm_1|DataPath1|MuxPC|S[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \arm_1|DataPath1|RegPC|reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|MuxPC|S[3]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[3] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneiii_lcell_comb \arm_1|DataPath1|MuxMem|S[3]~3 (
// Equation(s):
// \arm_1|DataPath1|MuxMem|S[3]~3_combout  = (\arm_1|MAE1|AdrSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [3]))) # (!\arm_1|MAE1|AdrSel~q  & (\arm_1|DataPath1|RegPC|reg [3]))

	.dataa(gnd),
	.datab(\arm_1|MAE1|AdrSel~q ),
	.datac(\arm_1|DataPath1|RegPC|reg [3]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [3]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxMem|S[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxMem|S[3]~3 .lut_mask = 16'hFC30;
defparam \arm_1|DataPath1|MuxMem|S[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \arm_1|DataPath1|RegistreInstr|reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [13]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[13] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \arm_1|DataPath1|LR0|reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|RegPC|reg [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|LRWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|LR0|reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|LR0|reg[2] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|LR0|reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneiii_lcell_comb \arm_1|DataPath1|MuxPC|S[2]~2 (
// Equation(s):
// \arm_1|DataPath1|MuxPC|S[2]~2_combout  = (\arm_1|MAE1|PCSel [1] & ((\arm_1|MAE1|PCSel [0]) # ((\arm_1|DataPath1|LR0|reg [2])))) # (!\arm_1|MAE1|PCSel [1] & (!\arm_1|MAE1|PCSel [0] & ((\arm_1|DataPath1|ALU0|S[2]~5_combout ))))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|MAE1|PCSel [0]),
	.datac(\arm_1|DataPath1|LR0|reg [2]),
	.datad(\arm_1|DataPath1|ALU0|S[2]~5_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxPC|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxPC|S[2]~2 .lut_mask = 16'hB9A8;
defparam \arm_1|DataPath1|MuxPC|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneiii_lcell_comb \arm_1|DataPath1|MuxPC|S[2]~3 (
// Equation(s):
// \arm_1|DataPath1|MuxPC|S[2]~3_combout  = (\arm_1|MAE1|PCSel [0] & ((\arm_1|DataPath1|MuxPC|S[2]~2_combout  & ((\arm_1|DataPath1|VIC0|VICPC[2]~0_combout ))) # (!\arm_1|DataPath1|MuxPC|S[2]~2_combout  & (\arm_1|DataPath1|RegALU0|DATA [2])))) # 
// (!\arm_1|MAE1|PCSel [0] & (((\arm_1|DataPath1|MuxPC|S[2]~2_combout ))))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [2]),
	.datab(\arm_1|MAE1|PCSel [0]),
	.datac(\arm_1|DataPath1|VIC0|VICPC[2]~0_combout ),
	.datad(\arm_1|DataPath1|MuxPC|S[2]~2_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxPC|S[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxPC|S[2]~3 .lut_mask = 16'hF388;
defparam \arm_1|DataPath1|MuxPC|S[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \arm_1|DataPath1|RegPC|reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|MuxPC|S[2]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[2] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[2]~2 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[2]~2_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & (\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a2 ))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg [2]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|MAE1|AluSelA~q ),
	.datac(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\arm_1|DataPath1|RegPC|reg [2]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[2]~2 .lut_mask = 16'hB380;
defparam \arm_1|DataPath1|MuxAluA|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \arm_1|DataPath1|RegistreInstr|reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[2] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[2]~2 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[2]~2_combout  = (\arm_1|MAE1|AluSelB [1] & (!\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [2]))) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [2])) # 
// (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|BancReg|Banc~41_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|MAE1|AluSelB [0]),
	.datac(\arm_1|DataPath1|RegistreInstr|reg [2]),
	.datad(\arm_1|DataPath1|BancReg|Banc~41_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[2]~2 .lut_mask = 16'h7160;
defparam \arm_1|DataPath1|MuxAluB|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[2]~4 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[2]~4_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~4_combout )))) # (!\arm_1|MAE1|AluOP [1] & (!\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|ALU0|Add0~4_combout )))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~4_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~4_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[2]~4 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[2]~5 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[2]~5_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[2]~4_combout  & (\arm_1|DataPath1|MuxAluA|S[2]~2_combout )) # (!\arm_1|DataPath1|ALU0|S[2]~4_combout  & ((\arm_1|DataPath1|MuxAluB|S[2]~2_combout ))))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[2]~4_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluA|S[2]~2_combout ),
	.datac(\arm_1|DataPath1|MuxAluB|S[2]~2_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[2]~4_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[2]~5 .lut_mask = 16'hDDA0;
defparam \arm_1|DataPath1|ALU0|S[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \arm_1|DataPath1|RegALU0|DATA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[2]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[2] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneiii_lcell_comb \arm_1|DataPath1|MuxMem|S[2]~2 (
// Equation(s):
// \arm_1|DataPath1|MuxMem|S[2]~2_combout  = (\arm_1|MAE1|AdrSel~q  & (\arm_1|DataPath1|RegALU0|DATA [2])) # (!\arm_1|MAE1|AdrSel~q  & ((\arm_1|DataPath1|RegPC|reg [2])))

	.dataa(gnd),
	.datab(\arm_1|MAE1|AdrSel~q ),
	.datac(\arm_1|DataPath1|RegALU0|DATA [2]),
	.datad(\arm_1|DataPath1|RegPC|reg [2]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxMem|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxMem|S[2]~2 .lut_mask = 16'hF3C0;
defparam \arm_1|DataPath1|MuxMem|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \arm_1|DataPath1|RegistreInstr|reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[1] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[1]~1 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[1]~1_combout  = (\arm_1|MAE1|AluSelB [1] & (\arm_1|DataPath1|RegistreInstr|reg [1] & (!\arm_1|MAE1|AluSelB [0]))) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [1])) # 
// (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|BancReg|Banc~40_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [1]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~40_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[1]~1 .lut_mask = 16'h4D48;
defparam \arm_1|DataPath1|MuxAluB|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[1]~2 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[1]~2_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|MAE1|AluOP [1]) # ((\arm_1|DataPath1|MuxAluB|S[1]~1_combout )))) # (!\arm_1|MAE1|AluOP [0] & (!\arm_1|MAE1|AluOP [1] & (\arm_1|DataPath1|ALU0|Add0~2_combout )))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add0~2_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[1]~1_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[1]~2 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[1]~3 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[1]~3_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|DataPath1|ALU0|S[1]~2_combout  & (\arm_1|DataPath1|MuxAluA|S[1]~1_combout )) # (!\arm_1|DataPath1|ALU0|S[1]~2_combout  & ((\arm_1|DataPath1|ALU0|Add1~2_combout ))))) # 
// (!\arm_1|MAE1|AluOP [1] & (((\arm_1|DataPath1|ALU0|S[1]~2_combout ))))

	.dataa(\arm_1|DataPath1|MuxAluA|S[1]~1_combout ),
	.datab(\arm_1|MAE1|AluOP [1]),
	.datac(\arm_1|DataPath1|ALU0|Add1~2_combout ),
	.datad(\arm_1|DataPath1|ALU0|S[1]~2_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[1]~3 .lut_mask = 16'hBBC0;
defparam \arm_1|DataPath1|ALU0|S[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneiii_lcell_comb \arm_1|DataPath1|RegPC|reg[1]~0 (
// Equation(s):
// \arm_1|DataPath1|RegPC|reg[1]~0_combout  = (\arm_1|MAE1|PCSel [1] & (\arm_1|DataPath1|LR0|reg [1])) # (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[1]~3_combout )))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [1]),
	.datac(gnd),
	.datad(\arm_1|DataPath1|ALU0|S[1]~3_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegPC|reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[1]~0 .lut_mask = 16'hDD88;
defparam \arm_1|DataPath1|RegPC|reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \arm_1|DataPath1|RegALU0|DATA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[1]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[1] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \arm_1|DataPath1|RegPC|reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegPC|reg[1]~0_combout ),
	.asdata(\arm_1|DataPath1|RegALU0|DATA [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\arm_1|DataPath1|RegPC|reg[26]~28_combout ),
	.sload(\arm_1|MAE1|PCSel [0]),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[1] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneiii_lcell_comb \arm_1|DataPath1|MuxMem|S[1]~1 (
// Equation(s):
// \arm_1|DataPath1|MuxMem|S[1]~1_combout  = (\arm_1|MAE1|AdrSel~q  & (\arm_1|DataPath1|RegALU0|DATA [1])) # (!\arm_1|MAE1|AdrSel~q  & ((\arm_1|DataPath1|RegPC|reg [1])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [1]),
	.datab(gnd),
	.datac(\arm_1|MAE1|AdrSel~q ),
	.datad(\arm_1|DataPath1|RegPC|reg [1]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxMem|S[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxMem|S[1]~1 .lut_mask = 16'hAFA0;
defparam \arm_1|DataPath1|MuxMem|S[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \arm_1|DataPath1|RegistreInstr|reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [12]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|irWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreInstr|reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreInstr|reg[12] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreInstr|reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluA|S[0]~0 (
// Equation(s):
// \arm_1|DataPath1|MuxAluA|S[0]~0_combout  = (\arm_1|MAE1|AluSelA~q  & (\arm_1|DataPath1|BancReg|Banc~37_q  & ((\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\arm_1|MAE1|AluSelA~q  & (((\arm_1|DataPath1|RegPC|reg 
// [0]))))

	.dataa(\arm_1|DataPath1|BancReg|Banc~37_q ),
	.datab(\arm_1|DataPath1|RegPC|reg [0]),
	.datac(\arm_1|MAE1|AluSelA~q ),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluA|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluA|S[0]~0 .lut_mask = 16'hAC0C;
defparam \arm_1|DataPath1|MuxAluA|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[0]~0 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[0]~0_combout  = (\arm_1|MAE1|AluOP [1] & ((\arm_1|MAE1|AluOP [0]) # ((\arm_1|DataPath1|ALU0|Add1~0_combout )))) # (!\arm_1|MAE1|AluOP [1] & (!\arm_1|MAE1|AluOP [0] & (\arm_1|DataPath1|ALU0|Add0~0_combout )))

	.dataa(\arm_1|MAE1|AluOP [1]),
	.datab(\arm_1|MAE1|AluOP [0]),
	.datac(\arm_1|DataPath1|ALU0|Add0~0_combout ),
	.datad(\arm_1|DataPath1|ALU0|Add1~0_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[0]~0 .lut_mask = 16'hBA98;
defparam \arm_1|DataPath1|ALU0|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneiii_lcell_comb \arm_1|DataPath1|MuxAluB|S[0]~0 (
// Equation(s):
// \arm_1|DataPath1|MuxAluB|S[0]~0_combout  = (\arm_1|MAE1|AluSelB [1] & ((\arm_1|DataPath1|RegistreInstr|reg [0]) # ((\arm_1|MAE1|AluSelB [0])))) # (!\arm_1|MAE1|AluSelB [1] & ((\arm_1|MAE1|AluSelB [0] & (\arm_1|DataPath1|RegistreInstr|reg [0])) # 
// (!\arm_1|MAE1|AluSelB [0] & ((\arm_1|DataPath1|BancReg|Banc~39_combout )))))

	.dataa(\arm_1|MAE1|AluSelB [1]),
	.datab(\arm_1|DataPath1|RegistreInstr|reg [0]),
	.datac(\arm_1|MAE1|AluSelB [0]),
	.datad(\arm_1|DataPath1|BancReg|Banc~39_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxAluB|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxAluB|S[0]~0 .lut_mask = 16'hEDE8;
defparam \arm_1|DataPath1|MuxAluB|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneiii_lcell_comb \arm_1|DataPath1|ALU0|S[0]~1 (
// Equation(s):
// \arm_1|DataPath1|ALU0|S[0]~1_combout  = (\arm_1|MAE1|AluOP [0] & ((\arm_1|DataPath1|ALU0|S[0]~0_combout  & (\arm_1|DataPath1|MuxAluA|S[0]~0_combout )) # (!\arm_1|DataPath1|ALU0|S[0]~0_combout  & ((\arm_1|DataPath1|MuxAluB|S[0]~0_combout ))))) # 
// (!\arm_1|MAE1|AluOP [0] & (((\arm_1|DataPath1|ALU0|S[0]~0_combout ))))

	.dataa(\arm_1|MAE1|AluOP [0]),
	.datab(\arm_1|DataPath1|MuxAluA|S[0]~0_combout ),
	.datac(\arm_1|DataPath1|ALU0|S[0]~0_combout ),
	.datad(\arm_1|DataPath1|MuxAluB|S[0]~0_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|ALU0|S[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|ALU0|S[0]~1 .lut_mask = 16'hDAD0;
defparam \arm_1|DataPath1|ALU0|S[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \arm_1|DataPath1|RegALU0|DATA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|ALU0|S[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegALU0|DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegALU0|DATA[0] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegALU0|DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneiii_lcell_comb \arm_1|DataPath1|MuxPC|S[0]~0 (
// Equation(s):
// \arm_1|DataPath1|MuxPC|S[0]~0_combout  = (\arm_1|MAE1|PCSel [0] & ((\arm_1|MAE1|PCSel [1]) # ((\arm_1|DataPath1|RegALU0|DATA [0])))) # (!\arm_1|MAE1|PCSel [0] & (!\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|ALU0|S[0]~1_combout ))))

	.dataa(\arm_1|MAE1|PCSel [0]),
	.datab(\arm_1|MAE1|PCSel [1]),
	.datac(\arm_1|DataPath1|RegALU0|DATA [0]),
	.datad(\arm_1|DataPath1|ALU0|S[0]~1_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxPC|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxPC|S[0]~0 .lut_mask = 16'hB9A8;
defparam \arm_1|DataPath1|MuxPC|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneiii_lcell_comb \arm_1|DataPath1|VIC0|IRQ (
// Equation(s):
// \arm_1|DataPath1|VIC0|IRQ~combout  = (\arm_1|DataPath1|VIC0|irq0_memo~combout ) # (\arm_1|DataPath1|VIC0|irq1_memo~combout )

	.dataa(\arm_1|DataPath1|VIC0|irq0_memo~combout ),
	.datab(\arm_1|DataPath1|VIC0|irq1_memo~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|VIC0|IRQ~combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|VIC0|IRQ .lut_mask = 16'hEEEE;
defparam \arm_1|DataPath1|VIC0|IRQ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneiii_lcell_comb \arm_1|DataPath1|MuxPC|S[0]~1 (
// Equation(s):
// \arm_1|DataPath1|MuxPC|S[0]~1_combout  = (\arm_1|MAE1|PCSel [1] & ((\arm_1|DataPath1|MuxPC|S[0]~0_combout  & ((\arm_1|DataPath1|VIC0|IRQ~combout ))) # (!\arm_1|DataPath1|MuxPC|S[0]~0_combout  & (\arm_1|DataPath1|LR0|reg [0])))) # (!\arm_1|MAE1|PCSel [1] & 
// (((\arm_1|DataPath1|MuxPC|S[0]~0_combout ))))

	.dataa(\arm_1|MAE1|PCSel [1]),
	.datab(\arm_1|DataPath1|LR0|reg [0]),
	.datac(\arm_1|DataPath1|MuxPC|S[0]~0_combout ),
	.datad(\arm_1|DataPath1|VIC0|IRQ~combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxPC|S[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxPC|S[0]~1 .lut_mask = 16'hF858;
defparam \arm_1|DataPath1|MuxPC|S[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \arm_1|DataPath1|RegPC|reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|MuxPC|S[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|PCWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegPC|reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegPC|reg[0] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegPC|reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneiii_lcell_comb \arm_1|DataPath1|MuxMem|S[0]~0 (
// Equation(s):
// \arm_1|DataPath1|MuxMem|S[0]~0_combout  = (\arm_1|MAE1|AdrSel~q  & (\arm_1|DataPath1|RegALU0|DATA [0])) # (!\arm_1|MAE1|AdrSel~q  & ((\arm_1|DataPath1|RegPC|reg [0])))

	.dataa(\arm_1|DataPath1|RegALU0|DATA [0]),
	.datab(\arm_1|DataPath1|RegPC|reg [0]),
	.datac(\arm_1|MAE1|AdrSel~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxMem|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxMem|S[0]~0 .lut_mask = 16'hACAC;
defparam \arm_1|DataPath1|MuxMem|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneiii_lcell_comb \arm_1|MAE1|Equal2~0 (
// Equation(s):
// \arm_1|MAE1|Equal2~0_combout  = (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [31] & \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [31]),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal2~0 .lut_mask = 16'hF000;
defparam \arm_1|MAE1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneiii_lcell_comb \arm_1|MAE1|Equal1~0 (
// Equation(s):
// \arm_1|MAE1|Equal1~0_combout  = (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [30] & (\arm_1|MAE1|Equal2~0_combout  & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [28] & 
// \arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [25])))

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [30]),
	.datab(\arm_1|MAE1|Equal2~0_combout ),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [28]),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal1~0 .lut_mask = 16'h0800;
defparam \arm_1|MAE1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiii_lcell_comb \arm_1|MAE1|Equal1~1 (
// Equation(s):
// \arm_1|MAE1|Equal1~1_combout  = (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24] & !\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24]),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal1~1 .lut_mask = 16'h000F;
defparam \arm_1|MAE1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneiii_lcell_comb \arm_1|MAE1|instr_courante.STR~0 (
// Equation(s):
// \arm_1|MAE1|instr_courante.STR~0_combout  = (\arm_1|MAE1|Equal2~2_combout ) # ((\arm_1|MAE1|Equal1~0_combout  & (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27] & \arm_1|MAE1|Equal1~1_combout )))

	.dataa(\arm_1|MAE1|Equal2~2_combout ),
	.datab(\arm_1|MAE1|Equal1~0_combout ),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]),
	.datad(\arm_1|MAE1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|instr_courante.STR~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|instr_courante.STR~0 .lut_mask = 16'hEAAA;
defparam \arm_1|MAE1|instr_courante.STR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneiii_lcell_comb \arm_1|MAE1|Equal10~0 (
// Equation(s):
// \arm_1|MAE1|Equal10~0_combout  = (!\arm_1|MAE1|state [2] & (!\arm_1|MAE1|state [1] & !\arm_1|MAE1|state [3]))

	.dataa(gnd),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [1]),
	.datad(\arm_1|MAE1|state [3]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal10~0 .lut_mask = 16'h0003;
defparam \arm_1|MAE1|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneiii_lcell_comb \arm_1|MAE1|process_0~0 (
// Equation(s):
// \arm_1|MAE1|process_0~0_combout  = ((!\arm_1|MAE1|isr~q ) # (!\arm_1|MAE1|Equal5~0_combout )) # (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27])

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]),
	.datab(gnd),
	.datac(\arm_1|MAE1|Equal5~0_combout ),
	.datad(\arm_1|MAE1|isr~q ),
	.cin(gnd),
	.combout(\arm_1|MAE1|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|process_0~0 .lut_mask = 16'h5FFF;
defparam \arm_1|MAE1|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneiii_lcell_comb \arm_1|MAE1|Selector25~1 (
// Equation(s):
// \arm_1|MAE1|Selector25~1_combout  = (!\arm_1|MAE1|state [4] & (((\arm_1|MAE1|process_0~0_combout ) # (!\arm_1|MAE1|Equal10~0_combout )) # (!\arm_1|MAE1|state [0])))

	.dataa(\arm_1|MAE1|state [0]),
	.datab(\arm_1|MAE1|Equal10~0_combout ),
	.datac(\arm_1|MAE1|state [4]),
	.datad(\arm_1|MAE1|process_0~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector25~1 .lut_mask = 16'h0F07;
defparam \arm_1|MAE1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneiii_lcell_comb \arm_1|MAE1|Selector25~2 (
// Equation(s):
// \arm_1|MAE1|Selector25~2_combout  = (\arm_1|MAE1|Selector25~0_combout ) # ((\arm_1|MAE1|isr~q  & \arm_1|MAE1|Selector25~1_combout ))

	.dataa(\arm_1|MAE1|Selector25~0_combout ),
	.datab(gnd),
	.datac(\arm_1|MAE1|isr~q ),
	.datad(\arm_1|MAE1|Selector25~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector25~2 .lut_mask = 16'hFAAA;
defparam \arm_1|MAE1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \arm_1|MAE1|isr (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector25~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|isr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|isr .is_wysiwyg = "true";
defparam \arm_1|MAE1|isr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneiii_lcell_comb \arm_1|MAE1|Selector21~1 (
// Equation(s):
// \arm_1|MAE1|Selector21~1_combout  = (!\arm_1|MAE1|isr~q  & ((\arm_1|DataPath1|VIC0|irq0_memo~combout ) # (\arm_1|DataPath1|VIC0|irq1_memo~combout )))

	.dataa(\arm_1|DataPath1|VIC0|irq0_memo~combout ),
	.datab(\arm_1|MAE1|isr~q ),
	.datac(gnd),
	.datad(\arm_1|DataPath1|VIC0|irq1_memo~combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector21~1 .lut_mask = 16'h3322;
defparam \arm_1|MAE1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneiii_lcell_comb \arm_1|MAE1|Selector23~2 (
// Equation(s):
// \arm_1|MAE1|Selector23~2_combout  = (\arm_1|MAE1|Selector23~3_combout ) # ((\arm_1|MAE1|Equal10~1_combout  & ((\arm_1|MAE1|instr_courante.STR~0_combout ) # (\arm_1|MAE1|Selector21~1_combout ))))

	.dataa(\arm_1|MAE1|Selector23~3_combout ),
	.datab(\arm_1|MAE1|instr_courante.STR~0_combout ),
	.datac(\arm_1|MAE1|Selector21~1_combout ),
	.datad(\arm_1|MAE1|Equal10~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector23~2 .lut_mask = 16'hFEAA;
defparam \arm_1|MAE1|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \arm_1|MAE1|state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector23~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|state[1] .is_wysiwyg = "true";
defparam \arm_1|MAE1|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneiii_lcell_comb \arm_1|MAE1|irq_serv~10 (
// Equation(s):
// \arm_1|MAE1|irq_serv~10_combout  = (\arm_1|MAE1|state [0] & (\arm_1|MAE1|state [2] & (!\arm_1|MAE1|state [4] & !\arm_1|MAE1|state [1])))

	.dataa(\arm_1|MAE1|state [0]),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [4]),
	.datad(\arm_1|MAE1|state [1]),
	.cin(gnd),
	.combout(\arm_1|MAE1|irq_serv~10_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|irq_serv~10 .lut_mask = 16'h0008;
defparam \arm_1|MAE1|irq_serv~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneiii_lcell_comb \arm_1|MAE1|Selector7~0 (
// Equation(s):
// \arm_1|MAE1|Selector7~0_combout  = (\arm_1|MAE1|Equal12~0_combout  & ((\arm_1|MAE1|Equal17~0_combout ) # ((\arm_1|MAE1|irq_serv~10_combout  & \arm_1|MAE1|memWrEn~q )))) # (!\arm_1|MAE1|Equal12~0_combout  & (\arm_1|MAE1|irq_serv~10_combout  & 
// (\arm_1|MAE1|memWrEn~q )))

	.dataa(\arm_1|MAE1|Equal12~0_combout ),
	.datab(\arm_1|MAE1|irq_serv~10_combout ),
	.datac(\arm_1|MAE1|memWrEn~q ),
	.datad(\arm_1|MAE1|Equal17~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector7~0 .lut_mask = 16'hEAC0;
defparam \arm_1|MAE1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \arm_1|MAE1|memWrEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|memWrEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|memWrEn .is_wysiwyg = "true";
defparam \arm_1|MAE1|memWrEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneiii_lcell_comb \arm_1|MAE1|Equal5~0 (
// Equation(s):
// \arm_1|MAE1|Equal5~0_combout  = (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24] & (\arm_1|MAE1|Equal1~0_combout  & !\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26]))

	.dataa(gnd),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24]),
	.datac(\arm_1|MAE1|Equal1~0_combout ),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal5~0 .lut_mask = 16'h00C0;
defparam \arm_1|MAE1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneiii_lcell_comb \arm_1|MAE1|Equal6~0 (
// Equation(s):
// \arm_1|MAE1|Equal6~0_combout  = (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23] & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27] & (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20] & 
// !\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21])))

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23]),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20]),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal6~0 .lut_mask = 16'h0010;
defparam \arm_1|MAE1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneiii_lcell_comb \arm_1|MAE1|Equal6~1 (
// Equation(s):
// \arm_1|MAE1|Equal6~1_combout  = (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22] & (\arm_1|MAE1|Equal5~0_combout  & \arm_1|MAE1|Equal6~0_combout ))

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22]),
	.datab(gnd),
	.datac(\arm_1|MAE1|Equal5~0_combout ),
	.datad(\arm_1|MAE1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal6~1 .lut_mask = 16'hA000;
defparam \arm_1|MAE1|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneiii_lcell_comb \arm_1|MAE1|instr_courante.STR~1 (
// Equation(s):
// \arm_1|MAE1|instr_courante.STR~1_combout  = ((!\arm_1|MAE1|isr~q  & ((\arm_1|DataPath1|VIC0|irq0_memo~combout ) # (\arm_1|DataPath1|VIC0|irq1_memo~combout )))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\arm_1|MAE1|isr~q ),
	.datac(\arm_1|DataPath1|VIC0|irq0_memo~combout ),
	.datad(\arm_1|DataPath1|VIC0|irq1_memo~combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|instr_courante.STR~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|instr_courante.STR~1 .lut_mask = 16'h7775;
defparam \arm_1|MAE1|instr_courante.STR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneiii_lcell_comb \arm_1|MAE1|instr_courante.STR~2 (
// Equation(s):
// \arm_1|MAE1|instr_courante.STR~2_combout  = (\arm_1|MAE1|state [0] & (\arm_1|MAE1|Equal10~0_combout  & (!\arm_1|MAE1|instr_courante.STR~1_combout  & !\arm_1|MAE1|state [4])))

	.dataa(\arm_1|MAE1|state [0]),
	.datab(\arm_1|MAE1|Equal10~0_combout ),
	.datac(\arm_1|MAE1|instr_courante.STR~1_combout ),
	.datad(\arm_1|MAE1|state [4]),
	.cin(gnd),
	.combout(\arm_1|MAE1|instr_courante.STR~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|instr_courante.STR~2 .lut_mask = 16'h0008;
defparam \arm_1|MAE1|instr_courante.STR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \arm_1|MAE1|instr_courante.CMP (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Equal6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|instr_courante.STR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|instr_courante.CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|instr_courante.CMP .is_wysiwyg = "true";
defparam \arm_1|MAE1|instr_courante.CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneiii_lcell_comb \arm_1|MAE1|Equal4~0 (
// Equation(s):
// \arm_1|MAE1|Equal4~0_combout  = (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22] & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20] & (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23] & 
// !\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27])))

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22]),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20]),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23]),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal4~0 .lut_mask = 16'h0010;
defparam \arm_1|MAE1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneiii_lcell_comb \arm_1|MAE1|Equal4~2 (
// Equation(s):
// \arm_1|MAE1|Equal4~2_combout  = (\arm_1|MAE1|Equal4~1_combout  & (\arm_1|MAE1|Equal1~1_combout  & (\arm_1|MAE1|Equal2~0_combout  & \arm_1|MAE1|Equal4~0_combout )))

	.dataa(\arm_1|MAE1|Equal4~1_combout ),
	.datab(\arm_1|MAE1|Equal1~1_combout ),
	.datac(\arm_1|MAE1|Equal2~0_combout ),
	.datad(\arm_1|MAE1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal4~2 .lut_mask = 16'h8000;
defparam \arm_1|MAE1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \arm_1|MAE1|instr_courante.ADDr (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Equal4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|instr_courante.STR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|instr_courante.ADDr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|instr_courante.ADDr .is_wysiwyg = "true";
defparam \arm_1|MAE1|instr_courante.ADDr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneiii_lcell_comb \arm_1|MAE1|Selector24~4 (
// Equation(s):
// \arm_1|MAE1|Selector24~4_combout  = (\arm_1|MAE1|Equal13~2_combout  & (\arm_1|MAE1|Equal14~0_combout  & ((\arm_1|MAE1|instr_courante.CMP~q ) # (\arm_1|MAE1|instr_courante.ADDr~q ))))

	.dataa(\arm_1|MAE1|Equal13~2_combout ),
	.datab(\arm_1|MAE1|instr_courante.CMP~q ),
	.datac(\arm_1|MAE1|instr_courante.ADDr~q ),
	.datad(\arm_1|MAE1|Equal14~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector24~4 .lut_mask = 16'hA800;
defparam \arm_1|MAE1|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneiii_lcell_comb \arm_1|MAE1|Equal15~0 (
// Equation(s):
// \arm_1|MAE1|Equal15~0_combout  = (!\arm_1|MAE1|state [4] & (\arm_1|MAE1|state [1] & !\arm_1|MAE1|state [0]))

	.dataa(\arm_1|MAE1|state [4]),
	.datab(\arm_1|MAE1|state [1]),
	.datac(gnd),
	.datad(\arm_1|MAE1|state [0]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal15~0 .lut_mask = 16'h0044;
defparam \arm_1|MAE1|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneiii_lcell_comb \arm_1|MAE1|Equal15~1 (
// Equation(s):
// \arm_1|MAE1|Equal15~1_combout  = (\arm_1|MAE1|state [2] & (\arm_1|MAE1|Equal15~0_combout  & !\arm_1|MAE1|state [3]))

	.dataa(\arm_1|MAE1|state [2]),
	.datab(gnd),
	.datac(\arm_1|MAE1|Equal15~0_combout ),
	.datad(\arm_1|MAE1|state [3]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal15~1 .lut_mask = 16'h00A0;
defparam \arm_1|MAE1|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneiii_lcell_comb \arm_1|MAE1|Equal13~1 (
// Equation(s):
// \arm_1|MAE1|Equal13~1_combout  = (!\arm_1|MAE1|state [4] & !\arm_1|MAE1|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|MAE1|state [4]),
	.datad(\arm_1|MAE1|state [0]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal13~1 .lut_mask = 16'h000F;
defparam \arm_1|MAE1|Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneiii_lcell_comb \arm_1|MAE1|Selector24~0 (
// Equation(s):
// \arm_1|MAE1|Selector24~0_combout  = (\arm_1|MAE1|Equal13~1_combout  & ((\arm_1|MAE1|state [3] & (\arm_1|MAE1|state [1] & !\arm_1|MAE1|state [2])) # (!\arm_1|MAE1|state [3] & (!\arm_1|MAE1|state [1]))))

	.dataa(\arm_1|MAE1|state [3]),
	.datab(\arm_1|MAE1|state [1]),
	.datac(\arm_1|MAE1|state [2]),
	.datad(\arm_1|MAE1|Equal13~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector24~0 .lut_mask = 16'h1900;
defparam \arm_1|MAE1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneiii_lcell_comb \arm_1|MAE1|Selector24~3 (
// Equation(s):
// \arm_1|MAE1|Selector24~3_combout  = (\arm_1|MAE1|Selector24~0_combout ) # ((\arm_1|MAE1|Equal10~1_combout  & ((\arm_1|MAE1|Selector24~2_combout ) # (!\arm_1|MAE1|process_0~0_combout ))))

	.dataa(\arm_1|MAE1|Selector24~2_combout ),
	.datab(\arm_1|MAE1|process_0~0_combout ),
	.datac(\arm_1|MAE1|Selector24~0_combout ),
	.datad(\arm_1|MAE1|Equal10~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector24~3 .lut_mask = 16'hFBF0;
defparam \arm_1|MAE1|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneiii_lcell_comb \arm_1|MAE1|Selector24~5 (
// Equation(s):
// \arm_1|MAE1|Selector24~5_combout  = (\arm_1|MAE1|Selector24~4_combout ) # ((\arm_1|MAE1|Selector24~3_combout ) # ((\arm_1|MAE1|instr_courante.STR~q  & \arm_1|MAE1|Equal15~1_combout )))

	.dataa(\arm_1|MAE1|instr_courante.STR~q ),
	.datab(\arm_1|MAE1|Selector24~4_combout ),
	.datac(\arm_1|MAE1|Equal15~1_combout ),
	.datad(\arm_1|MAE1|Selector24~3_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector24~5 .lut_mask = 16'hFFEC;
defparam \arm_1|MAE1|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \arm_1|MAE1|state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector24~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|state[0] .is_wysiwyg = "true";
defparam \arm_1|MAE1|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneiii_lcell_comb \arm_1|MAE1|Equal10~1 (
// Equation(s):
// \arm_1|MAE1|Equal10~1_combout  = (\arm_1|MAE1|state [0] & (!\arm_1|MAE1|state [4] & \arm_1|MAE1|Equal10~0_combout ))

	.dataa(gnd),
	.datab(\arm_1|MAE1|state [0]),
	.datac(\arm_1|MAE1|state [4]),
	.datad(\arm_1|MAE1|Equal10~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal10~1 .lut_mask = 16'h0C00;
defparam \arm_1|MAE1|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneiii_lcell_comb \arm_1|MAE1|Selector21~2 (
// Equation(s):
// \arm_1|MAE1|Selector21~2_combout  = (\arm_1|MAE1|Equal14~0_combout  & ((\arm_1|MAE1|Equal21~0_combout ) # ((\arm_1|MAE1|Selector21~0_combout  & \arm_1|MAE1|Equal13~2_combout ))))

	.dataa(\arm_1|MAE1|Selector21~0_combout ),
	.datab(\arm_1|MAE1|Equal21~0_combout ),
	.datac(\arm_1|MAE1|Equal13~2_combout ),
	.datad(\arm_1|MAE1|Equal14~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector21~2 .lut_mask = 16'hEC00;
defparam \arm_1|MAE1|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneiii_lcell_comb \arm_1|MAE1|Selector21~3 (
// Equation(s):
// \arm_1|MAE1|Selector21~3_combout  = ((\arm_1|MAE1|Selector21~2_combout ) # ((\arm_1|MAE1|Equal10~1_combout  & \arm_1|MAE1|Selector21~1_combout ))) # (!\arm_1|MAE1|Selector19~7_combout )

	.dataa(\arm_1|MAE1|Selector19~7_combout ),
	.datab(\arm_1|MAE1|Equal10~1_combout ),
	.datac(\arm_1|MAE1|Selector21~2_combout ),
	.datad(\arm_1|MAE1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector21~3 .lut_mask = 16'hFDF5;
defparam \arm_1|MAE1|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \arm_1|MAE1|state[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector21~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|state[3] .is_wysiwyg = "true";
defparam \arm_1|MAE1|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneiii_lcell_comb \arm_1|MAE1|Equal21~0 (
// Equation(s):
// \arm_1|MAE1|Equal21~0_combout  = (\arm_1|MAE1|state [3] & \arm_1|MAE1|state [2])

	.dataa(gnd),
	.datab(\arm_1|MAE1|state [3]),
	.datac(\arm_1|MAE1|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal21~0 .lut_mask = 16'hC0C0;
defparam \arm_1|MAE1|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneiii_lcell_comb \arm_1|MAE1|Selector20~0 (
// Equation(s):
// \arm_1|MAE1|Selector20~0_combout  = (\arm_1|MAE1|Equal12~0_combout  & ((\arm_1|MAE1|Equal21~0_combout ) # ((!\arm_1|MAE1|process_0~0_combout  & \arm_1|MAE1|Equal10~1_combout )))) # (!\arm_1|MAE1|Equal12~0_combout  & (((!\arm_1|MAE1|process_0~0_combout  & 
// \arm_1|MAE1|Equal10~1_combout ))))

	.dataa(\arm_1|MAE1|Equal12~0_combout ),
	.datab(\arm_1|MAE1|Equal21~0_combout ),
	.datac(\arm_1|MAE1|process_0~0_combout ),
	.datad(\arm_1|MAE1|Equal10~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector20~0 .lut_mask = 16'h8F88;
defparam \arm_1|MAE1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \arm_1|MAE1|state[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|state[4] .is_wysiwyg = "true";
defparam \arm_1|MAE1|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneiii_lcell_comb \arm_1|MAE1|Selector19~4 (
// Equation(s):
// \arm_1|MAE1|Selector19~4_combout  = (\arm_1|MAE1|state [3] & ((\arm_1|MAE1|state [2]) # ((\arm_1|MAE1|state [0])))) # (!\arm_1|MAE1|state [3] & (((!\arm_1|MAE1|state [0]) # (!\arm_1|MAE1|state [1])) # (!\arm_1|MAE1|state [2])))

	.dataa(\arm_1|MAE1|state [3]),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|state [1]),
	.datad(\arm_1|MAE1|state [0]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector19~4 .lut_mask = 16'hBFDD;
defparam \arm_1|MAE1|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneiii_lcell_comb \arm_1|MAE1|Selector19~8 (
// Equation(s):
// \arm_1|MAE1|Selector19~8_combout  = (\arm_1|MAE1|state [4]) # (\arm_1|MAE1|Selector19~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|MAE1|state [4]),
	.datad(\arm_1|MAE1|Selector19~4_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector19~8 .lut_mask = 16'hFFF0;
defparam \arm_1|MAE1|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneiii_lcell_comb \arm_1|MAE1|Equal7~0 (
// Equation(s):
// \arm_1|MAE1|Equal7~0_combout  = (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22] & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27] & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23] & 
// !\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21])))

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [22]),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [27]),
	.datac(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [23]),
	.datad(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal7~0 .lut_mask = 16'h0001;
defparam \arm_1|MAE1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneiii_lcell_comb \arm_1|MAE1|Equal7~1 (
// Equation(s):
// \arm_1|MAE1|Equal7~1_combout  = (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26] & (!\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24] & (\arm_1|MAE1|Equal1~0_combout  & \arm_1|MAE1|Equal7~0_combout )))

	.dataa(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [26]),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [24]),
	.datac(\arm_1|MAE1|Equal1~0_combout ),
	.datad(\arm_1|MAE1|Equal7~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal7~1 .lut_mask = 16'h2000;
defparam \arm_1|MAE1|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneiii_lcell_comb \arm_1|MAE1|Equal7~2 (
// Equation(s):
// \arm_1|MAE1|Equal7~2_combout  = (\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20] & \arm_1|MAE1|Equal7~1_combout )

	.dataa(gnd),
	.datab(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(\arm_1|MAE1|Equal7~1_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Equal7~2 .lut_mask = 16'hCC00;
defparam \arm_1|MAE1|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \arm_1|MAE1|instr_courante.LDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Equal7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|instr_courante.STR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|instr_courante.LDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|instr_courante.LDR .is_wysiwyg = "true";
defparam \arm_1|MAE1|instr_courante.LDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneiii_lcell_comb \arm_1|MAE1|Selector22~3 (
// Equation(s):
// \arm_1|MAE1|Selector22~3_combout  = (!\arm_1|MAE1|state [0] & (((!\arm_1|MAE1|instr_courante.STR~q  & !\arm_1|MAE1|instr_courante.LDR~q )) # (!\arm_1|MAE1|state [1])))

	.dataa(\arm_1|MAE1|instr_courante.STR~q ),
	.datab(\arm_1|MAE1|state [0]),
	.datac(\arm_1|MAE1|instr_courante.LDR~q ),
	.datad(\arm_1|MAE1|state [1]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector22~3 .lut_mask = 16'h0133;
defparam \arm_1|MAE1|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneiii_lcell_comb \arm_1|MAE1|Selector22~18 (
// Equation(s):
// \arm_1|MAE1|Selector22~18_combout  = (!\arm_1|MAE1|state [3] & (\arm_1|MAE1|state [2] & (\arm_1|MAE1|Selector22~3_combout  & !\arm_1|MAE1|state [4])))

	.dataa(\arm_1|MAE1|state [3]),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|Selector22~3_combout ),
	.datad(\arm_1|MAE1|state [4]),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector22~18_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector22~18 .lut_mask = 16'h0040;
defparam \arm_1|MAE1|Selector22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneiii_lcell_comb \arm_1|MAE1|Selector22~16 (
// Equation(s):
// \arm_1|MAE1|Selector22~16_combout  = (\arm_1|MAE1|Equal10~1_combout  & ((\arm_1|MAE1|Selector21~1_combout ) # ((!\arm_1|MAE1|instr_courante.STR~0_combout  & \arm_1|MAE1|process_0~0_combout ))))

	.dataa(\arm_1|MAE1|Selector21~1_combout ),
	.datab(\arm_1|MAE1|instr_courante.STR~0_combout ),
	.datac(\arm_1|MAE1|Equal10~1_combout ),
	.datad(\arm_1|MAE1|process_0~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector22~16_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector22~16 .lut_mask = 16'hB0A0;
defparam \arm_1|MAE1|Selector22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneiii_lcell_comb \arm_1|MAE1|Selector22~17 (
// Equation(s):
// \arm_1|MAE1|Selector22~17_combout  = (((\arm_1|MAE1|Selector22~18_combout ) # (\arm_1|MAE1|Selector22~16_combout )) # (!\arm_1|MAE1|Selector19~8_combout )) # (!\arm_1|MAE1|Selector22~15_combout )

	.dataa(\arm_1|MAE1|Selector22~15_combout ),
	.datab(\arm_1|MAE1|Selector19~8_combout ),
	.datac(\arm_1|MAE1|Selector22~18_combout ),
	.datad(\arm_1|MAE1|Selector22~16_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector22~17_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector22~17 .lut_mask = 16'hFFF7;
defparam \arm_1|MAE1|Selector22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \arm_1|MAE1|state[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector22~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|state[2] .is_wysiwyg = "true";
defparam \arm_1|MAE1|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneiii_lcell_comb \arm_1|MAE1|Selector6~3 (
// Equation(s):
// \arm_1|MAE1|Selector6~3_combout  = ((\arm_1|MAE1|state [2] & (\arm_1|MAE1|memRdEn~q  & \arm_1|MAE1|Equal14~0_combout ))) # (!\arm_1|MAE1|Selector6~2_combout )

	.dataa(\arm_1|MAE1|Selector6~2_combout ),
	.datab(\arm_1|MAE1|state [2]),
	.datac(\arm_1|MAE1|memRdEn~q ),
	.datad(\arm_1|MAE1|Equal14~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector6~3 .lut_mask = 16'hD555;
defparam \arm_1|MAE1|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \arm_1|MAE1|memRdEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|memRdEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|memRdEn .is_wysiwyg = "true";
defparam \arm_1|MAE1|memRdEn .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \arm_1|DataPath1|RegistreData|DATA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|Memoire|altsyncram_component|auto_generated|q_b [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegistreData|DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegistreData|DATA[0] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegistreData|DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneiii_lcell_comb \arm_1|DataPath1|MuxW0|S[0]~0 (
// Equation(s):
// \arm_1|DataPath1|MuxW0|S[0]~0_combout  = (\arm_1|MAE1|WSel~q  & ((\arm_1|DataPath1|RegALU0|DATA [0]))) # (!\arm_1|MAE1|WSel~q  & (\arm_1|DataPath1|RegistreData|DATA [0]))

	.dataa(\arm_1|MAE1|WSel~q ),
	.datab(gnd),
	.datac(\arm_1|DataPath1|RegistreData|DATA [0]),
	.datad(\arm_1|DataPath1|RegALU0|DATA [0]),
	.cin(gnd),
	.combout(\arm_1|DataPath1|MuxW0|S[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|MuxW0|S[0]~0 .lut_mask = 16'hFA50;
defparam \arm_1|DataPath1|MuxW0|S[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneiii_lcell_comb \arm_1|DataPath1|BancReg|Banc~39 (
// Equation(s):
// \arm_1|DataPath1|BancReg|Banc~39_combout  = (\arm_1|DataPath1|BancReg|Banc~38_q  & \arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0~portbdataout )

	.dataa(\arm_1|DataPath1|BancReg|Banc~38_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|BancReg|Banc~39_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|BancReg|Banc~39 .lut_mask = 16'hAA00;
defparam \arm_1|DataPath1|BancReg|Banc~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneiii_lcell_comb \arm_1|MAE1|Selector19~5 (
// Equation(s):
// \arm_1|MAE1|Selector19~5_combout  = (\arm_1|MAE1|Equal17~0_combout  & ((\arm_1|MAE1|Equal12~0_combout ) # ((\arm_1|MAE1|Equal13~0_combout  & \arm_1|MAE1|Equal21~0_combout )))) # (!\arm_1|MAE1|Equal17~0_combout  & (\arm_1|MAE1|Equal13~0_combout  & 
// ((\arm_1|MAE1|Equal21~0_combout ))))

	.dataa(\arm_1|MAE1|Equal17~0_combout ),
	.datab(\arm_1|MAE1|Equal13~0_combout ),
	.datac(\arm_1|MAE1|Equal12~0_combout ),
	.datad(\arm_1|MAE1|Equal21~0_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector19~5 .lut_mask = 16'hECA0;
defparam \arm_1|MAE1|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneiii_lcell_comb \arm_1|MAE1|Selector19~6 (
// Equation(s):
// \arm_1|MAE1|Selector19~6_combout  = ((\arm_1|MAE1|Selector19~5_combout ) # ((\arm_1|MAE1|irq_serv~10_combout  & \arm_1|MAE1|ResWrEn~q ))) # (!\arm_1|MAE1|Selector19~7_combout )

	.dataa(\arm_1|MAE1|Selector19~7_combout ),
	.datab(\arm_1|MAE1|irq_serv~10_combout ),
	.datac(\arm_1|MAE1|ResWrEn~q ),
	.datad(\arm_1|MAE1|Selector19~5_combout ),
	.cin(gnd),
	.combout(\arm_1|MAE1|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|MAE1|Selector19~6 .lut_mask = 16'hFFD5;
defparam \arm_1|MAE1|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \arm_1|MAE1|ResWrEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|MAE1|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|MAE1|ResWrEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|MAE1|ResWrEn .is_wysiwyg = "true";
defparam \arm_1|MAE1|ResWrEn .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \arm_1|DataPath1|RegRes|reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|BancReg|Banc~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[0] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \arm_1|DataPath1|RegRes|reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|BancReg|Banc~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[2] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \arm_1|DataPath1|RegRes|reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|BancReg|Banc~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[3] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiii_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\arm_1|DataPath1|RegRes|reg [2] & (!\arm_1|DataPath1|RegRes|reg [1] & (\arm_1|DataPath1|RegRes|reg [0] $ (!\arm_1|DataPath1|RegRes|reg [3])))) # (!\arm_1|DataPath1|RegRes|reg [2] & (\arm_1|DataPath1|RegRes|reg [0] & 
// (\arm_1|DataPath1|RegRes|reg [1] $ (!\arm_1|DataPath1|RegRes|reg [3]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [1]),
	.datab(\arm_1|DataPath1|RegRes|reg [0]),
	.datac(\arm_1|DataPath1|RegRes|reg [2]),
	.datad(\arm_1|DataPath1|RegRes|reg [3]),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'h4814;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneiii_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (!\SW[0]~input_o  & \Mux6~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux6~2_combout ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'h5500;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N11
dffeas \arm_1|DataPath1|RegRes|reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|BancReg|Banc~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[1] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneiii_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\arm_1|DataPath1|RegRes|reg [3] & ((\arm_1|DataPath1|RegRes|reg [0] & ((\arm_1|DataPath1|RegRes|reg [1]))) # (!\arm_1|DataPath1|RegRes|reg [0] & (\arm_1|DataPath1|RegRes|reg [2])))) # (!\arm_1|DataPath1|RegRes|reg [3] & 
// (\arm_1|DataPath1|RegRes|reg [2] & (\arm_1|DataPath1|RegRes|reg [0] $ (\arm_1|DataPath1|RegRes|reg [1]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [3]),
	.datab(\arm_1|DataPath1|RegRes|reg [2]),
	.datac(\arm_1|DataPath1|RegRes|reg [0]),
	.datad(\arm_1|DataPath1|RegRes|reg [1]),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hAC48;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneiii_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\SW[0]~input_o ) # (\Mux5~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hFFAA;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneiii_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\arm_1|DataPath1|RegRes|reg [3] & (\arm_1|DataPath1|RegRes|reg [2] & ((\arm_1|DataPath1|RegRes|reg [1]) # (!\arm_1|DataPath1|RegRes|reg [0])))) # (!\arm_1|DataPath1|RegRes|reg [3] & (\arm_1|DataPath1|RegRes|reg [1] & 
// (!\arm_1|DataPath1|RegRes|reg [2] & !\arm_1|DataPath1|RegRes|reg [0])))

	.dataa(\arm_1|DataPath1|RegRes|reg [3]),
	.datab(\arm_1|DataPath1|RegRes|reg [1]),
	.datac(\arm_1|DataPath1|RegRes|reg [2]),
	.datad(\arm_1|DataPath1|RegRes|reg [0]),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'h80A4;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneiii_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\SW[0]~input_o ) # (\Mux4~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hFFAA;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneiii_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\arm_1|DataPath1|RegRes|reg [1] & ((\arm_1|DataPath1|RegRes|reg [2] & ((\arm_1|DataPath1|RegRes|reg [0]))) # (!\arm_1|DataPath1|RegRes|reg [2] & (\arm_1|DataPath1|RegRes|reg [3] & !\arm_1|DataPath1|RegRes|reg [0])))) # 
// (!\arm_1|DataPath1|RegRes|reg [1] & (!\arm_1|DataPath1|RegRes|reg [3] & (\arm_1|DataPath1|RegRes|reg [2] $ (\arm_1|DataPath1|RegRes|reg [0]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [3]),
	.datab(\arm_1|DataPath1|RegRes|reg [1]),
	.datac(\arm_1|DataPath1|RegRes|reg [2]),
	.datad(\arm_1|DataPath1|RegRes|reg [0]),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hC118;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneiii_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\SW[0]~input_o ) # (\Mux3~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\Mux3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hFAFA;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneiii_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\arm_1|DataPath1|RegRes|reg [1] & (((!\arm_1|DataPath1|RegRes|reg [3] & \arm_1|DataPath1|RegRes|reg [0])))) # (!\arm_1|DataPath1|RegRes|reg [1] & ((\arm_1|DataPath1|RegRes|reg [2] & (!\arm_1|DataPath1|RegRes|reg [3])) # 
// (!\arm_1|DataPath1|RegRes|reg [2] & ((\arm_1|DataPath1|RegRes|reg [0])))))

	.dataa(\arm_1|DataPath1|RegRes|reg [1]),
	.datab(\arm_1|DataPath1|RegRes|reg [2]),
	.datac(\arm_1|DataPath1|RegRes|reg [3]),
	.datad(\arm_1|DataPath1|RegRes|reg [0]),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'h1F04;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneiii_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (!\SW[0]~input_o  & \Mux2~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux2~2_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'h5500;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneiii_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\arm_1|DataPath1|RegRes|reg [1] & (!\arm_1|DataPath1|RegRes|reg [3] & ((\arm_1|DataPath1|RegRes|reg [0]) # (!\arm_1|DataPath1|RegRes|reg [2])))) # (!\arm_1|DataPath1|RegRes|reg [1] & (\arm_1|DataPath1|RegRes|reg [0] & 
// (\arm_1|DataPath1|RegRes|reg [2] $ (!\arm_1|DataPath1|RegRes|reg [3]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [1]),
	.datab(\arm_1|DataPath1|RegRes|reg [0]),
	.datac(\arm_1|DataPath1|RegRes|reg [2]),
	.datad(\arm_1|DataPath1|RegRes|reg [3]),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'h408E;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneiii_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (!\SW[0]~input_o  & \Mux1~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'h5500;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneiii_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\arm_1|DataPath1|RegRes|reg [0] & ((\arm_1|DataPath1|RegRes|reg [3]) # (\arm_1|DataPath1|RegRes|reg [2] $ (\arm_1|DataPath1|RegRes|reg [1])))) # (!\arm_1|DataPath1|RegRes|reg [0] & ((\arm_1|DataPath1|RegRes|reg [1]) # 
// (\arm_1|DataPath1|RegRes|reg [2] $ (\arm_1|DataPath1|RegRes|reg [3]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [2]),
	.datab(\arm_1|DataPath1|RegRes|reg [3]),
	.datac(\arm_1|DataPath1|RegRes|reg [0]),
	.datad(\arm_1|DataPath1|RegRes|reg [1]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hDFE6;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneiii_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\SW[0]~input_o ) # (\Mux0~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\Mux0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hFAFA;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \arm_1|DataPath1|RegRes|reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|BancReg|Banc~43_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[4] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \arm_1|DataPath1|RegRes|reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|BancReg|Banc~46_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[7] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneiii_lcell_comb \arm_1|DataPath1|RegRes|reg[5]~feeder (
// Equation(s):
// \arm_1|DataPath1|RegRes|reg[5]~feeder_combout  = \arm_1|DataPath1|BancReg|Banc~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc~44_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegRes|reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[5]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|RegRes|reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \arm_1|DataPath1|RegRes|reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegRes|reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[5] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneiii_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\arm_1|DataPath1|RegRes|reg [6] & (!\arm_1|DataPath1|RegRes|reg [5] & (\arm_1|DataPath1|RegRes|reg [4] $ (!\arm_1|DataPath1|RegRes|reg [7])))) # (!\arm_1|DataPath1|RegRes|reg [6] & (\arm_1|DataPath1|RegRes|reg [4] & 
// (\arm_1|DataPath1|RegRes|reg [7] $ (!\arm_1|DataPath1|RegRes|reg [5]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [6]),
	.datab(\arm_1|DataPath1|RegRes|reg [4]),
	.datac(\arm_1|DataPath1|RegRes|reg [7]),
	.datad(\arm_1|DataPath1|RegRes|reg [5]),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'h4086;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneiii_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (!\SW[0]~input_o  & \Mux13~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\Mux13~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'h5050;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \arm_1|DataPath1|RegRes|reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|BancReg|Banc~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[6] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneiii_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\arm_1|DataPath1|RegRes|reg [7] & ((\arm_1|DataPath1|RegRes|reg [4] & ((\arm_1|DataPath1|RegRes|reg [5]))) # (!\arm_1|DataPath1|RegRes|reg [4] & (\arm_1|DataPath1|RegRes|reg [6])))) # (!\arm_1|DataPath1|RegRes|reg [7] & 
// (\arm_1|DataPath1|RegRes|reg [6] & (\arm_1|DataPath1|RegRes|reg [4] $ (\arm_1|DataPath1|RegRes|reg [5]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [4]),
	.datab(\arm_1|DataPath1|RegRes|reg [7]),
	.datac(\arm_1|DataPath1|RegRes|reg [6]),
	.datad(\arm_1|DataPath1|RegRes|reg [5]),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hD860;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneiii_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\SW[0]~input_o ) # (\Mux12~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\Mux12~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hFAFA;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneiii_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\arm_1|DataPath1|RegRes|reg [6] & (\arm_1|DataPath1|RegRes|reg [7] & ((\arm_1|DataPath1|RegRes|reg [5]) # (!\arm_1|DataPath1|RegRes|reg [4])))) # (!\arm_1|DataPath1|RegRes|reg [6] & (!\arm_1|DataPath1|RegRes|reg [4] & 
// (!\arm_1|DataPath1|RegRes|reg [7] & \arm_1|DataPath1|RegRes|reg [5])))

	.dataa(\arm_1|DataPath1|RegRes|reg [6]),
	.datab(\arm_1|DataPath1|RegRes|reg [4]),
	.datac(\arm_1|DataPath1|RegRes|reg [7]),
	.datad(\arm_1|DataPath1|RegRes|reg [5]),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hA120;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneiii_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\Mux11~2_combout ) # (\SW[0]~input_o )

	.dataa(\Mux11~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hFFAA;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneiii_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\arm_1|DataPath1|RegRes|reg [5] & ((\arm_1|DataPath1|RegRes|reg [6] & (\arm_1|DataPath1|RegRes|reg [4])) # (!\arm_1|DataPath1|RegRes|reg [6] & (!\arm_1|DataPath1|RegRes|reg [4] & \arm_1|DataPath1|RegRes|reg [7])))) # 
// (!\arm_1|DataPath1|RegRes|reg [5] & (!\arm_1|DataPath1|RegRes|reg [7] & (\arm_1|DataPath1|RegRes|reg [6] $ (\arm_1|DataPath1|RegRes|reg [4]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [5]),
	.datab(\arm_1|DataPath1|RegRes|reg [6]),
	.datac(\arm_1|DataPath1|RegRes|reg [4]),
	.datad(\arm_1|DataPath1|RegRes|reg [7]),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'h8294;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneiii_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\Mux10~2_combout ) # (\SW[0]~input_o )

	.dataa(gnd),
	.datab(\Mux10~2_combout ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hFFCC;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneiii_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\arm_1|DataPath1|RegRes|reg [5] & (((\arm_1|DataPath1|RegRes|reg [4] & !\arm_1|DataPath1|RegRes|reg [7])))) # (!\arm_1|DataPath1|RegRes|reg [5] & ((\arm_1|DataPath1|RegRes|reg [6] & ((!\arm_1|DataPath1|RegRes|reg [7]))) # 
// (!\arm_1|DataPath1|RegRes|reg [6] & (\arm_1|DataPath1|RegRes|reg [4]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [6]),
	.datab(\arm_1|DataPath1|RegRes|reg [4]),
	.datac(\arm_1|DataPath1|RegRes|reg [7]),
	.datad(\arm_1|DataPath1|RegRes|reg [5]),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'h0C4E;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneiii_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (!\SW[0]~input_o  & \Mux9~2_combout )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\Mux9~2_combout ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'h3300;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneiii_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\arm_1|DataPath1|RegRes|reg [4] & (\arm_1|DataPath1|RegRes|reg [7] $ (((\arm_1|DataPath1|RegRes|reg [5]) # (!\arm_1|DataPath1|RegRes|reg [6]))))) # (!\arm_1|DataPath1|RegRes|reg [4] & (!\arm_1|DataPath1|RegRes|reg [7] & 
// (!\arm_1|DataPath1|RegRes|reg [6] & \arm_1|DataPath1|RegRes|reg [5])))

	.dataa(\arm_1|DataPath1|RegRes|reg [4]),
	.datab(\arm_1|DataPath1|RegRes|reg [7]),
	.datac(\arm_1|DataPath1|RegRes|reg [6]),
	.datad(\arm_1|DataPath1|RegRes|reg [5]),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'h2382;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneiii_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (!\SW[0]~input_o  & \Mux8~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux8~2_combout ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'h5500;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneiii_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\arm_1|DataPath1|RegRes|reg [4] & ((\arm_1|DataPath1|RegRes|reg [7]) # (\arm_1|DataPath1|RegRes|reg [6] $ (\arm_1|DataPath1|RegRes|reg [5])))) # (!\arm_1|DataPath1|RegRes|reg [4] & ((\arm_1|DataPath1|RegRes|reg [5]) # 
// (\arm_1|DataPath1|RegRes|reg [7] $ (\arm_1|DataPath1|RegRes|reg [6]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [4]),
	.datab(\arm_1|DataPath1|RegRes|reg [7]),
	.datac(\arm_1|DataPath1|RegRes|reg [6]),
	.datad(\arm_1|DataPath1|RegRes|reg [5]),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hDFBC;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneiii_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\SW[0]~input_o ) # (\Mux7~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hFFAA;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiii_lcell_comb \arm_1|DataPath1|RegRes|reg[8]~feeder (
// Equation(s):
// \arm_1|DataPath1|RegRes|reg[8]~feeder_combout  = \arm_1|DataPath1|BancReg|Banc~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc~47_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegRes|reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[8]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|RegRes|reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \arm_1|DataPath1|RegRes|reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegRes|reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[8] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \arm_1|DataPath1|RegRes|reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|BancReg|Banc~49_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[10] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \arm_1|DataPath1|RegRes|reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|BancReg|Banc~48_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[9] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiii_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = (\arm_1|DataPath1|RegRes|reg [11] & (\arm_1|DataPath1|RegRes|reg [8] & (\arm_1|DataPath1|RegRes|reg [10] $ (\arm_1|DataPath1|RegRes|reg [9])))) # (!\arm_1|DataPath1|RegRes|reg [11] & (!\arm_1|DataPath1|RegRes|reg [9] & 
// (\arm_1|DataPath1|RegRes|reg [8] $ (\arm_1|DataPath1|RegRes|reg [10]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [11]),
	.datab(\arm_1|DataPath1|RegRes|reg [8]),
	.datac(\arm_1|DataPath1|RegRes|reg [10]),
	.datad(\arm_1|DataPath1|RegRes|reg [9]),
	.cin(gnd),
	.combout(\Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = 16'h0894;
defparam \Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneiii_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = (\Mux20~2_combout  & !\SW[0]~input_o )

	.dataa(\Mux20~2_combout ),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~3 .lut_mask = 16'h0A0A;
defparam \Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneiii_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\arm_1|DataPath1|RegRes|reg [11] & ((\arm_1|DataPath1|RegRes|reg [8] & ((\arm_1|DataPath1|RegRes|reg [9]))) # (!\arm_1|DataPath1|RegRes|reg [8] & (\arm_1|DataPath1|RegRes|reg [10])))) # (!\arm_1|DataPath1|RegRes|reg [11] & 
// (\arm_1|DataPath1|RegRes|reg [10] & (\arm_1|DataPath1|RegRes|reg [8] $ (\arm_1|DataPath1|RegRes|reg [9]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [11]),
	.datab(\arm_1|DataPath1|RegRes|reg [8]),
	.datac(\arm_1|DataPath1|RegRes|reg [10]),
	.datad(\arm_1|DataPath1|RegRes|reg [9]),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hB860;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneiii_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (\SW[0]~input_o ) # (\Mux19~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Mux19~2_combout ),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'hFFF0;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneiii_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (\arm_1|DataPath1|RegRes|reg [11] & (\arm_1|DataPath1|RegRes|reg [10] & ((\arm_1|DataPath1|RegRes|reg [9]) # (!\arm_1|DataPath1|RegRes|reg [8])))) # (!\arm_1|DataPath1|RegRes|reg [11] & (!\arm_1|DataPath1|RegRes|reg [8] & 
// (!\arm_1|DataPath1|RegRes|reg [10] & \arm_1|DataPath1|RegRes|reg [9])))

	.dataa(\arm_1|DataPath1|RegRes|reg [11]),
	.datab(\arm_1|DataPath1|RegRes|reg [8]),
	.datac(\arm_1|DataPath1|RegRes|reg [10]),
	.datad(\arm_1|DataPath1|RegRes|reg [9]),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'hA120;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneiii_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (\Mux18~2_combout ) # (\SW[0]~input_o )

	.dataa(gnd),
	.datab(\Mux18~2_combout ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'hFFCC;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneiii_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\arm_1|DataPath1|RegRes|reg [9] & ((\arm_1|DataPath1|RegRes|reg [8] & ((\arm_1|DataPath1|RegRes|reg [10]))) # (!\arm_1|DataPath1|RegRes|reg [8] & (\arm_1|DataPath1|RegRes|reg [11] & !\arm_1|DataPath1|RegRes|reg [10])))) # 
// (!\arm_1|DataPath1|RegRes|reg [9] & (!\arm_1|DataPath1|RegRes|reg [11] & (\arm_1|DataPath1|RegRes|reg [8] $ (\arm_1|DataPath1|RegRes|reg [10]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [11]),
	.datab(\arm_1|DataPath1|RegRes|reg [8]),
	.datac(\arm_1|DataPath1|RegRes|reg [10]),
	.datad(\arm_1|DataPath1|RegRes|reg [9]),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hC214;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneiii_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\SW[0]~input_o ) # (\Mux17~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Mux17~2_combout ),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'hFFF0;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneiii_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\arm_1|DataPath1|RegRes|reg [9] & (!\arm_1|DataPath1|RegRes|reg [11] & (\arm_1|DataPath1|RegRes|reg [8]))) # (!\arm_1|DataPath1|RegRes|reg [9] & ((\arm_1|DataPath1|RegRes|reg [10] & (!\arm_1|DataPath1|RegRes|reg [11])) # 
// (!\arm_1|DataPath1|RegRes|reg [10] & ((\arm_1|DataPath1|RegRes|reg [8])))))

	.dataa(\arm_1|DataPath1|RegRes|reg [11]),
	.datab(\arm_1|DataPath1|RegRes|reg [8]),
	.datac(\arm_1|DataPath1|RegRes|reg [10]),
	.datad(\arm_1|DataPath1|RegRes|reg [9]),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'h445C;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneiii_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (!\SW[0]~input_o  & \Mux16~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux16~2_combout ),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'h5500;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneiii_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\arm_1|DataPath1|RegRes|reg [8] & (\arm_1|DataPath1|RegRes|reg [11] $ (((\arm_1|DataPath1|RegRes|reg [9]) # (!\arm_1|DataPath1|RegRes|reg [10]))))) # (!\arm_1|DataPath1|RegRes|reg [8] & (!\arm_1|DataPath1|RegRes|reg [11] & 
// (!\arm_1|DataPath1|RegRes|reg [10] & \arm_1|DataPath1|RegRes|reg [9])))

	.dataa(\arm_1|DataPath1|RegRes|reg [11]),
	.datab(\arm_1|DataPath1|RegRes|reg [8]),
	.datac(\arm_1|DataPath1|RegRes|reg [10]),
	.datad(\arm_1|DataPath1|RegRes|reg [9]),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'h4584;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneiii_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (!\SW[0]~input_o  & \Mux15~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Mux15~2_combout ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'h0F00;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneiii_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\arm_1|DataPath1|RegRes|reg [8] & ((\arm_1|DataPath1|RegRes|reg [11]) # (\arm_1|DataPath1|RegRes|reg [10] $ (\arm_1|DataPath1|RegRes|reg [9])))) # (!\arm_1|DataPath1|RegRes|reg [8] & ((\arm_1|DataPath1|RegRes|reg [9]) # 
// (\arm_1|DataPath1|RegRes|reg [11] $ (\arm_1|DataPath1|RegRes|reg [10]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [11]),
	.datab(\arm_1|DataPath1|RegRes|reg [8]),
	.datac(\arm_1|DataPath1|RegRes|reg [10]),
	.datad(\arm_1|DataPath1|RegRes|reg [9]),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hBFDA;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneiii_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\SW[0]~input_o ) # (\Mux14~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hFFF0;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneiii_lcell_comb \arm_1|DataPath1|RegRes|reg[13]~feeder (
// Equation(s):
// \arm_1|DataPath1|RegRes|reg[13]~feeder_combout  = \arm_1|DataPath1|BancReg|Banc~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\arm_1|DataPath1|BancReg|Banc~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegRes|reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[13]~feeder .lut_mask = 16'hF0F0;
defparam \arm_1|DataPath1|RegRes|reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \arm_1|DataPath1|RegRes|reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegRes|reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[13] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \arm_1|DataPath1|RegRes|reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\arm_1|DataPath1|BancReg|Banc~54_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[15] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneiii_lcell_comb \arm_1|DataPath1|RegRes|reg[12]~feeder (
// Equation(s):
// \arm_1|DataPath1|RegRes|reg[12]~feeder_combout  = \arm_1|DataPath1|BancReg|Banc~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\arm_1|DataPath1|BancReg|Banc~51_combout ),
	.cin(gnd),
	.combout(\arm_1|DataPath1|RegRes|reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[12]~feeder .lut_mask = 16'hFF00;
defparam \arm_1|DataPath1|RegRes|reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \arm_1|DataPath1|RegRes|reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\arm_1|DataPath1|RegRes|reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\arm_1|MAE1|ResWrEn~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\arm_1|DataPath1|RegRes|reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \arm_1|DataPath1|RegRes|reg[12] .is_wysiwyg = "true";
defparam \arm_1|DataPath1|RegRes|reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneiii_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (\arm_1|DataPath1|RegRes|reg [14] & (!\arm_1|DataPath1|RegRes|reg [13] & (\arm_1|DataPath1|RegRes|reg [15] $ (!\arm_1|DataPath1|RegRes|reg [12])))) # (!\arm_1|DataPath1|RegRes|reg [14] & (\arm_1|DataPath1|RegRes|reg [12] & 
// (\arm_1|DataPath1|RegRes|reg [13] $ (!\arm_1|DataPath1|RegRes|reg [15]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [14]),
	.datab(\arm_1|DataPath1|RegRes|reg [13]),
	.datac(\arm_1|DataPath1|RegRes|reg [15]),
	.datad(\arm_1|DataPath1|RegRes|reg [12]),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'h6102;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneiii_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (!\SW[0]~input_o  & \Mux27~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux27~2_combout ),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'h5500;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneiii_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\arm_1|DataPath1|RegRes|reg [13] & ((\arm_1|DataPath1|RegRes|reg [12] & ((\arm_1|DataPath1|RegRes|reg [15]))) # (!\arm_1|DataPath1|RegRes|reg [12] & (\arm_1|DataPath1|RegRes|reg [14])))) # (!\arm_1|DataPath1|RegRes|reg [13] & 
// (\arm_1|DataPath1|RegRes|reg [14] & (\arm_1|DataPath1|RegRes|reg [15] $ (\arm_1|DataPath1|RegRes|reg [12]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [14]),
	.datab(\arm_1|DataPath1|RegRes|reg [13]),
	.datac(\arm_1|DataPath1|RegRes|reg [15]),
	.datad(\arm_1|DataPath1|RegRes|reg [12]),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hC2A8;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneiii_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (\SW[0]~input_o ) # (\Mux26~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux26~2_combout ),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hFFAA;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneiii_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\arm_1|DataPath1|RegRes|reg [14] & (\arm_1|DataPath1|RegRes|reg [15] & ((\arm_1|DataPath1|RegRes|reg [13]) # (!\arm_1|DataPath1|RegRes|reg [12])))) # (!\arm_1|DataPath1|RegRes|reg [14] & (\arm_1|DataPath1|RegRes|reg [13] & 
// (!\arm_1|DataPath1|RegRes|reg [15] & !\arm_1|DataPath1|RegRes|reg [12])))

	.dataa(\arm_1|DataPath1|RegRes|reg [14]),
	.datab(\arm_1|DataPath1|RegRes|reg [13]),
	.datac(\arm_1|DataPath1|RegRes|reg [15]),
	.datad(\arm_1|DataPath1|RegRes|reg [12]),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'h80A4;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneiii_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = (\SW[0]~input_o ) # (\Mux25~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux25~2_combout ),
	.cin(gnd),
	.combout(\Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~3 .lut_mask = 16'hFFAA;
defparam \Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneiii_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (\arm_1|DataPath1|RegRes|reg [13] & ((\arm_1|DataPath1|RegRes|reg [14] & ((\arm_1|DataPath1|RegRes|reg [12]))) # (!\arm_1|DataPath1|RegRes|reg [14] & (\arm_1|DataPath1|RegRes|reg [15] & !\arm_1|DataPath1|RegRes|reg [12])))) # 
// (!\arm_1|DataPath1|RegRes|reg [13] & (!\arm_1|DataPath1|RegRes|reg [15] & (\arm_1|DataPath1|RegRes|reg [14] $ (\arm_1|DataPath1|RegRes|reg [12]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [14]),
	.datab(\arm_1|DataPath1|RegRes|reg [13]),
	.datac(\arm_1|DataPath1|RegRes|reg [15]),
	.datad(\arm_1|DataPath1|RegRes|reg [12]),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'h8942;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneiii_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = (\SW[0]~input_o ) # (\Mux24~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux24~2_combout ),
	.cin(gnd),
	.combout(\Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~3 .lut_mask = 16'hFFAA;
defparam \Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneiii_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\arm_1|DataPath1|RegRes|reg [13] & (((!\arm_1|DataPath1|RegRes|reg [15] & \arm_1|DataPath1|RegRes|reg [12])))) # (!\arm_1|DataPath1|RegRes|reg [13] & ((\arm_1|DataPath1|RegRes|reg [14] & (!\arm_1|DataPath1|RegRes|reg [15])) # 
// (!\arm_1|DataPath1|RegRes|reg [14] & ((\arm_1|DataPath1|RegRes|reg [12])))))

	.dataa(\arm_1|DataPath1|RegRes|reg [14]),
	.datab(\arm_1|DataPath1|RegRes|reg [13]),
	.datac(\arm_1|DataPath1|RegRes|reg [15]),
	.datad(\arm_1|DataPath1|RegRes|reg [12]),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'h1F02;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneiii_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (!\SW[0]~input_o  & \Mux23~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux23~2_combout ),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'h5500;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneiii_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (\arm_1|DataPath1|RegRes|reg [14] & (\arm_1|DataPath1|RegRes|reg [12] & (\arm_1|DataPath1|RegRes|reg [13] $ (\arm_1|DataPath1|RegRes|reg [15])))) # (!\arm_1|DataPath1|RegRes|reg [14] & (!\arm_1|DataPath1|RegRes|reg [15] & 
// ((\arm_1|DataPath1|RegRes|reg [13]) # (\arm_1|DataPath1|RegRes|reg [12]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [14]),
	.datab(\arm_1|DataPath1|RegRes|reg [13]),
	.datac(\arm_1|DataPath1|RegRes|reg [15]),
	.datad(\arm_1|DataPath1|RegRes|reg [12]),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'h2D04;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneiii_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = (!\SW[0]~input_o  & \Mux22~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\Mux22~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = 16'h5050;
defparam \Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneiii_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = (\arm_1|DataPath1|RegRes|reg [12] & ((\arm_1|DataPath1|RegRes|reg [15]) # (\arm_1|DataPath1|RegRes|reg [14] $ (\arm_1|DataPath1|RegRes|reg [13])))) # (!\arm_1|DataPath1|RegRes|reg [12] & ((\arm_1|DataPath1|RegRes|reg [13]) # 
// (\arm_1|DataPath1|RegRes|reg [14] $ (\arm_1|DataPath1|RegRes|reg [15]))))

	.dataa(\arm_1|DataPath1|RegRes|reg [14]),
	.datab(\arm_1|DataPath1|RegRes|reg [13]),
	.datac(\arm_1|DataPath1|RegRes|reg [15]),
	.datad(\arm_1|DataPath1|RegRes|reg [12]),
	.cin(gnd),
	.combout(\Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = 16'hF6DE;
defparam \Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneiii_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = (\SW[0]~input_o ) # (\Mux21~2_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\Mux21~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~3 .lut_mask = 16'hFAFA;
defparam \Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N8
cycloneiii_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

endmodule
