{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 18:43:41 2014 " "Info: Processing started: Sat Feb 15 18:43:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DataPath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-RTL " "Info: Found design unit 1: DataPath-RTL" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Info: Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logic_Slice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Logic_Slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Slice-RTL " "Info: Found design unit 1: Logic_Slice-RTL" {  } { { "Logic_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Logic_Slice.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Slice " "Info: Found entity 1: Logic_Slice" {  } { { "Logic_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Logic_Slice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Slice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU_Slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Slice-RTL " "Info: Found design unit 1: ALU_Slice-RTL" {  } { { "ALU_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU_Slice.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Slice " "Info: Found entity 1: ALU_Slice" {  } { { "ALU_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU_Slice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Function_Unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Function_Unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Function_Unit-RTL " "Info: Found design unit 1: Function_Unit-RTL" {  } { { "Function_Unit.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Function_Unit " "Info: Found entity 1: Function_Unit" {  } { { "Function_Unit.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Info: Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-RTL " "Info: Found design unit 1: shifter-RTL" {  } { { "Shifter.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Shifter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Shifter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Info: Found design unit 1: RegisterFile-RTL" {  } { { "RegisterFile.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RegisterFile.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RegisterFile.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Misc_functions.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file Misc_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Misc_functions " "Info: Found design unit 1: Misc_functions" {  } { { "Misc_functions.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Misc_functions.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Misc_functions-body " "Info: Found design unit 2: Misc_functions-body" {  } { { "Misc_functions.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Misc_functions.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RTL " "Info: Found design unit 1: RAM-RTL" {  } { { "RAM.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RAM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RAM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Info: Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Registers " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Registers\"" {  } { { "DataPath.vhd" "Registers" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Function_Unit Function_Unit:Functions " "Info: Elaborating entity \"Function_Unit\" for hierarchy \"Function_Unit:Functions\"" {  } { { "DataPath.vhd" "Functions" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Function_Unit:Functions\|ALU:ALU_Inst " "Info: Elaborating entity \"ALU\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\"" {  } { { "Function_Unit.vhd" "ALU_Inst" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Slice Function_Unit:Functions\|ALU:ALU_Inst\|Logic_Slice:\\Logic_Generate:0:LS " "Info: Elaborating entity \"Logic_Slice\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\|Logic_Slice:\\Logic_Generate:0:LS\"" {  } { { "ALU.vhd" "\\Logic_Generate:0:LS" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Slice Function_Unit:Functions\|ALU:ALU_Inst\|ALU_Slice:\\ALU_Generate:0:ALUS " "Info: Elaborating entity \"ALU_Slice\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\|ALU_Slice:\\ALU_Generate:0:ALUS\"" {  } { { "ALU.vhd" "\\ALU_Generate:0:ALUS" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Function_Unit:Functions\|Shifter:Shift_Inst " "Info: Elaborating entity \"Shifter\" for hierarchy \"Function_Unit:Functions\|Shifter:Shift_Inst\"" {  } { { "Function_Unit.vhd" "Shift_Inst" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "DataPath.vhd" "RAM" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:RAM\|RAM_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RAM:RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Info: Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Info: Parameter WIDTHAD_A set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Info: Parameter NUMWORDS_A set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:RAM_rtl_0 " "Info: Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:RAM_rtl_0 " "Info: Instantiated megafunction \"RAM:RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Info: Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5641.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5641 " "Info: Found entity 1: altsyncram_5641" {  } { { "db/altsyncram_5641.tdf" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/db/altsyncram_5641.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "501 " "Info: Implemented 501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Info: Implemented 449 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 18:43:43 2014 " "Info: Processing ended: Sat Feb 15 18:43:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 18:43:44 2014 " "Info: Processing started: Sat Feb 15 18:43:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DataPath EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"DataPath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 1083 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 1084 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Critical Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Info: Pin Cout not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Cout } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 19 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 76 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Info: Pin Z not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Z } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 20 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 77 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[10\] " "Info: Pin Control_Word\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 52 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[11\] " "Info: Pin Control_Word\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 53 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[12\] " "Info: Pin Control_Word\[12\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[12] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 54 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[3\] " "Info: Pin Control_Word\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 45 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[4\] " "Info: Pin Control_Word\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 46 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[14\] " "Info: Pin Const\[14\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[14] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 72 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[7\] " "Info: Pin Control_Word\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 49 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[8\] " "Info: Pin Control_Word\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 50 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[9\] " "Info: Pin Control_Word\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 51 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[6\] " "Info: Pin Control_Word\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 48 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[13\] " "Info: Pin Const\[13\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[13] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 71 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[11\] " "Info: Pin Const\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 69 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[10\] " "Info: Pin Const\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 68 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[8\] " "Info: Pin Const\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 66 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[7\] " "Info: Pin Const\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 65 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[5\] " "Info: Pin Const\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 63 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[4\] " "Info: Pin Const\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 62 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[2\] " "Info: Pin Const\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 60 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[1\] " "Info: Pin Const\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 59 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[2\] " "Info: Pin Control_Word\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 44 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[0\] " "Info: Pin Const\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 58 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[3\] " "Info: Pin Const\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 61 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[6\] " "Info: Pin Const\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 64 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[9\] " "Info: Pin Const\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 67 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[12\] " "Info: Pin Const\[12\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[12] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 70 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[15\] " "Info: Pin Const\[15\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[15] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[5\] " "Info: Pin Control_Word\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 47 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[1\] " "Info: Pin Control_Word\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 43 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Clock } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 75 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Reset } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 74 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[13\] " "Info: Pin Control_Word\[13\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[13] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 55 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[14\] " "Info: Pin Control_Word\[14\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[14] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 56 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[15\] " "Info: Pin Control_Word\[15\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[15] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 57 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[0\] " "Info: Pin Control_Word\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 42 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataPath.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clock Global clock in PIN 10 " "Info: Automatically promoted signal \"Clock\" to use Global clock in PIN 10" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Reset Global clock in PIN 66 " "Info: Automatically promoted signal \"Reset\" to use Global clock in PIN 66" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 32 2 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 32 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 16 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X13_Y14 " "Info: Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 18:43:48 2014 " "Info: Processing ended: Sat Feb 15 18:43:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 18:43:49 2014 " "Info: Processing started: Sat Feb 15 18:43:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DataPath -c DataPath " "Info: Command: quartus_sta DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 18:43:49 2014 " "Info: Processing started: Sat Feb 15 18:43:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataPath.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "Info: create_clock -period 1.000 -name Clock Clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.894 " "Info: Worst-case setup slack is -13.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.894     -2157.259 Clock  " "Info:   -13.894     -2157.259 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.390 " "Info: Worst-case hold slack is 2.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.390         0.000 Clock  " "Info:     2.390         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.583 " "Info: Worst-case minimum pulse width slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583      -676.399 Clock  " "Info:    -1.583      -676.399 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 18:43:50 2014 " "Info: Processing ended: Sat Feb 15 18:43:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 18:43:50 2014 " "Info: Processing ended: Sat Feb 15 18:43:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 18:46:12 2014 " "Info: Processing started: Sat Feb 15 18:46:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp DataPath -c DataPath --netlist_type=sgate " "Info: Command: quartus_rpp DataPath -c DataPath --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 18:46:12 2014 " "Info: Processing ended: Sat Feb 15 18:46:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
