

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_138_7_VITIS_LOOP_139_8'
================================================================
* Date:           Tue Feb  3 00:27:43 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16388|    16388|  0.164 ms|  0.164 ms|  16387|  16387|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_7_VITIS_LOOP_139_8  |    16386|    16386|        19|         16|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 16, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:139]   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:138]   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln138_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln138"   --->   Operation 25 'read' 'sext_ln138_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln138_cast = sext i62 %sext_ln138_read"   --->   Operation 26 'sext' 'sext_ln138_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln138 = store i9 0, i9 %i" [top.cpp:138]   --->   Operation 29 'store' 'store_ln138' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln139 = store i7 0, i7 %j" [top.cpp:139]   --->   Operation 30 'store' 'store_ln139' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %land.end49.i.i.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [top.cpp:138]   --->   Operation 32 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.94ns)   --->   "%icmp_ln138 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [top.cpp:138]   --->   Operation 34 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.94ns)   --->   "%add_ln138_1 = add i11 %indvar_flatten6_load, i11 1" [top.cpp:138]   --->   Operation 35 'add' 'add_ln138_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc93, void %for.end95.exitStub" [top.cpp:138]   --->   Operation 36 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i7 %j"   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:138]   --->   Operation 38 'load' 'i_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = trunc i7 %j_load"   --->   Operation 39 'trunc' 'empty' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln138_cast" [top.cpp:138]   --->   Operation 40 'getelementptr' 'C_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.92ns)   --->   "%add_ln138 = add i9 %i_load, i9 1" [top.cpp:138]   --->   Operation 41 'add' 'add_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:139]   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.44ns)   --->   "%select_ln138 = select i1 %tmp, i6 0, i6 %empty" [top.cpp:138]   --->   Operation 43 'select' 'select_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i6 %select_ln138" [top.cpp:138]   --->   Operation 44 'zext' 'zext_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.45ns)   --->   "%select_ln138_1 = select i1 %tmp, i9 %add_ln138, i9 %i_load" [top.cpp:138]   --->   Operation 45 'select' 'select_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i9 %select_ln138_1" [top.cpp:140]   --->   Operation 46 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln138, i32 4, i32 5" [top.cpp:139]   --->   Operation 47 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i2 %lshr_ln2" [top.cpp:139]   --->   Operation 48 'zext' 'zext_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln140, i2 %lshr_ln2" [top.cpp:143]   --->   Operation 49 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln143_32 = zext i10 %tmp_6" [top.cpp:143]   --->   Operation 50 'zext' 'zext_ln143_32' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_local_addr = getelementptr i24 %tmp_local, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 51 'getelementptr' 'tmp_local_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_local_1_addr = getelementptr i24 %tmp_local_1, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 52 'getelementptr' 'tmp_local_1_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_local_2_addr = getelementptr i24 %tmp_local_2, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 53 'getelementptr' 'tmp_local_2_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_local_3_addr = getelementptr i24 %tmp_local_3, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 54 'getelementptr' 'tmp_local_3_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_local_4_addr = getelementptr i24 %tmp_local_4, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 55 'getelementptr' 'tmp_local_4_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_local_5_addr = getelementptr i24 %tmp_local_5, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 56 'getelementptr' 'tmp_local_5_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_local_6_addr = getelementptr i24 %tmp_local_6, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 57 'getelementptr' 'tmp_local_6_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_local_7_addr = getelementptr i24 %tmp_local_7, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 58 'getelementptr' 'tmp_local_7_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_local_8_addr = getelementptr i24 %tmp_local_8, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 59 'getelementptr' 'tmp_local_8_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_local_9_addr = getelementptr i24 %tmp_local_9, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 60 'getelementptr' 'tmp_local_9_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_local_10_addr = getelementptr i24 %tmp_local_10, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 61 'getelementptr' 'tmp_local_10_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_local_11_addr = getelementptr i24 %tmp_local_11, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 62 'getelementptr' 'tmp_local_11_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_local_12_addr = getelementptr i24 %tmp_local_12, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 63 'getelementptr' 'tmp_local_12_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_local_13_addr = getelementptr i24 %tmp_local_13, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 64 'getelementptr' 'tmp_local_13_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_local_14_addr = getelementptr i24 %tmp_local_14, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 65 'getelementptr' 'tmp_local_14_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_local_15_addr = getelementptr i24 %tmp_local_15, i64 0, i64 %zext_ln143_32" [top.cpp:143]   --->   Operation 66 'getelementptr' 'tmp_local_15_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 67 'getelementptr' 'col_sums_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.79ns)   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:142]   --->   Operation 68 'load' 'col_sums_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%tmp_local_load = load i10 %tmp_local_addr" [top.cpp:143]   --->   Operation 69 'load' 'tmp_local_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 70 'getelementptr' 'col_sums_1_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:142]   --->   Operation 71 'load' 'col_sums_1_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%tmp_local_1_load = load i10 %tmp_local_1_addr" [top.cpp:143]   --->   Operation 72 'load' 'tmp_local_1_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 73 'getelementptr' 'col_sums_2_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:142]   --->   Operation 74 'load' 'col_sums_2_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%tmp_local_2_load = load i10 %tmp_local_2_addr" [top.cpp:143]   --->   Operation 75 'load' 'tmp_local_2_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 76 'getelementptr' 'col_sums_3_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:142]   --->   Operation 77 'load' 'col_sums_3_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 78 [2/2] (1.35ns)   --->   "%tmp_local_3_load = load i10 %tmp_local_3_addr" [top.cpp:143]   --->   Operation 78 'load' 'tmp_local_3_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 79 'getelementptr' 'col_sums_4_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:142]   --->   Operation 80 'load' 'col_sums_4_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 81 [2/2] (1.35ns)   --->   "%tmp_local_4_load = load i10 %tmp_local_4_addr" [top.cpp:143]   --->   Operation 81 'load' 'tmp_local_4_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 82 'getelementptr' 'col_sums_5_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:142]   --->   Operation 83 'load' 'col_sums_5_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%tmp_local_5_load = load i10 %tmp_local_5_addr" [top.cpp:143]   --->   Operation 84 'load' 'tmp_local_5_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 85 'getelementptr' 'col_sums_6_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:142]   --->   Operation 86 'load' 'col_sums_6_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%tmp_local_6_load = load i10 %tmp_local_6_addr" [top.cpp:143]   --->   Operation 87 'load' 'tmp_local_6_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 88 'getelementptr' 'col_sums_7_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:142]   --->   Operation 89 'load' 'col_sums_7_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%tmp_local_7_load = load i10 %tmp_local_7_addr" [top.cpp:143]   --->   Operation 90 'load' 'tmp_local_7_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 91 'getelementptr' 'col_sums_8_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:142]   --->   Operation 92 'load' 'col_sums_8_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 93 [2/2] (1.35ns)   --->   "%tmp_local_8_load = load i10 %tmp_local_8_addr" [top.cpp:143]   --->   Operation 93 'load' 'tmp_local_8_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 94 'getelementptr' 'col_sums_9_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:142]   --->   Operation 95 'load' 'col_sums_9_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 96 [2/2] (1.35ns)   --->   "%tmp_local_9_load = load i10 %tmp_local_9_addr" [top.cpp:143]   --->   Operation 96 'load' 'tmp_local_9_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 97 'getelementptr' 'col_sums_10_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:142]   --->   Operation 98 'load' 'col_sums_10_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 99 [2/2] (1.35ns)   --->   "%tmp_local_10_load = load i10 %tmp_local_10_addr" [top.cpp:143]   --->   Operation 99 'load' 'tmp_local_10_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 100 'getelementptr' 'col_sums_11_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:142]   --->   Operation 101 'load' 'col_sums_11_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 102 [2/2] (1.35ns)   --->   "%tmp_local_11_load = load i10 %tmp_local_11_addr" [top.cpp:143]   --->   Operation 102 'load' 'tmp_local_11_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 103 'getelementptr' 'col_sums_12_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:142]   --->   Operation 104 'load' 'col_sums_12_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 105 [2/2] (1.35ns)   --->   "%tmp_local_12_load = load i10 %tmp_local_12_addr" [top.cpp:143]   --->   Operation 105 'load' 'tmp_local_12_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 106 'getelementptr' 'col_sums_13_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:142]   --->   Operation 107 'load' 'col_sums_13_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 108 [2/2] (1.35ns)   --->   "%tmp_local_13_load = load i10 %tmp_local_13_addr" [top.cpp:143]   --->   Operation 108 'load' 'tmp_local_13_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 109 'getelementptr' 'col_sums_14_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:142]   --->   Operation 110 'load' 'col_sums_14_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 111 [2/2] (1.35ns)   --->   "%tmp_local_14_load = load i10 %tmp_local_14_addr" [top.cpp:143]   --->   Operation 111 'load' 'tmp_local_14_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln139" [top.cpp:142]   --->   Operation 112 'getelementptr' 'col_sums_15_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:142]   --->   Operation 113 'load' 'col_sums_15_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 114 [2/2] (1.35ns)   --->   "%tmp_local_15_load = load i10 %tmp_local_15_addr" [top.cpp:143]   --->   Operation 114 'load' 'tmp_local_15_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 115 [1/1] (0.88ns)   --->   "%add_ln139 = add i7 %zext_ln138, i7 16" [top.cpp:139]   --->   Operation 115 'add' 'add_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.48ns)   --->   "%store_ln138 = store i11 %add_ln138_1, i11 %indvar_flatten6" [top.cpp:138]   --->   Operation 116 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.48>
ST_1 : Operation 117 [1/1] (0.48ns)   --->   "%store_ln138 = store i9 %select_ln138_1, i9 %i" [top.cpp:138]   --->   Operation 117 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.48>
ST_1 : Operation 118 [1/1] (0.48ns)   --->   "%store_ln139 = store i7 %add_ln139, i7 %j" [top.cpp:139]   --->   Operation 118 'store' 'store_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.84>
ST_2 : Operation 119 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:142]   --->   Operation 119 'load' 'col_sums_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_load, i14 0" [top.cpp:142]   --->   Operation 120 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_load, i32 23" [top.cpp:142]   --->   Operation 121 'bitselect' 'tmp_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.22ns)   --->   "%sub_ln142 = sub i38 0, i38 %shl_ln" [top.cpp:142]   --->   Operation 122 'sub' 'sub_ln142' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142, i32 22, i32 37" [top.cpp:142]   --->   Operation 123 'partselect' 'tmp_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i16 %tmp_7" [top.cpp:142]   --->   Operation 124 'zext' 'zext_ln142' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.01ns)   --->   "%sub_ln142_1 = sub i17 0, i17 %zext_ln142" [top.cpp:142]   --->   Operation 125 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 126 'partselect' 'tmp_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i16 %tmp_s" [top.cpp:142]   --->   Operation 127 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_1, i17 %sub_ln142_1, i17 %zext_ln142_1" [top.cpp:142]   --->   Operation 128 'select' 'scale' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_load = load i10 %tmp_local_addr" [top.cpp:143]   --->   Operation 129 'load' 'tmp_local_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i24 %tmp_local_load" [top.cpp:143]   --->   Operation 130 'sext' 'sext_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln143_1 = sext i17 %scale" [top.cpp:143]   --->   Operation 131 'sext' 'sext_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (3.38ns)   --->   "%mul_ln143 = mul i41 %sext_ln143_1, i41 %sext_ln143" [top.cpp:143]   --->   Operation 132 'mul' 'mul_ln143' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143, i32 14, i32 37" [top.cpp:143]   --->   Operation 133 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143, i32 39, i32 40" [top.cpp:143]   --->   Operation 134 'partselect' 'tmp_9' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143, i32 38, i32 40" [top.cpp:143]   --->   Operation 135 'partselect' 'tmp_10' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 136 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:142]   --->   Operation 136 'load' 'col_sums_1_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln142_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_1_load, i14 0" [top.cpp:142]   --->   Operation 137 'bitconcatenate' 'shl_ln142_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_1_load, i32 23" [top.cpp:142]   --->   Operation 138 'bitselect' 'tmp_11' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.22ns)   --->   "%sub_ln142_2 = sub i38 0, i38 %shl_ln142_1" [top.cpp:142]   --->   Operation 139 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_2, i32 22, i32 37" [top.cpp:142]   --->   Operation 140 'partselect' 'tmp_12' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i16 %tmp_12" [top.cpp:142]   --->   Operation 141 'zext' 'zext_ln142_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.01ns)   --->   "%sub_ln142_3 = sub i17 0, i17 %zext_ln142_2" [top.cpp:142]   --->   Operation 142 'sub' 'sub_ln142_3' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_1_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 143 'partselect' 'tmp_13' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln142_3 = zext i16 %tmp_13" [top.cpp:142]   --->   Operation 144 'zext' 'zext_ln142_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.42ns)   --->   "%scale_1 = select i1 %tmp_11, i17 %sub_ln142_3, i17 %zext_ln142_3" [top.cpp:142]   --->   Operation 145 'select' 'scale_1' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_1_load = load i10 %tmp_local_1_addr" [top.cpp:143]   --->   Operation 146 'load' 'tmp_local_1_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 147 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:142]   --->   Operation 147 'load' 'col_sums_2_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln142_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_2_load, i14 0" [top.cpp:142]   --->   Operation 148 'bitconcatenate' 'shl_ln142_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_2_load, i32 23" [top.cpp:142]   --->   Operation 149 'bitselect' 'tmp_21' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.22ns)   --->   "%sub_ln142_4 = sub i38 0, i38 %shl_ln142_2" [top.cpp:142]   --->   Operation 150 'sub' 'sub_ln142_4' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_4, i32 22, i32 37" [top.cpp:142]   --->   Operation 151 'partselect' 'tmp_22' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln142_4 = zext i16 %tmp_22" [top.cpp:142]   --->   Operation 152 'zext' 'zext_ln142_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.01ns)   --->   "%sub_ln142_5 = sub i17 0, i17 %zext_ln142_4" [top.cpp:142]   --->   Operation 153 'sub' 'sub_ln142_5' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_2_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 154 'partselect' 'tmp_23' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln142_5 = zext i16 %tmp_23" [top.cpp:142]   --->   Operation 155 'zext' 'zext_ln142_5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.42ns)   --->   "%scale_2 = select i1 %tmp_21, i17 %sub_ln142_5, i17 %zext_ln142_5" [top.cpp:142]   --->   Operation 156 'select' 'scale_2' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_2_load = load i10 %tmp_local_2_addr" [top.cpp:143]   --->   Operation 157 'load' 'tmp_local_2_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 158 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:142]   --->   Operation 158 'load' 'col_sums_3_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln142_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_3_load, i14 0" [top.cpp:142]   --->   Operation 159 'bitconcatenate' 'shl_ln142_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_3_load, i32 23" [top.cpp:142]   --->   Operation 160 'bitselect' 'tmp_31' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.22ns)   --->   "%sub_ln142_6 = sub i38 0, i38 %shl_ln142_3" [top.cpp:142]   --->   Operation 161 'sub' 'sub_ln142_6' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_6, i32 22, i32 37" [top.cpp:142]   --->   Operation 162 'partselect' 'tmp_32' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln142_6 = zext i16 %tmp_32" [top.cpp:142]   --->   Operation 163 'zext' 'zext_ln142_6' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.01ns)   --->   "%sub_ln142_7 = sub i17 0, i17 %zext_ln142_6" [top.cpp:142]   --->   Operation 164 'sub' 'sub_ln142_7' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_3_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 165 'partselect' 'tmp_33' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln142_7 = zext i16 %tmp_33" [top.cpp:142]   --->   Operation 166 'zext' 'zext_ln142_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.42ns)   --->   "%scale_3 = select i1 %tmp_31, i17 %sub_ln142_7, i17 %zext_ln142_7" [top.cpp:142]   --->   Operation 167 'select' 'scale_3' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_3_load = load i10 %tmp_local_3_addr" [top.cpp:143]   --->   Operation 168 'load' 'tmp_local_3_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 169 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:142]   --->   Operation 169 'load' 'col_sums_4_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln142_4 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_4_load, i14 0" [top.cpp:142]   --->   Operation 170 'bitconcatenate' 'shl_ln142_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_4_load, i32 23" [top.cpp:142]   --->   Operation 171 'bitselect' 'tmp_41' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.22ns)   --->   "%sub_ln142_8 = sub i38 0, i38 %shl_ln142_4" [top.cpp:142]   --->   Operation 172 'sub' 'sub_ln142_8' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_8, i32 22, i32 37" [top.cpp:142]   --->   Operation 173 'partselect' 'tmp_42' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln142_8 = zext i16 %tmp_42" [top.cpp:142]   --->   Operation 174 'zext' 'zext_ln142_8' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.01ns)   --->   "%sub_ln142_9 = sub i17 0, i17 %zext_ln142_8" [top.cpp:142]   --->   Operation 175 'sub' 'sub_ln142_9' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_4_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 176 'partselect' 'tmp_43' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln142_9 = zext i16 %tmp_43" [top.cpp:142]   --->   Operation 177 'zext' 'zext_ln142_9' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.42ns)   --->   "%scale_4 = select i1 %tmp_41, i17 %sub_ln142_9, i17 %zext_ln142_9" [top.cpp:142]   --->   Operation 178 'select' 'scale_4' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_4_load = load i10 %tmp_local_4_addr" [top.cpp:143]   --->   Operation 179 'load' 'tmp_local_4_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 180 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:142]   --->   Operation 180 'load' 'col_sums_5_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln142_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_5_load, i14 0" [top.cpp:142]   --->   Operation 181 'bitconcatenate' 'shl_ln142_5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_5_load, i32 23" [top.cpp:142]   --->   Operation 182 'bitselect' 'tmp_53' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (1.22ns)   --->   "%sub_ln142_10 = sub i38 0, i38 %shl_ln142_5" [top.cpp:142]   --->   Operation 183 'sub' 'sub_ln142_10' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_10, i32 22, i32 37" [top.cpp:142]   --->   Operation 184 'partselect' 'tmp_51' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln142_10 = zext i16 %tmp_51" [top.cpp:142]   --->   Operation 185 'zext' 'zext_ln142_10' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.01ns)   --->   "%sub_ln142_11 = sub i17 0, i17 %zext_ln142_10" [top.cpp:142]   --->   Operation 186 'sub' 'sub_ln142_11' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_5_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 187 'partselect' 'tmp_52' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln142_11 = zext i16 %tmp_52" [top.cpp:142]   --->   Operation 188 'zext' 'zext_ln142_11' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.42ns)   --->   "%scale_5 = select i1 %tmp_53, i17 %sub_ln142_11, i17 %zext_ln142_11" [top.cpp:142]   --->   Operation 189 'select' 'scale_5' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_5_load = load i10 %tmp_local_5_addr" [top.cpp:143]   --->   Operation 190 'load' 'tmp_local_5_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 191 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:142]   --->   Operation 191 'load' 'col_sums_6_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln142_6 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_6_load, i14 0" [top.cpp:142]   --->   Operation 192 'bitconcatenate' 'shl_ln142_6' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_6_load, i32 23" [top.cpp:142]   --->   Operation 193 'bitselect' 'tmp_63' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.22ns)   --->   "%sub_ln142_12 = sub i38 0, i38 %shl_ln142_6" [top.cpp:142]   --->   Operation 194 'sub' 'sub_ln142_12' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_12, i32 22, i32 37" [top.cpp:142]   --->   Operation 195 'partselect' 'tmp_60' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln142_12 = zext i16 %tmp_60" [top.cpp:142]   --->   Operation 196 'zext' 'zext_ln142_12' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (1.01ns)   --->   "%sub_ln142_13 = sub i17 0, i17 %zext_ln142_12" [top.cpp:142]   --->   Operation 197 'sub' 'sub_ln142_13' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_6_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 198 'partselect' 'tmp_61' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln142_13 = zext i16 %tmp_61" [top.cpp:142]   --->   Operation 199 'zext' 'zext_ln142_13' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.42ns)   --->   "%scale_6 = select i1 %tmp_63, i17 %sub_ln142_13, i17 %zext_ln142_13" [top.cpp:142]   --->   Operation 200 'select' 'scale_6' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_6_load = load i10 %tmp_local_6_addr" [top.cpp:143]   --->   Operation 201 'load' 'tmp_local_6_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 202 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:142]   --->   Operation 202 'load' 'col_sums_7_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln142_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_7_load, i14 0" [top.cpp:142]   --->   Operation 203 'bitconcatenate' 'shl_ln142_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_7_load, i32 23" [top.cpp:142]   --->   Operation 204 'bitselect' 'tmp_73' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.22ns)   --->   "%sub_ln142_14 = sub i38 0, i38 %shl_ln142_7" [top.cpp:142]   --->   Operation 205 'sub' 'sub_ln142_14' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_14, i32 22, i32 37" [top.cpp:142]   --->   Operation 206 'partselect' 'tmp_69' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln142_14 = zext i16 %tmp_69" [top.cpp:142]   --->   Operation 207 'zext' 'zext_ln142_14' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (1.01ns)   --->   "%sub_ln142_15 = sub i17 0, i17 %zext_ln142_14" [top.cpp:142]   --->   Operation 208 'sub' 'sub_ln142_15' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_7_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 209 'partselect' 'tmp_70' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln142_15 = zext i16 %tmp_70" [top.cpp:142]   --->   Operation 210 'zext' 'zext_ln142_15' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.42ns)   --->   "%scale_7 = select i1 %tmp_73, i17 %sub_ln142_15, i17 %zext_ln142_15" [top.cpp:142]   --->   Operation 211 'select' 'scale_7' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_7_load = load i10 %tmp_local_7_addr" [top.cpp:143]   --->   Operation 212 'load' 'tmp_local_7_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 213 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:142]   --->   Operation 213 'load' 'col_sums_8_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln142_8 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_8_load, i14 0" [top.cpp:142]   --->   Operation 214 'bitconcatenate' 'shl_ln142_8' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_8_load, i32 23" [top.cpp:142]   --->   Operation 215 'bitselect' 'tmp_83' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.22ns)   --->   "%sub_ln142_16 = sub i38 0, i38 %shl_ln142_8" [top.cpp:142]   --->   Operation 216 'sub' 'sub_ln142_16' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_16, i32 22, i32 37" [top.cpp:142]   --->   Operation 217 'partselect' 'tmp_78' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln142_16 = zext i16 %tmp_78" [top.cpp:142]   --->   Operation 218 'zext' 'zext_ln142_16' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (1.01ns)   --->   "%sub_ln142_17 = sub i17 0, i17 %zext_ln142_16" [top.cpp:142]   --->   Operation 219 'sub' 'sub_ln142_17' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_8_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 220 'partselect' 'tmp_79' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln142_17 = zext i16 %tmp_79" [top.cpp:142]   --->   Operation 221 'zext' 'zext_ln142_17' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.42ns)   --->   "%scale_8 = select i1 %tmp_83, i17 %sub_ln142_17, i17 %zext_ln142_17" [top.cpp:142]   --->   Operation 222 'select' 'scale_8' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_8_load = load i10 %tmp_local_8_addr" [top.cpp:143]   --->   Operation 223 'load' 'tmp_local_8_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 224 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:142]   --->   Operation 224 'load' 'col_sums_9_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln142_9 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_9_load, i14 0" [top.cpp:142]   --->   Operation 225 'bitconcatenate' 'shl_ln142_9' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_9_load, i32 23" [top.cpp:142]   --->   Operation 226 'bitselect' 'tmp_93' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (1.22ns)   --->   "%sub_ln142_18 = sub i38 0, i38 %shl_ln142_9" [top.cpp:142]   --->   Operation 227 'sub' 'sub_ln142_18' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_18, i32 22, i32 37" [top.cpp:142]   --->   Operation 228 'partselect' 'tmp_87' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln142_18 = zext i16 %tmp_87" [top.cpp:142]   --->   Operation 229 'zext' 'zext_ln142_18' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (1.01ns)   --->   "%sub_ln142_19 = sub i17 0, i17 %zext_ln142_18" [top.cpp:142]   --->   Operation 230 'sub' 'sub_ln142_19' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_9_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 231 'partselect' 'tmp_88' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln142_19 = zext i16 %tmp_88" [top.cpp:142]   --->   Operation 232 'zext' 'zext_ln142_19' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.42ns)   --->   "%scale_9 = select i1 %tmp_93, i17 %sub_ln142_19, i17 %zext_ln142_19" [top.cpp:142]   --->   Operation 233 'select' 'scale_9' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_9_load = load i10 %tmp_local_9_addr" [top.cpp:143]   --->   Operation 234 'load' 'tmp_local_9_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 235 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:142]   --->   Operation 235 'load' 'col_sums_10_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln142_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_10_load, i14 0" [top.cpp:142]   --->   Operation 236 'bitconcatenate' 'shl_ln142_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_10_load, i32 23" [top.cpp:142]   --->   Operation 237 'bitselect' 'tmp_103' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (1.22ns)   --->   "%sub_ln142_20 = sub i38 0, i38 %shl_ln142_s" [top.cpp:142]   --->   Operation 238 'sub' 'sub_ln142_20' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_20, i32 22, i32 37" [top.cpp:142]   --->   Operation 239 'partselect' 'tmp_96' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln142_20 = zext i16 %tmp_96" [top.cpp:142]   --->   Operation 240 'zext' 'zext_ln142_20' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (1.01ns)   --->   "%sub_ln142_21 = sub i17 0, i17 %zext_ln142_20" [top.cpp:142]   --->   Operation 241 'sub' 'sub_ln142_21' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_10_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 242 'partselect' 'tmp_97' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln142_21 = zext i16 %tmp_97" [top.cpp:142]   --->   Operation 243 'zext' 'zext_ln142_21' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.42ns)   --->   "%scale_10 = select i1 %tmp_103, i17 %sub_ln142_21, i17 %zext_ln142_21" [top.cpp:142]   --->   Operation 244 'select' 'scale_10' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 245 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_10_load = load i10 %tmp_local_10_addr" [top.cpp:143]   --->   Operation 245 'load' 'tmp_local_10_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 246 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:142]   --->   Operation 246 'load' 'col_sums_11_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln142_10 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_11_load, i14 0" [top.cpp:142]   --->   Operation 247 'bitconcatenate' 'shl_ln142_10' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_11_load, i32 23" [top.cpp:142]   --->   Operation 248 'bitselect' 'tmp_113' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (1.22ns)   --->   "%sub_ln142_22 = sub i38 0, i38 %shl_ln142_10" [top.cpp:142]   --->   Operation 249 'sub' 'sub_ln142_22' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_22, i32 22, i32 37" [top.cpp:142]   --->   Operation 250 'partselect' 'tmp_105' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln142_22 = zext i16 %tmp_105" [top.cpp:142]   --->   Operation 251 'zext' 'zext_ln142_22' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (1.01ns)   --->   "%sub_ln142_23 = sub i17 0, i17 %zext_ln142_22" [top.cpp:142]   --->   Operation 252 'sub' 'sub_ln142_23' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_11_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 253 'partselect' 'tmp_106' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln142_23 = zext i16 %tmp_106" [top.cpp:142]   --->   Operation 254 'zext' 'zext_ln142_23' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.42ns)   --->   "%scale_11 = select i1 %tmp_113, i17 %sub_ln142_23, i17 %zext_ln142_23" [top.cpp:142]   --->   Operation 255 'select' 'scale_11' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_11_load = load i10 %tmp_local_11_addr" [top.cpp:143]   --->   Operation 256 'load' 'tmp_local_11_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 257 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:142]   --->   Operation 257 'load' 'col_sums_12_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln142_11 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_12_load, i14 0" [top.cpp:142]   --->   Operation 258 'bitconcatenate' 'shl_ln142_11' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_12_load, i32 23" [top.cpp:142]   --->   Operation 259 'bitselect' 'tmp_125' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.22ns)   --->   "%sub_ln142_24 = sub i38 0, i38 %shl_ln142_11" [top.cpp:142]   --->   Operation 260 'sub' 'sub_ln142_24' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_24, i32 22, i32 37" [top.cpp:142]   --->   Operation 261 'partselect' 'tmp_114' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln142_24 = zext i16 %tmp_114" [top.cpp:142]   --->   Operation 262 'zext' 'zext_ln142_24' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (1.01ns)   --->   "%sub_ln142_25 = sub i17 0, i17 %zext_ln142_24" [top.cpp:142]   --->   Operation 263 'sub' 'sub_ln142_25' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_12_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 264 'partselect' 'tmp_115' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln142_25 = zext i16 %tmp_115" [top.cpp:142]   --->   Operation 265 'zext' 'zext_ln142_25' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.42ns)   --->   "%scale_12 = select i1 %tmp_125, i17 %sub_ln142_25, i17 %zext_ln142_25" [top.cpp:142]   --->   Operation 266 'select' 'scale_12' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 267 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_12_load = load i10 %tmp_local_12_addr" [top.cpp:143]   --->   Operation 267 'load' 'tmp_local_12_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 268 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:142]   --->   Operation 268 'load' 'col_sums_13_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln142_12 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_13_load, i14 0" [top.cpp:142]   --->   Operation 269 'bitconcatenate' 'shl_ln142_12' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_13_load, i32 23" [top.cpp:142]   --->   Operation 270 'bitselect' 'tmp_135' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (1.22ns)   --->   "%sub_ln142_26 = sub i38 0, i38 %shl_ln142_12" [top.cpp:142]   --->   Operation 271 'sub' 'sub_ln142_26' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_26, i32 22, i32 37" [top.cpp:142]   --->   Operation 272 'partselect' 'tmp_123' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln142_26 = zext i16 %tmp_123" [top.cpp:142]   --->   Operation 273 'zext' 'zext_ln142_26' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (1.01ns)   --->   "%sub_ln142_27 = sub i17 0, i17 %zext_ln142_26" [top.cpp:142]   --->   Operation 274 'sub' 'sub_ln142_27' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_13_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 275 'partselect' 'tmp_124' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln142_27 = zext i16 %tmp_124" [top.cpp:142]   --->   Operation 276 'zext' 'zext_ln142_27' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.42ns)   --->   "%scale_13 = select i1 %tmp_135, i17 %sub_ln142_27, i17 %zext_ln142_27" [top.cpp:142]   --->   Operation 277 'select' 'scale_13' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_13_load = load i10 %tmp_local_13_addr" [top.cpp:143]   --->   Operation 278 'load' 'tmp_local_13_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 279 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:142]   --->   Operation 279 'load' 'col_sums_14_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln142_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_14_load, i14 0" [top.cpp:142]   --->   Operation 280 'bitconcatenate' 'shl_ln142_13' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_14_load, i32 23" [top.cpp:142]   --->   Operation 281 'bitselect' 'tmp_145' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (1.22ns)   --->   "%sub_ln142_28 = sub i38 0, i38 %shl_ln142_13" [top.cpp:142]   --->   Operation 282 'sub' 'sub_ln142_28' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_28, i32 22, i32 37" [top.cpp:142]   --->   Operation 283 'partselect' 'tmp_132' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln142_28 = zext i16 %tmp_132" [top.cpp:142]   --->   Operation 284 'zext' 'zext_ln142_28' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (1.01ns)   --->   "%sub_ln142_29 = sub i17 0, i17 %zext_ln142_28" [top.cpp:142]   --->   Operation 285 'sub' 'sub_ln142_29' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_14_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 286 'partselect' 'tmp_133' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln142_29 = zext i16 %tmp_133" [top.cpp:142]   --->   Operation 287 'zext' 'zext_ln142_29' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.42ns)   --->   "%scale_14 = select i1 %tmp_145, i17 %sub_ln142_29, i17 %zext_ln142_29" [top.cpp:142]   --->   Operation 288 'select' 'scale_14' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_14_load = load i10 %tmp_local_14_addr" [top.cpp:143]   --->   Operation 289 'load' 'tmp_local_14_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 290 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:142]   --->   Operation 290 'load' 'col_sums_15_load' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln142_14 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sums_15_load, i14 0" [top.cpp:142]   --->   Operation 291 'bitconcatenate' 'shl_ln142_14' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sums_15_load, i32 23" [top.cpp:142]   --->   Operation 292 'bitselect' 'tmp_153' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.22ns)   --->   "%sub_ln142_30 = sub i38 0, i38 %shl_ln142_14" [top.cpp:142]   --->   Operation 293 'sub' 'sub_ln142_30' <Predicate = (!icmp_ln138)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln142_30, i32 22, i32 37" [top.cpp:142]   --->   Operation 294 'partselect' 'tmp_141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln142_30 = zext i16 %tmp_141" [top.cpp:142]   --->   Operation 295 'zext' 'zext_ln142_30' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (1.01ns)   --->   "%sub_ln142_31 = sub i17 0, i17 %zext_ln142_30" [top.cpp:142]   --->   Operation 296 'sub' 'sub_ln142_31' <Predicate = (!icmp_ln138)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sums_15_load, i32 8, i32 23" [top.cpp:142]   --->   Operation 297 'partselect' 'tmp_142' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln142_31 = zext i16 %tmp_142" [top.cpp:142]   --->   Operation 298 'zext' 'zext_ln142_31' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.42ns)   --->   "%scale_15 = select i1 %tmp_153, i17 %sub_ln142_31, i17 %zext_ln142_31" [top.cpp:142]   --->   Operation 299 'select' 'scale_15' <Predicate = (!icmp_ln138)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_15_load = load i10 %tmp_local_15_addr" [top.cpp:143]   --->   Operation 300 'load' 'tmp_local_15_load' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln143_2 = sext i41 %mul_ln143" [top.cpp:143]   --->   Operation 301 'sext' 'sext_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_2, i32 47" [top.cpp:143]   --->   Operation 302 'bitselect' 'tmp_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_2, i32 13" [top.cpp:143]   --->   Operation 303 'bitselect' 'tmp_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln143)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_2, i32 37" [top.cpp:143]   --->   Operation 304 'bitselect' 'tmp_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i1 %tmp_3" [top.cpp:143]   --->   Operation 305 'zext' 'zext_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (1.10ns)   --->   "%add_ln143 = add i24 %trunc_ln5, i24 %zext_ln143" [top.cpp:143]   --->   Operation 306 'add' 'add_ln143' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143, i32 23" [top.cpp:143]   --->   Operation 307 'bitselect' 'tmp_5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln143)   --->   "%xor_ln143 = xor i1 %tmp_5, i1 1" [top.cpp:143]   --->   Operation 308 'xor' 'xor_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143 = and i1 %tmp_4, i1 %xor_ln143" [top.cpp:143]   --->   Operation 309 'and' 'and_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_4)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_2, i32 38" [top.cpp:143]   --->   Operation 310 'bitselect' 'tmp_8' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.62ns)   --->   "%icmp_ln143 = icmp_eq  i2 %tmp_9, i2 3" [top.cpp:143]   --->   Operation 311 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.74ns)   --->   "%icmp_ln143_1 = icmp_eq  i3 %tmp_10, i3 7" [top.cpp:143]   --->   Operation 312 'icmp' 'icmp_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.74ns)   --->   "%icmp_ln143_2 = icmp_eq  i3 %tmp_10, i3 0" [top.cpp:143]   --->   Operation 313 'icmp' 'icmp_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_3)   --->   "%select_ln143 = select i1 %and_ln143, i1 %icmp_ln143_1, i1 %icmp_ln143_2" [top.cpp:143]   --->   Operation 314 'select' 'select_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_4)   --->   "%xor_ln143_1 = xor i1 %tmp_8, i1 1" [top.cpp:143]   --->   Operation 315 'xor' 'xor_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_4)   --->   "%and_ln143_1 = and i1 %icmp_ln143, i1 %xor_ln143_1" [top.cpp:143]   --->   Operation 316 'and' 'and_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_4)   --->   "%select_ln143_1 = select i1 %and_ln143, i1 %and_ln143_1, i1 %icmp_ln143_1" [top.cpp:143]   --->   Operation 317 'select' 'select_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_1)   --->   "%and_ln143_2 = and i1 %and_ln143, i1 %icmp_ln143_1" [top.cpp:143]   --->   Operation 318 'and' 'and_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_3)   --->   "%xor_ln143_2 = xor i1 %select_ln143, i1 1" [top.cpp:143]   --->   Operation 319 'xor' 'xor_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_3)   --->   "%or_ln143 = or i1 %tmp_5, i1 %xor_ln143_2" [top.cpp:143]   --->   Operation 320 'or' 'or_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_3)   --->   "%xor_ln143_3 = xor i1 %tmp_2, i1 1" [top.cpp:143]   --->   Operation 321 'xor' 'xor_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_3 = and i1 %or_ln143, i1 %xor_ln143_3" [top.cpp:143]   --->   Operation 322 'and' 'and_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_4 = and i1 %tmp_5, i1 %select_ln143_1" [top.cpp:143]   --->   Operation 323 'and' 'and_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_1)   --->   "%or_ln143_32 = or i1 %and_ln143_2, i1 %and_ln143_4" [top.cpp:143]   --->   Operation 324 'or' 'or_ln143_32' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_1)   --->   "%xor_ln143_4 = xor i1 %or_ln143_32, i1 1" [top.cpp:143]   --->   Operation 325 'xor' 'xor_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_1)   --->   "%and_ln143_5 = and i1 %tmp_2, i1 %xor_ln143_4" [top.cpp:143]   --->   Operation 326 'and' 'and_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_3)   --->   "%select_ln143_2 = select i1 %and_ln143_3, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 327 'select' 'select_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_1 = or i1 %and_ln143_3, i1 %and_ln143_5" [top.cpp:143]   --->   Operation 328 'or' 'or_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_3 = select i1 %or_ln143_1, i24 %select_ln143_2, i24 %add_ln143" [top.cpp:143]   --->   Operation 329 'select' 'select_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln143_3 = sext i24 %tmp_local_1_load" [top.cpp:143]   --->   Operation 330 'sext' 'sext_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln143_4 = sext i17 %scale_1" [top.cpp:143]   --->   Operation 331 'sext' 'sext_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (3.38ns)   --->   "%mul_ln143_1 = mul i41 %sext_ln143_4, i41 %sext_ln143_3" [top.cpp:143]   --->   Operation 332 'mul' 'mul_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln143_5 = sext i41 %mul_ln143_1" [top.cpp:143]   --->   Operation 333 'sext' 'sext_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_5, i32 47" [top.cpp:143]   --->   Operation 334 'bitselect' 'tmp_14' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_1, i32 14, i32 37" [top.cpp:143]   --->   Operation 335 'partselect' 'trunc_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_5, i32 13" [top.cpp:143]   --->   Operation 336 'bitselect' 'tmp_15' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_6)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_5, i32 37" [top.cpp:143]   --->   Operation 337 'bitselect' 'tmp_16' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i1 %tmp_15" [top.cpp:143]   --->   Operation 338 'zext' 'zext_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (1.10ns)   --->   "%add_ln143_1 = add i24 %trunc_ln143_1, i24 %zext_ln143_2" [top.cpp:143]   --->   Operation 339 'add' 'add_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_1, i32 23" [top.cpp:143]   --->   Operation 340 'bitselect' 'tmp_17' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_6)   --->   "%xor_ln143_5 = xor i1 %tmp_17, i1 1" [top.cpp:143]   --->   Operation 341 'xor' 'xor_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_6 = and i1 %tmp_16, i1 %xor_ln143_5" [top.cpp:143]   --->   Operation 342 'and' 'and_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_10)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_5, i32 38" [top.cpp:143]   --->   Operation 343 'bitselect' 'tmp_18' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_1, i32 39, i32 40" [top.cpp:143]   --->   Operation 344 'partselect' 'tmp_19' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.62ns)   --->   "%icmp_ln143_3 = icmp_eq  i2 %tmp_19, i2 3" [top.cpp:143]   --->   Operation 345 'icmp' 'icmp_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_1, i32 38, i32 40" [top.cpp:143]   --->   Operation 346 'partselect' 'tmp_20' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.74ns)   --->   "%icmp_ln143_4 = icmp_eq  i3 %tmp_20, i3 7" [top.cpp:143]   --->   Operation 347 'icmp' 'icmp_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.74ns)   --->   "%icmp_ln143_5 = icmp_eq  i3 %tmp_20, i3 0" [top.cpp:143]   --->   Operation 348 'icmp' 'icmp_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_9)   --->   "%select_ln143_4 = select i1 %and_ln143_6, i1 %icmp_ln143_4, i1 %icmp_ln143_5" [top.cpp:143]   --->   Operation 349 'select' 'select_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_10)   --->   "%xor_ln143_6 = xor i1 %tmp_18, i1 1" [top.cpp:143]   --->   Operation 350 'xor' 'xor_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_10)   --->   "%and_ln143_7 = and i1 %icmp_ln143_3, i1 %xor_ln143_6" [top.cpp:143]   --->   Operation 351 'and' 'and_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_10)   --->   "%select_ln143_5 = select i1 %and_ln143_6, i1 %and_ln143_7, i1 %icmp_ln143_4" [top.cpp:143]   --->   Operation 352 'select' 'select_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_3)   --->   "%and_ln143_8 = and i1 %and_ln143_6, i1 %icmp_ln143_4" [top.cpp:143]   --->   Operation 353 'and' 'and_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_9)   --->   "%xor_ln143_7 = xor i1 %select_ln143_4, i1 1" [top.cpp:143]   --->   Operation 354 'xor' 'xor_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_9)   --->   "%or_ln143_2 = or i1 %tmp_17, i1 %xor_ln143_7" [top.cpp:143]   --->   Operation 355 'or' 'or_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_9)   --->   "%xor_ln143_8 = xor i1 %tmp_14, i1 1" [top.cpp:143]   --->   Operation 356 'xor' 'xor_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_9 = and i1 %or_ln143_2, i1 %xor_ln143_8" [top.cpp:143]   --->   Operation 357 'and' 'and_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_10 = and i1 %tmp_17, i1 %select_ln143_5" [top.cpp:143]   --->   Operation 358 'and' 'and_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_3)   --->   "%or_ln143_33 = or i1 %and_ln143_8, i1 %and_ln143_10" [top.cpp:143]   --->   Operation 359 'or' 'or_ln143_33' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_3)   --->   "%xor_ln143_9 = xor i1 %or_ln143_33, i1 1" [top.cpp:143]   --->   Operation 360 'xor' 'xor_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_3)   --->   "%and_ln143_11 = and i1 %tmp_14, i1 %xor_ln143_9" [top.cpp:143]   --->   Operation 361 'and' 'and_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_7)   --->   "%select_ln143_6 = select i1 %and_ln143_9, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 362 'select' 'select_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_3 = or i1 %and_ln143_9, i1 %and_ln143_11" [top.cpp:143]   --->   Operation 363 'or' 'or_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_7 = select i1 %or_ln143_3, i24 %select_ln143_6, i24 %add_ln143_1" [top.cpp:143]   --->   Operation 364 'select' 'select_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 891 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 891 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i24 %select_ln143_3" [top.cpp:143]   --->   Operation 365 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln143_6 = sext i24 %tmp_local_2_load" [top.cpp:143]   --->   Operation 366 'sext' 'sext_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln143_7 = sext i17 %scale_2" [top.cpp:143]   --->   Operation 367 'sext' 'sext_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (3.38ns)   --->   "%mul_ln143_2 = mul i41 %sext_ln143_7, i41 %sext_ln143_6" [top.cpp:143]   --->   Operation 368 'mul' 'mul_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln143_8 = sext i41 %mul_ln143_2" [top.cpp:143]   --->   Operation 369 'sext' 'sext_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_8, i32 47" [top.cpp:143]   --->   Operation 370 'bitselect' 'tmp_24' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_2, i32 14, i32 37" [top.cpp:143]   --->   Operation 371 'partselect' 'trunc_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_8, i32 13" [top.cpp:143]   --->   Operation 372 'bitselect' 'tmp_25' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_12)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_8, i32 37" [top.cpp:143]   --->   Operation 373 'bitselect' 'tmp_26' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln143_4 = zext i1 %tmp_25" [top.cpp:143]   --->   Operation 374 'zext' 'zext_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (1.10ns)   --->   "%add_ln143_2 = add i24 %trunc_ln143_2, i24 %zext_ln143_4" [top.cpp:143]   --->   Operation 375 'add' 'add_ln143_2' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_2, i32 23" [top.cpp:143]   --->   Operation 376 'bitselect' 'tmp_27' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_12)   --->   "%xor_ln143_10 = xor i1 %tmp_27, i1 1" [top.cpp:143]   --->   Operation 377 'xor' 'xor_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_12 = and i1 %tmp_26, i1 %xor_ln143_10" [top.cpp:143]   --->   Operation 378 'and' 'and_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_16)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_8, i32 38" [top.cpp:143]   --->   Operation 379 'bitselect' 'tmp_28' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_2, i32 39, i32 40" [top.cpp:143]   --->   Operation 380 'partselect' 'tmp_29' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.62ns)   --->   "%icmp_ln143_6 = icmp_eq  i2 %tmp_29, i2 3" [top.cpp:143]   --->   Operation 381 'icmp' 'icmp_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_2, i32 38, i32 40" [top.cpp:143]   --->   Operation 382 'partselect' 'tmp_30' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.74ns)   --->   "%icmp_ln143_7 = icmp_eq  i3 %tmp_30, i3 7" [top.cpp:143]   --->   Operation 383 'icmp' 'icmp_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.74ns)   --->   "%icmp_ln143_8 = icmp_eq  i3 %tmp_30, i3 0" [top.cpp:143]   --->   Operation 384 'icmp' 'icmp_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_15)   --->   "%select_ln143_8 = select i1 %and_ln143_12, i1 %icmp_ln143_7, i1 %icmp_ln143_8" [top.cpp:143]   --->   Operation 385 'select' 'select_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_16)   --->   "%xor_ln143_11 = xor i1 %tmp_28, i1 1" [top.cpp:143]   --->   Operation 386 'xor' 'xor_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_16)   --->   "%and_ln143_13 = and i1 %icmp_ln143_6, i1 %xor_ln143_11" [top.cpp:143]   --->   Operation 387 'and' 'and_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_16)   --->   "%select_ln143_9 = select i1 %and_ln143_12, i1 %and_ln143_13, i1 %icmp_ln143_7" [top.cpp:143]   --->   Operation 388 'select' 'select_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_5)   --->   "%and_ln143_14 = and i1 %and_ln143_12, i1 %icmp_ln143_7" [top.cpp:143]   --->   Operation 389 'and' 'and_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_15)   --->   "%xor_ln143_12 = xor i1 %select_ln143_8, i1 1" [top.cpp:143]   --->   Operation 390 'xor' 'xor_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_15)   --->   "%or_ln143_4 = or i1 %tmp_27, i1 %xor_ln143_12" [top.cpp:143]   --->   Operation 391 'or' 'or_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_15)   --->   "%xor_ln143_13 = xor i1 %tmp_24, i1 1" [top.cpp:143]   --->   Operation 392 'xor' 'xor_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_15 = and i1 %or_ln143_4, i1 %xor_ln143_13" [top.cpp:143]   --->   Operation 393 'and' 'and_ln143_15' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_16 = and i1 %tmp_27, i1 %select_ln143_9" [top.cpp:143]   --->   Operation 394 'and' 'and_ln143_16' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_5)   --->   "%or_ln143_34 = or i1 %and_ln143_14, i1 %and_ln143_16" [top.cpp:143]   --->   Operation 395 'or' 'or_ln143_34' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_5)   --->   "%xor_ln143_14 = xor i1 %or_ln143_34, i1 1" [top.cpp:143]   --->   Operation 396 'xor' 'xor_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_5)   --->   "%and_ln143_17 = and i1 %tmp_24, i1 %xor_ln143_14" [top.cpp:143]   --->   Operation 397 'and' 'and_ln143_17' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_11)   --->   "%select_ln143_10 = select i1 %and_ln143_15, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 398 'select' 'select_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_5 = or i1 %and_ln143_15, i1 %and_ln143_17" [top.cpp:143]   --->   Operation 399 'or' 'or_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_11 = select i1 %or_ln143_5, i24 %select_ln143_10, i24 %add_ln143_2" [top.cpp:143]   --->   Operation 400 'select' 'select_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_1, i4 15" [top.cpp:139]   --->   Operation 401 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i24 %select_ln143_7" [top.cpp:143]   --->   Operation 402 'zext' 'zext_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln143_9 = sext i24 %tmp_local_3_load" [top.cpp:143]   --->   Operation 403 'sext' 'sext_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln143_10 = sext i17 %scale_3" [top.cpp:143]   --->   Operation 404 'sext' 'sext_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (3.38ns)   --->   "%mul_ln143_3 = mul i41 %sext_ln143_10, i41 %sext_ln143_9" [top.cpp:143]   --->   Operation 405 'mul' 'mul_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln143_11 = sext i41 %mul_ln143_3" [top.cpp:143]   --->   Operation 406 'sext' 'sext_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_11, i32 47" [top.cpp:143]   --->   Operation 407 'bitselect' 'tmp_34' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln143_3 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_3, i32 14, i32 37" [top.cpp:143]   --->   Operation 408 'partselect' 'trunc_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_11, i32 13" [top.cpp:143]   --->   Operation 409 'bitselect' 'tmp_35' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_18)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_11, i32 37" [top.cpp:143]   --->   Operation 410 'bitselect' 'tmp_36' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln143_6 = zext i1 %tmp_35" [top.cpp:143]   --->   Operation 411 'zext' 'zext_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (1.10ns)   --->   "%add_ln143_3 = add i24 %trunc_ln143_3, i24 %zext_ln143_6" [top.cpp:143]   --->   Operation 412 'add' 'add_ln143_3' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_3, i32 23" [top.cpp:143]   --->   Operation 413 'bitselect' 'tmp_37' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_18)   --->   "%xor_ln143_15 = xor i1 %tmp_37, i1 1" [top.cpp:143]   --->   Operation 414 'xor' 'xor_ln143_15' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_18 = and i1 %tmp_36, i1 %xor_ln143_15" [top.cpp:143]   --->   Operation 415 'and' 'and_ln143_18' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_22)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_11, i32 38" [top.cpp:143]   --->   Operation 416 'bitselect' 'tmp_38' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_3, i32 39, i32 40" [top.cpp:143]   --->   Operation 417 'partselect' 'tmp_39' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.62ns)   --->   "%icmp_ln143_9 = icmp_eq  i2 %tmp_39, i2 3" [top.cpp:143]   --->   Operation 418 'icmp' 'icmp_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_3, i32 38, i32 40" [top.cpp:143]   --->   Operation 419 'partselect' 'tmp_40' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.74ns)   --->   "%icmp_ln143_10 = icmp_eq  i3 %tmp_40, i3 7" [top.cpp:143]   --->   Operation 420 'icmp' 'icmp_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.74ns)   --->   "%icmp_ln143_11 = icmp_eq  i3 %tmp_40, i3 0" [top.cpp:143]   --->   Operation 421 'icmp' 'icmp_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_21)   --->   "%select_ln143_12 = select i1 %and_ln143_18, i1 %icmp_ln143_10, i1 %icmp_ln143_11" [top.cpp:143]   --->   Operation 422 'select' 'select_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_22)   --->   "%xor_ln143_16 = xor i1 %tmp_38, i1 1" [top.cpp:143]   --->   Operation 423 'xor' 'xor_ln143_16' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_22)   --->   "%and_ln143_19 = and i1 %icmp_ln143_9, i1 %xor_ln143_16" [top.cpp:143]   --->   Operation 424 'and' 'and_ln143_19' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_22)   --->   "%select_ln143_13 = select i1 %and_ln143_18, i1 %and_ln143_19, i1 %icmp_ln143_10" [top.cpp:143]   --->   Operation 425 'select' 'select_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_7)   --->   "%and_ln143_20 = and i1 %and_ln143_18, i1 %icmp_ln143_10" [top.cpp:143]   --->   Operation 426 'and' 'and_ln143_20' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_21)   --->   "%xor_ln143_17 = xor i1 %select_ln143_12, i1 1" [top.cpp:143]   --->   Operation 427 'xor' 'xor_ln143_17' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_21)   --->   "%or_ln143_6 = or i1 %tmp_37, i1 %xor_ln143_17" [top.cpp:143]   --->   Operation 428 'or' 'or_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_21)   --->   "%xor_ln143_18 = xor i1 %tmp_34, i1 1" [top.cpp:143]   --->   Operation 429 'xor' 'xor_ln143_18' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_21 = and i1 %or_ln143_6, i1 %xor_ln143_18" [top.cpp:143]   --->   Operation 430 'and' 'and_ln143_21' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_22 = and i1 %tmp_37, i1 %select_ln143_13" [top.cpp:143]   --->   Operation 431 'and' 'and_ln143_22' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_7)   --->   "%or_ln143_35 = or i1 %and_ln143_20, i1 %and_ln143_22" [top.cpp:143]   --->   Operation 432 'or' 'or_ln143_35' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_7)   --->   "%xor_ln143_19 = xor i1 %or_ln143_35, i1 1" [top.cpp:143]   --->   Operation 433 'xor' 'xor_ln143_19' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_7)   --->   "%and_ln143_23 = and i1 %tmp_34, i1 %xor_ln143_19" [top.cpp:143]   --->   Operation 434 'and' 'and_ln143_23' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_15)   --->   "%select_ln143_14 = select i1 %and_ln143_21, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 435 'select' 'select_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_7 = or i1 %and_ln143_21, i1 %and_ln143_23" [top.cpp:143]   --->   Operation 436 'or' 'or_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_15 = select i1 %or_ln143_7, i24 %select_ln143_14, i24 %add_ln143_3" [top.cpp:143]   --->   Operation 437 'select' 'select_ln143_15' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_3, i4 15" [top.cpp:139]   --->   Operation 438 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln143_5 = zext i24 %select_ln143_11" [top.cpp:143]   --->   Operation 439 'zext' 'zext_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln143_12 = sext i24 %tmp_local_4_load" [top.cpp:143]   --->   Operation 440 'sext' 'sext_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln143_13 = sext i17 %scale_4" [top.cpp:143]   --->   Operation 441 'sext' 'sext_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (3.38ns)   --->   "%mul_ln143_4 = mul i41 %sext_ln143_13, i41 %sext_ln143_12" [top.cpp:143]   --->   Operation 442 'mul' 'mul_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln143_14 = sext i41 %mul_ln143_4" [top.cpp:143]   --->   Operation 443 'sext' 'sext_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_14, i32 47" [top.cpp:143]   --->   Operation 444 'bitselect' 'tmp_44' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln143_4 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_4, i32 14, i32 37" [top.cpp:143]   --->   Operation 445 'partselect' 'trunc_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_14, i32 13" [top.cpp:143]   --->   Operation 446 'bitselect' 'tmp_45' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_24)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_14, i32 37" [top.cpp:143]   --->   Operation 447 'bitselect' 'tmp_46' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln143_8 = zext i1 %tmp_45" [top.cpp:143]   --->   Operation 448 'zext' 'zext_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (1.10ns)   --->   "%add_ln143_4 = add i24 %trunc_ln143_4, i24 %zext_ln143_8" [top.cpp:143]   --->   Operation 449 'add' 'add_ln143_4' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_4, i32 23" [top.cpp:143]   --->   Operation 450 'bitselect' 'tmp_47' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_24)   --->   "%xor_ln143_20 = xor i1 %tmp_47, i1 1" [top.cpp:143]   --->   Operation 451 'xor' 'xor_ln143_20' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_24 = and i1 %tmp_46, i1 %xor_ln143_20" [top.cpp:143]   --->   Operation 452 'and' 'and_ln143_24' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_28)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_14, i32 38" [top.cpp:143]   --->   Operation 453 'bitselect' 'tmp_48' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_4, i32 39, i32 40" [top.cpp:143]   --->   Operation 454 'partselect' 'tmp_49' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.62ns)   --->   "%icmp_ln143_12 = icmp_eq  i2 %tmp_49, i2 3" [top.cpp:143]   --->   Operation 455 'icmp' 'icmp_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_4, i32 38, i32 40" [top.cpp:143]   --->   Operation 456 'partselect' 'tmp_50' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.74ns)   --->   "%icmp_ln143_13 = icmp_eq  i3 %tmp_50, i3 7" [top.cpp:143]   --->   Operation 457 'icmp' 'icmp_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [1/1] (0.74ns)   --->   "%icmp_ln143_14 = icmp_eq  i3 %tmp_50, i3 0" [top.cpp:143]   --->   Operation 458 'icmp' 'icmp_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_27)   --->   "%select_ln143_16 = select i1 %and_ln143_24, i1 %icmp_ln143_13, i1 %icmp_ln143_14" [top.cpp:143]   --->   Operation 459 'select' 'select_ln143_16' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_28)   --->   "%xor_ln143_21 = xor i1 %tmp_48, i1 1" [top.cpp:143]   --->   Operation 460 'xor' 'xor_ln143_21' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_28)   --->   "%and_ln143_25 = and i1 %icmp_ln143_12, i1 %xor_ln143_21" [top.cpp:143]   --->   Operation 461 'and' 'and_ln143_25' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_28)   --->   "%select_ln143_17 = select i1 %and_ln143_24, i1 %and_ln143_25, i1 %icmp_ln143_13" [top.cpp:143]   --->   Operation 462 'select' 'select_ln143_17' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_9)   --->   "%and_ln143_26 = and i1 %and_ln143_24, i1 %icmp_ln143_13" [top.cpp:143]   --->   Operation 463 'and' 'and_ln143_26' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_27)   --->   "%xor_ln143_22 = xor i1 %select_ln143_16, i1 1" [top.cpp:143]   --->   Operation 464 'xor' 'xor_ln143_22' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_27)   --->   "%or_ln143_8 = or i1 %tmp_47, i1 %xor_ln143_22" [top.cpp:143]   --->   Operation 465 'or' 'or_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_27)   --->   "%xor_ln143_23 = xor i1 %tmp_44, i1 1" [top.cpp:143]   --->   Operation 466 'xor' 'xor_ln143_23' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_27 = and i1 %or_ln143_8, i1 %xor_ln143_23" [top.cpp:143]   --->   Operation 467 'and' 'and_ln143_27' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 468 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_28 = and i1 %tmp_47, i1 %select_ln143_17" [top.cpp:143]   --->   Operation 468 'and' 'and_ln143_28' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_9)   --->   "%or_ln143_36 = or i1 %and_ln143_26, i1 %and_ln143_28" [top.cpp:143]   --->   Operation 469 'or' 'or_ln143_36' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_9)   --->   "%xor_ln143_24 = xor i1 %or_ln143_36, i1 1" [top.cpp:143]   --->   Operation 470 'xor' 'xor_ln143_24' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_9)   --->   "%and_ln143_29 = and i1 %tmp_44, i1 %xor_ln143_24" [top.cpp:143]   --->   Operation 471 'and' 'and_ln143_29' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_19)   --->   "%select_ln143_18 = select i1 %and_ln143_27, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 472 'select' 'select_ln143_18' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 473 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_9 = or i1 %and_ln143_27, i1 %and_ln143_29" [top.cpp:143]   --->   Operation 473 'or' 'or_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_19 = select i1 %or_ln143_9, i24 %select_ln143_18, i24 %add_ln143_4" [top.cpp:143]   --->   Operation 474 'select' 'select_ln143_19' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 475 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_5, i4 15" [top.cpp:139]   --->   Operation 475 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln143_7 = zext i24 %select_ln143_15" [top.cpp:143]   --->   Operation 476 'zext' 'zext_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln143_15 = sext i24 %tmp_local_5_load" [top.cpp:143]   --->   Operation 477 'sext' 'sext_ln143_15' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln143_16 = sext i17 %scale_5" [top.cpp:143]   --->   Operation 478 'sext' 'sext_ln143_16' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (3.38ns)   --->   "%mul_ln143_5 = mul i41 %sext_ln143_16, i41 %sext_ln143_15" [top.cpp:143]   --->   Operation 479 'mul' 'mul_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln143_17 = sext i41 %mul_ln143_5" [top.cpp:143]   --->   Operation 480 'sext' 'sext_ln143_17' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_17, i32 47" [top.cpp:143]   --->   Operation 481 'bitselect' 'tmp_54' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln143_5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_5, i32 14, i32 37" [top.cpp:143]   --->   Operation 482 'partselect' 'trunc_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_17, i32 13" [top.cpp:143]   --->   Operation 483 'bitselect' 'tmp_55' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_30)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_17, i32 37" [top.cpp:143]   --->   Operation 484 'bitselect' 'tmp_56' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln143_10 = zext i1 %tmp_55" [top.cpp:143]   --->   Operation 485 'zext' 'zext_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (1.10ns)   --->   "%add_ln143_5 = add i24 %trunc_ln143_5, i24 %zext_ln143_10" [top.cpp:143]   --->   Operation 486 'add' 'add_ln143_5' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_5, i32 23" [top.cpp:143]   --->   Operation 487 'bitselect' 'tmp_57' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_30)   --->   "%xor_ln143_25 = xor i1 %tmp_57, i1 1" [top.cpp:143]   --->   Operation 488 'xor' 'xor_ln143_25' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 489 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_30 = and i1 %tmp_56, i1 %xor_ln143_25" [top.cpp:143]   --->   Operation 489 'and' 'and_ln143_30' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_34)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_17, i32 38" [top.cpp:143]   --->   Operation 490 'bitselect' 'tmp_58' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_5, i32 39, i32 40" [top.cpp:143]   --->   Operation 491 'partselect' 'tmp_59' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.62ns)   --->   "%icmp_ln143_15 = icmp_eq  i2 %tmp_59, i2 3" [top.cpp:143]   --->   Operation 492 'icmp' 'icmp_ln143_15' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_5, i32 38, i32 40" [top.cpp:143]   --->   Operation 493 'partselect' 'tmp_62' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_7 : Operation 494 [1/1] (0.74ns)   --->   "%icmp_ln143_16 = icmp_eq  i3 %tmp_62, i3 7" [top.cpp:143]   --->   Operation 494 'icmp' 'icmp_ln143_16' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 495 [1/1] (0.74ns)   --->   "%icmp_ln143_17 = icmp_eq  i3 %tmp_62, i3 0" [top.cpp:143]   --->   Operation 495 'icmp' 'icmp_ln143_17' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_33)   --->   "%select_ln143_20 = select i1 %and_ln143_30, i1 %icmp_ln143_16, i1 %icmp_ln143_17" [top.cpp:143]   --->   Operation 496 'select' 'select_ln143_20' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_34)   --->   "%xor_ln143_26 = xor i1 %tmp_58, i1 1" [top.cpp:143]   --->   Operation 497 'xor' 'xor_ln143_26' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_34)   --->   "%and_ln143_31 = and i1 %icmp_ln143_15, i1 %xor_ln143_26" [top.cpp:143]   --->   Operation 498 'and' 'and_ln143_31' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_34)   --->   "%select_ln143_21 = select i1 %and_ln143_30, i1 %and_ln143_31, i1 %icmp_ln143_16" [top.cpp:143]   --->   Operation 499 'select' 'select_ln143_21' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_11)   --->   "%and_ln143_32 = and i1 %and_ln143_30, i1 %icmp_ln143_16" [top.cpp:143]   --->   Operation 500 'and' 'and_ln143_32' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_33)   --->   "%xor_ln143_27 = xor i1 %select_ln143_20, i1 1" [top.cpp:143]   --->   Operation 501 'xor' 'xor_ln143_27' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_33)   --->   "%or_ln143_10 = or i1 %tmp_57, i1 %xor_ln143_27" [top.cpp:143]   --->   Operation 502 'or' 'or_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_33)   --->   "%xor_ln143_28 = xor i1 %tmp_54, i1 1" [top.cpp:143]   --->   Operation 503 'xor' 'xor_ln143_28' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_33 = and i1 %or_ln143_10, i1 %xor_ln143_28" [top.cpp:143]   --->   Operation 504 'and' 'and_ln143_33' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_34 = and i1 %tmp_57, i1 %select_ln143_21" [top.cpp:143]   --->   Operation 505 'and' 'and_ln143_34' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_11)   --->   "%or_ln143_37 = or i1 %and_ln143_32, i1 %and_ln143_34" [top.cpp:143]   --->   Operation 506 'or' 'or_ln143_37' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_11)   --->   "%xor_ln143_29 = xor i1 %or_ln143_37, i1 1" [top.cpp:143]   --->   Operation 507 'xor' 'xor_ln143_29' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_11)   --->   "%and_ln143_35 = and i1 %tmp_54, i1 %xor_ln143_29" [top.cpp:143]   --->   Operation 508 'and' 'and_ln143_35' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_23)   --->   "%select_ln143_22 = select i1 %and_ln143_33, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 509 'select' 'select_ln143_22' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_11 = or i1 %and_ln143_33, i1 %and_ln143_35" [top.cpp:143]   --->   Operation 510 'or' 'or_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_23 = select i1 %or_ln143_11, i24 %select_ln143_22, i24 %add_ln143_5" [top.cpp:143]   --->   Operation 511 'select' 'select_ln143_23' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_7, i4 15" [top.cpp:139]   --->   Operation 512 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln143_9 = zext i24 %select_ln143_19" [top.cpp:143]   --->   Operation 513 'zext' 'zext_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln143_18 = sext i24 %tmp_local_6_load" [top.cpp:143]   --->   Operation 514 'sext' 'sext_ln143_18' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln143_19 = sext i17 %scale_6" [top.cpp:143]   --->   Operation 515 'sext' 'sext_ln143_19' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (3.38ns)   --->   "%mul_ln143_6 = mul i41 %sext_ln143_19, i41 %sext_ln143_18" [top.cpp:143]   --->   Operation 516 'mul' 'mul_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln143_20 = sext i41 %mul_ln143_6" [top.cpp:143]   --->   Operation 517 'sext' 'sext_ln143_20' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_20, i32 47" [top.cpp:143]   --->   Operation 518 'bitselect' 'tmp_64' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln143_6 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_6, i32 14, i32 37" [top.cpp:143]   --->   Operation 519 'partselect' 'trunc_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_20, i32 13" [top.cpp:143]   --->   Operation 520 'bitselect' 'tmp_65' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_36)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_20, i32 37" [top.cpp:143]   --->   Operation 521 'bitselect' 'tmp_66' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln143_12 = zext i1 %tmp_65" [top.cpp:143]   --->   Operation 522 'zext' 'zext_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 523 [1/1] (1.10ns)   --->   "%add_ln143_6 = add i24 %trunc_ln143_6, i24 %zext_ln143_12" [top.cpp:143]   --->   Operation 523 'add' 'add_ln143_6' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_6, i32 23" [top.cpp:143]   --->   Operation 524 'bitselect' 'tmp_67' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_36)   --->   "%xor_ln143_30 = xor i1 %tmp_67, i1 1" [top.cpp:143]   --->   Operation 525 'xor' 'xor_ln143_30' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 526 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_36 = and i1 %tmp_66, i1 %xor_ln143_30" [top.cpp:143]   --->   Operation 526 'and' 'and_ln143_36' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_40)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_20, i32 38" [top.cpp:143]   --->   Operation 527 'bitselect' 'tmp_68' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_6, i32 39, i32 40" [top.cpp:143]   --->   Operation 528 'partselect' 'tmp_71' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 529 [1/1] (0.62ns)   --->   "%icmp_ln143_18 = icmp_eq  i2 %tmp_71, i2 3" [top.cpp:143]   --->   Operation 529 'icmp' 'icmp_ln143_18' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_6, i32 38, i32 40" [top.cpp:143]   --->   Operation 530 'partselect' 'tmp_72' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.74ns)   --->   "%icmp_ln143_19 = icmp_eq  i3 %tmp_72, i3 7" [top.cpp:143]   --->   Operation 531 'icmp' 'icmp_ln143_19' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 532 [1/1] (0.74ns)   --->   "%icmp_ln143_20 = icmp_eq  i3 %tmp_72, i3 0" [top.cpp:143]   --->   Operation 532 'icmp' 'icmp_ln143_20' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_39)   --->   "%select_ln143_24 = select i1 %and_ln143_36, i1 %icmp_ln143_19, i1 %icmp_ln143_20" [top.cpp:143]   --->   Operation 533 'select' 'select_ln143_24' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_40)   --->   "%xor_ln143_31 = xor i1 %tmp_68, i1 1" [top.cpp:143]   --->   Operation 534 'xor' 'xor_ln143_31' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_40)   --->   "%and_ln143_37 = and i1 %icmp_ln143_18, i1 %xor_ln143_31" [top.cpp:143]   --->   Operation 535 'and' 'and_ln143_37' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_40)   --->   "%select_ln143_25 = select i1 %and_ln143_36, i1 %and_ln143_37, i1 %icmp_ln143_19" [top.cpp:143]   --->   Operation 536 'select' 'select_ln143_25' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_13)   --->   "%and_ln143_38 = and i1 %and_ln143_36, i1 %icmp_ln143_19" [top.cpp:143]   --->   Operation 537 'and' 'and_ln143_38' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_39)   --->   "%xor_ln143_32 = xor i1 %select_ln143_24, i1 1" [top.cpp:143]   --->   Operation 538 'xor' 'xor_ln143_32' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_39)   --->   "%or_ln143_12 = or i1 %tmp_67, i1 %xor_ln143_32" [top.cpp:143]   --->   Operation 539 'or' 'or_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_39)   --->   "%xor_ln143_33 = xor i1 %tmp_64, i1 1" [top.cpp:143]   --->   Operation 540 'xor' 'xor_ln143_33' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 541 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_39 = and i1 %or_ln143_12, i1 %xor_ln143_33" [top.cpp:143]   --->   Operation 541 'and' 'and_ln143_39' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 542 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_40 = and i1 %tmp_67, i1 %select_ln143_25" [top.cpp:143]   --->   Operation 542 'and' 'and_ln143_40' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_13)   --->   "%or_ln143_38 = or i1 %and_ln143_38, i1 %and_ln143_40" [top.cpp:143]   --->   Operation 543 'or' 'or_ln143_38' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_13)   --->   "%xor_ln143_34 = xor i1 %or_ln143_38, i1 1" [top.cpp:143]   --->   Operation 544 'xor' 'xor_ln143_34' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_13)   --->   "%and_ln143_41 = and i1 %tmp_64, i1 %xor_ln143_34" [top.cpp:143]   --->   Operation 545 'and' 'and_ln143_41' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_27)   --->   "%select_ln143_26 = select i1 %and_ln143_39, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 546 'select' 'select_ln143_26' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 547 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_13 = or i1 %and_ln143_39, i1 %and_ln143_41" [top.cpp:143]   --->   Operation 547 'or' 'or_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 548 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_27 = select i1 %or_ln143_13, i24 %select_ln143_26, i24 %add_ln143_6" [top.cpp:143]   --->   Operation 548 'select' 'select_ln143_27' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 549 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_9, i4 15" [top.cpp:139]   --->   Operation 549 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln143_11 = zext i24 %select_ln143_23" [top.cpp:143]   --->   Operation 550 'zext' 'zext_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln143_21 = sext i24 %tmp_local_7_load" [top.cpp:143]   --->   Operation 551 'sext' 'sext_ln143_21' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln143_22 = sext i17 %scale_7" [top.cpp:143]   --->   Operation 552 'sext' 'sext_ln143_22' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 553 [1/1] (3.38ns)   --->   "%mul_ln143_7 = mul i41 %sext_ln143_22, i41 %sext_ln143_21" [top.cpp:143]   --->   Operation 553 'mul' 'mul_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln143_23 = sext i41 %mul_ln143_7" [top.cpp:143]   --->   Operation 554 'sext' 'sext_ln143_23' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_23, i32 47" [top.cpp:143]   --->   Operation 555 'bitselect' 'tmp_74' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln143_7 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_7, i32 14, i32 37" [top.cpp:143]   --->   Operation 556 'partselect' 'trunc_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_23, i32 13" [top.cpp:143]   --->   Operation 557 'bitselect' 'tmp_75' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_42)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_23, i32 37" [top.cpp:143]   --->   Operation 558 'bitselect' 'tmp_76' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln143_14 = zext i1 %tmp_75" [top.cpp:143]   --->   Operation 559 'zext' 'zext_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (1.10ns)   --->   "%add_ln143_7 = add i24 %trunc_ln143_7, i24 %zext_ln143_14" [top.cpp:143]   --->   Operation 560 'add' 'add_ln143_7' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_7, i32 23" [top.cpp:143]   --->   Operation 561 'bitselect' 'tmp_77' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_42)   --->   "%xor_ln143_35 = xor i1 %tmp_77, i1 1" [top.cpp:143]   --->   Operation 562 'xor' 'xor_ln143_35' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 563 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_42 = and i1 %tmp_76, i1 %xor_ln143_35" [top.cpp:143]   --->   Operation 563 'and' 'and_ln143_42' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_46)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_23, i32 38" [top.cpp:143]   --->   Operation 564 'bitselect' 'tmp_80' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_7, i32 39, i32 40" [top.cpp:143]   --->   Operation 565 'partselect' 'tmp_81' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 566 [1/1] (0.62ns)   --->   "%icmp_ln143_21 = icmp_eq  i2 %tmp_81, i2 3" [top.cpp:143]   --->   Operation 566 'icmp' 'icmp_ln143_21' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_7, i32 38, i32 40" [top.cpp:143]   --->   Operation 567 'partselect' 'tmp_82' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 568 [1/1] (0.74ns)   --->   "%icmp_ln143_22 = icmp_eq  i3 %tmp_82, i3 7" [top.cpp:143]   --->   Operation 568 'icmp' 'icmp_ln143_22' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 569 [1/1] (0.74ns)   --->   "%icmp_ln143_23 = icmp_eq  i3 %tmp_82, i3 0" [top.cpp:143]   --->   Operation 569 'icmp' 'icmp_ln143_23' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_45)   --->   "%select_ln143_28 = select i1 %and_ln143_42, i1 %icmp_ln143_22, i1 %icmp_ln143_23" [top.cpp:143]   --->   Operation 570 'select' 'select_ln143_28' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_46)   --->   "%xor_ln143_36 = xor i1 %tmp_80, i1 1" [top.cpp:143]   --->   Operation 571 'xor' 'xor_ln143_36' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_46)   --->   "%and_ln143_43 = and i1 %icmp_ln143_21, i1 %xor_ln143_36" [top.cpp:143]   --->   Operation 572 'and' 'and_ln143_43' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_46)   --->   "%select_ln143_29 = select i1 %and_ln143_42, i1 %and_ln143_43, i1 %icmp_ln143_22" [top.cpp:143]   --->   Operation 573 'select' 'select_ln143_29' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_15)   --->   "%and_ln143_44 = and i1 %and_ln143_42, i1 %icmp_ln143_22" [top.cpp:143]   --->   Operation 574 'and' 'and_ln143_44' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_45)   --->   "%xor_ln143_37 = xor i1 %select_ln143_28, i1 1" [top.cpp:143]   --->   Operation 575 'xor' 'xor_ln143_37' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_45)   --->   "%or_ln143_14 = or i1 %tmp_77, i1 %xor_ln143_37" [top.cpp:143]   --->   Operation 576 'or' 'or_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_45)   --->   "%xor_ln143_38 = xor i1 %tmp_74, i1 1" [top.cpp:143]   --->   Operation 577 'xor' 'xor_ln143_38' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 578 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_45 = and i1 %or_ln143_14, i1 %xor_ln143_38" [top.cpp:143]   --->   Operation 578 'and' 'and_ln143_45' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 579 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_46 = and i1 %tmp_77, i1 %select_ln143_29" [top.cpp:143]   --->   Operation 579 'and' 'and_ln143_46' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_15)   --->   "%or_ln143_39 = or i1 %and_ln143_44, i1 %and_ln143_46" [top.cpp:143]   --->   Operation 580 'or' 'or_ln143_39' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_15)   --->   "%xor_ln143_39 = xor i1 %or_ln143_39, i1 1" [top.cpp:143]   --->   Operation 581 'xor' 'xor_ln143_39' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_15)   --->   "%and_ln143_47 = and i1 %tmp_74, i1 %xor_ln143_39" [top.cpp:143]   --->   Operation 582 'and' 'and_ln143_47' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_31)   --->   "%select_ln143_30 = select i1 %and_ln143_45, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 583 'select' 'select_ln143_30' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 584 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_15 = or i1 %and_ln143_45, i1 %and_ln143_47" [top.cpp:143]   --->   Operation 584 'or' 'or_ln143_15' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 585 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_31 = select i1 %or_ln143_15, i24 %select_ln143_30, i24 %add_ln143_7" [top.cpp:143]   --->   Operation 585 'select' 'select_ln143_31' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 586 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_11, i4 15" [top.cpp:139]   --->   Operation 586 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln143_13 = zext i24 %select_ln143_27" [top.cpp:143]   --->   Operation 587 'zext' 'zext_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln143_24 = sext i24 %tmp_local_8_load" [top.cpp:143]   --->   Operation 588 'sext' 'sext_ln143_24' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln143_25 = sext i17 %scale_8" [top.cpp:143]   --->   Operation 589 'sext' 'sext_ln143_25' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 590 [1/1] (3.38ns)   --->   "%mul_ln143_8 = mul i41 %sext_ln143_25, i41 %sext_ln143_24" [top.cpp:143]   --->   Operation 590 'mul' 'mul_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln143_26 = sext i41 %mul_ln143_8" [top.cpp:143]   --->   Operation 591 'sext' 'sext_ln143_26' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_26, i32 47" [top.cpp:143]   --->   Operation 592 'bitselect' 'tmp_84' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln143_8 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_8, i32 14, i32 37" [top.cpp:143]   --->   Operation 593 'partselect' 'trunc_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_26, i32 13" [top.cpp:143]   --->   Operation 594 'bitselect' 'tmp_85' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_48)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_26, i32 37" [top.cpp:143]   --->   Operation 595 'bitselect' 'tmp_86' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln143_16 = zext i1 %tmp_85" [top.cpp:143]   --->   Operation 596 'zext' 'zext_ln143_16' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 597 [1/1] (1.10ns)   --->   "%add_ln143_8 = add i24 %trunc_ln143_8, i24 %zext_ln143_16" [top.cpp:143]   --->   Operation 597 'add' 'add_ln143_8' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_8, i32 23" [top.cpp:143]   --->   Operation 598 'bitselect' 'tmp_89' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_48)   --->   "%xor_ln143_40 = xor i1 %tmp_89, i1 1" [top.cpp:143]   --->   Operation 599 'xor' 'xor_ln143_40' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 600 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_48 = and i1 %tmp_86, i1 %xor_ln143_40" [top.cpp:143]   --->   Operation 600 'and' 'and_ln143_48' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_52)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_26, i32 38" [top.cpp:143]   --->   Operation 601 'bitselect' 'tmp_90' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_8, i32 39, i32 40" [top.cpp:143]   --->   Operation 602 'partselect' 'tmp_91' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (0.62ns)   --->   "%icmp_ln143_24 = icmp_eq  i2 %tmp_91, i2 3" [top.cpp:143]   --->   Operation 603 'icmp' 'icmp_ln143_24' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_8, i32 38, i32 40" [top.cpp:143]   --->   Operation 604 'partselect' 'tmp_92' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 605 [1/1] (0.74ns)   --->   "%icmp_ln143_25 = icmp_eq  i3 %tmp_92, i3 7" [top.cpp:143]   --->   Operation 605 'icmp' 'icmp_ln143_25' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 606 [1/1] (0.74ns)   --->   "%icmp_ln143_26 = icmp_eq  i3 %tmp_92, i3 0" [top.cpp:143]   --->   Operation 606 'icmp' 'icmp_ln143_26' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_51)   --->   "%select_ln143_32 = select i1 %and_ln143_48, i1 %icmp_ln143_25, i1 %icmp_ln143_26" [top.cpp:143]   --->   Operation 607 'select' 'select_ln143_32' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_52)   --->   "%xor_ln143_41 = xor i1 %tmp_90, i1 1" [top.cpp:143]   --->   Operation 608 'xor' 'xor_ln143_41' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_52)   --->   "%and_ln143_49 = and i1 %icmp_ln143_24, i1 %xor_ln143_41" [top.cpp:143]   --->   Operation 609 'and' 'and_ln143_49' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_52)   --->   "%select_ln143_33 = select i1 %and_ln143_48, i1 %and_ln143_49, i1 %icmp_ln143_25" [top.cpp:143]   --->   Operation 610 'select' 'select_ln143_33' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_17)   --->   "%and_ln143_50 = and i1 %and_ln143_48, i1 %icmp_ln143_25" [top.cpp:143]   --->   Operation 611 'and' 'and_ln143_50' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_51)   --->   "%xor_ln143_42 = xor i1 %select_ln143_32, i1 1" [top.cpp:143]   --->   Operation 612 'xor' 'xor_ln143_42' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_51)   --->   "%or_ln143_16 = or i1 %tmp_89, i1 %xor_ln143_42" [top.cpp:143]   --->   Operation 613 'or' 'or_ln143_16' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_51)   --->   "%xor_ln143_43 = xor i1 %tmp_84, i1 1" [top.cpp:143]   --->   Operation 614 'xor' 'xor_ln143_43' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 615 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_51 = and i1 %or_ln143_16, i1 %xor_ln143_43" [top.cpp:143]   --->   Operation 615 'and' 'and_ln143_51' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_52 = and i1 %tmp_89, i1 %select_ln143_33" [top.cpp:143]   --->   Operation 616 'and' 'and_ln143_52' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_17)   --->   "%or_ln143_40 = or i1 %and_ln143_50, i1 %and_ln143_52" [top.cpp:143]   --->   Operation 617 'or' 'or_ln143_40' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_17)   --->   "%xor_ln143_44 = xor i1 %or_ln143_40, i1 1" [top.cpp:143]   --->   Operation 618 'xor' 'xor_ln143_44' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_17)   --->   "%and_ln143_53 = and i1 %tmp_84, i1 %xor_ln143_44" [top.cpp:143]   --->   Operation 619 'and' 'and_ln143_53' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_35)   --->   "%select_ln143_34 = select i1 %and_ln143_51, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 620 'select' 'select_ln143_34' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 621 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_17 = or i1 %and_ln143_51, i1 %and_ln143_53" [top.cpp:143]   --->   Operation 621 'or' 'or_ln143_17' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 622 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_35 = select i1 %or_ln143_17, i24 %select_ln143_34, i24 %add_ln143_8" [top.cpp:143]   --->   Operation 622 'select' 'select_ln143_35' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 623 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_13, i4 15" [top.cpp:139]   --->   Operation 623 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln143_15 = zext i24 %select_ln143_31" [top.cpp:143]   --->   Operation 624 'zext' 'zext_ln143_15' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln143_27 = sext i24 %tmp_local_9_load" [top.cpp:143]   --->   Operation 625 'sext' 'sext_ln143_27' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln143_28 = sext i17 %scale_9" [top.cpp:143]   --->   Operation 626 'sext' 'sext_ln143_28' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 627 [1/1] (3.38ns)   --->   "%mul_ln143_9 = mul i41 %sext_ln143_28, i41 %sext_ln143_27" [top.cpp:143]   --->   Operation 627 'mul' 'mul_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln143_29 = sext i41 %mul_ln143_9" [top.cpp:143]   --->   Operation 628 'sext' 'sext_ln143_29' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_29, i32 47" [top.cpp:143]   --->   Operation 629 'bitselect' 'tmp_94' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln143_9 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_9, i32 14, i32 37" [top.cpp:143]   --->   Operation 630 'partselect' 'trunc_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_29, i32 13" [top.cpp:143]   --->   Operation 631 'bitselect' 'tmp_95' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_54)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_29, i32 37" [top.cpp:143]   --->   Operation 632 'bitselect' 'tmp_98' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln143_18 = zext i1 %tmp_95" [top.cpp:143]   --->   Operation 633 'zext' 'zext_ln143_18' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 634 [1/1] (1.10ns)   --->   "%add_ln143_9 = add i24 %trunc_ln143_9, i24 %zext_ln143_18" [top.cpp:143]   --->   Operation 634 'add' 'add_ln143_9' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_9, i32 23" [top.cpp:143]   --->   Operation 635 'bitselect' 'tmp_99' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_54)   --->   "%xor_ln143_45 = xor i1 %tmp_99, i1 1" [top.cpp:143]   --->   Operation 636 'xor' 'xor_ln143_45' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_54 = and i1 %tmp_98, i1 %xor_ln143_45" [top.cpp:143]   --->   Operation 637 'and' 'and_ln143_54' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_58)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_29, i32 38" [top.cpp:143]   --->   Operation 638 'bitselect' 'tmp_100' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_9, i32 39, i32 40" [top.cpp:143]   --->   Operation 639 'partselect' 'tmp_101' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 640 [1/1] (0.62ns)   --->   "%icmp_ln143_27 = icmp_eq  i2 %tmp_101, i2 3" [top.cpp:143]   --->   Operation 640 'icmp' 'icmp_ln143_27' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_9, i32 38, i32 40" [top.cpp:143]   --->   Operation 641 'partselect' 'tmp_102' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : Operation 642 [1/1] (0.74ns)   --->   "%icmp_ln143_28 = icmp_eq  i3 %tmp_102, i3 7" [top.cpp:143]   --->   Operation 642 'icmp' 'icmp_ln143_28' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 643 [1/1] (0.74ns)   --->   "%icmp_ln143_29 = icmp_eq  i3 %tmp_102, i3 0" [top.cpp:143]   --->   Operation 643 'icmp' 'icmp_ln143_29' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_57)   --->   "%select_ln143_36 = select i1 %and_ln143_54, i1 %icmp_ln143_28, i1 %icmp_ln143_29" [top.cpp:143]   --->   Operation 644 'select' 'select_ln143_36' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_58)   --->   "%xor_ln143_46 = xor i1 %tmp_100, i1 1" [top.cpp:143]   --->   Operation 645 'xor' 'xor_ln143_46' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_58)   --->   "%and_ln143_55 = and i1 %icmp_ln143_27, i1 %xor_ln143_46" [top.cpp:143]   --->   Operation 646 'and' 'and_ln143_55' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_58)   --->   "%select_ln143_37 = select i1 %and_ln143_54, i1 %and_ln143_55, i1 %icmp_ln143_28" [top.cpp:143]   --->   Operation 647 'select' 'select_ln143_37' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_19)   --->   "%and_ln143_56 = and i1 %and_ln143_54, i1 %icmp_ln143_28" [top.cpp:143]   --->   Operation 648 'and' 'and_ln143_56' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_57)   --->   "%xor_ln143_47 = xor i1 %select_ln143_36, i1 1" [top.cpp:143]   --->   Operation 649 'xor' 'xor_ln143_47' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_57)   --->   "%or_ln143_18 = or i1 %tmp_99, i1 %xor_ln143_47" [top.cpp:143]   --->   Operation 650 'or' 'or_ln143_18' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_57)   --->   "%xor_ln143_48 = xor i1 %tmp_94, i1 1" [top.cpp:143]   --->   Operation 651 'xor' 'xor_ln143_48' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 652 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_57 = and i1 %or_ln143_18, i1 %xor_ln143_48" [top.cpp:143]   --->   Operation 652 'and' 'and_ln143_57' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 653 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_58 = and i1 %tmp_99, i1 %select_ln143_37" [top.cpp:143]   --->   Operation 653 'and' 'and_ln143_58' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_19)   --->   "%or_ln143_41 = or i1 %and_ln143_56, i1 %and_ln143_58" [top.cpp:143]   --->   Operation 654 'or' 'or_ln143_41' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_19)   --->   "%xor_ln143_49 = xor i1 %or_ln143_41, i1 1" [top.cpp:143]   --->   Operation 655 'xor' 'xor_ln143_49' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_19)   --->   "%and_ln143_59 = and i1 %tmp_94, i1 %xor_ln143_49" [top.cpp:143]   --->   Operation 656 'and' 'and_ln143_59' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_39)   --->   "%select_ln143_38 = select i1 %and_ln143_57, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 657 'select' 'select_ln143_38' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 658 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_19 = or i1 %and_ln143_57, i1 %and_ln143_59" [top.cpp:143]   --->   Operation 658 'or' 'or_ln143_19' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 659 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_39 = select i1 %or_ln143_19, i24 %select_ln143_38, i24 %add_ln143_9" [top.cpp:143]   --->   Operation 659 'select' 'select_ln143_39' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 660 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_15, i4 15" [top.cpp:139]   --->   Operation 660 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln143_17 = zext i24 %select_ln143_35" [top.cpp:143]   --->   Operation 661 'zext' 'zext_ln143_17' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln143_30 = sext i24 %tmp_local_10_load" [top.cpp:143]   --->   Operation 662 'sext' 'sext_ln143_30' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln143_31 = sext i17 %scale_10" [top.cpp:143]   --->   Operation 663 'sext' 'sext_ln143_31' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (3.38ns)   --->   "%mul_ln143_10 = mul i41 %sext_ln143_31, i41 %sext_ln143_30" [top.cpp:143]   --->   Operation 664 'mul' 'mul_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln143_32 = sext i41 %mul_ln143_10" [top.cpp:143]   --->   Operation 665 'sext' 'sext_ln143_32' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_32, i32 47" [top.cpp:143]   --->   Operation 666 'bitselect' 'tmp_104' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln143_s = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_10, i32 14, i32 37" [top.cpp:143]   --->   Operation 667 'partselect' 'trunc_ln143_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_32, i32 13" [top.cpp:143]   --->   Operation 668 'bitselect' 'tmp_107' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_60)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_32, i32 37" [top.cpp:143]   --->   Operation 669 'bitselect' 'tmp_108' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln143_20 = zext i1 %tmp_107" [top.cpp:143]   --->   Operation 670 'zext' 'zext_ln143_20' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 671 [1/1] (1.10ns)   --->   "%add_ln143_10 = add i24 %trunc_ln143_s, i24 %zext_ln143_20" [top.cpp:143]   --->   Operation 671 'add' 'add_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_10, i32 23" [top.cpp:143]   --->   Operation 672 'bitselect' 'tmp_109' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_60)   --->   "%xor_ln143_50 = xor i1 %tmp_109, i1 1" [top.cpp:143]   --->   Operation 673 'xor' 'xor_ln143_50' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 674 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_60 = and i1 %tmp_108, i1 %xor_ln143_50" [top.cpp:143]   --->   Operation 674 'and' 'and_ln143_60' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_64)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_32, i32 38" [top.cpp:143]   --->   Operation 675 'bitselect' 'tmp_110' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_10, i32 39, i32 40" [top.cpp:143]   --->   Operation 676 'partselect' 'tmp_111' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 677 [1/1] (0.62ns)   --->   "%icmp_ln143_30 = icmp_eq  i2 %tmp_111, i2 3" [top.cpp:143]   --->   Operation 677 'icmp' 'icmp_ln143_30' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_10, i32 38, i32 40" [top.cpp:143]   --->   Operation 678 'partselect' 'tmp_112' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 679 [1/1] (0.74ns)   --->   "%icmp_ln143_31 = icmp_eq  i3 %tmp_112, i3 7" [top.cpp:143]   --->   Operation 679 'icmp' 'icmp_ln143_31' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 680 [1/1] (0.74ns)   --->   "%icmp_ln143_32 = icmp_eq  i3 %tmp_112, i3 0" [top.cpp:143]   --->   Operation 680 'icmp' 'icmp_ln143_32' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_63)   --->   "%select_ln143_40 = select i1 %and_ln143_60, i1 %icmp_ln143_31, i1 %icmp_ln143_32" [top.cpp:143]   --->   Operation 681 'select' 'select_ln143_40' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_64)   --->   "%xor_ln143_51 = xor i1 %tmp_110, i1 1" [top.cpp:143]   --->   Operation 682 'xor' 'xor_ln143_51' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_64)   --->   "%and_ln143_61 = and i1 %icmp_ln143_30, i1 %xor_ln143_51" [top.cpp:143]   --->   Operation 683 'and' 'and_ln143_61' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_64)   --->   "%select_ln143_41 = select i1 %and_ln143_60, i1 %and_ln143_61, i1 %icmp_ln143_31" [top.cpp:143]   --->   Operation 684 'select' 'select_ln143_41' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_21)   --->   "%and_ln143_62 = and i1 %and_ln143_60, i1 %icmp_ln143_31" [top.cpp:143]   --->   Operation 685 'and' 'and_ln143_62' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_63)   --->   "%xor_ln143_52 = xor i1 %select_ln143_40, i1 1" [top.cpp:143]   --->   Operation 686 'xor' 'xor_ln143_52' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_63)   --->   "%or_ln143_20 = or i1 %tmp_109, i1 %xor_ln143_52" [top.cpp:143]   --->   Operation 687 'or' 'or_ln143_20' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_63)   --->   "%xor_ln143_53 = xor i1 %tmp_104, i1 1" [top.cpp:143]   --->   Operation 688 'xor' 'xor_ln143_53' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 689 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_63 = and i1 %or_ln143_20, i1 %xor_ln143_53" [top.cpp:143]   --->   Operation 689 'and' 'and_ln143_63' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 690 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_64 = and i1 %tmp_109, i1 %select_ln143_41" [top.cpp:143]   --->   Operation 690 'and' 'and_ln143_64' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_21)   --->   "%or_ln143_42 = or i1 %and_ln143_62, i1 %and_ln143_64" [top.cpp:143]   --->   Operation 691 'or' 'or_ln143_42' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_21)   --->   "%xor_ln143_54 = xor i1 %or_ln143_42, i1 1" [top.cpp:143]   --->   Operation 692 'xor' 'xor_ln143_54' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_21)   --->   "%and_ln143_65 = and i1 %tmp_104, i1 %xor_ln143_54" [top.cpp:143]   --->   Operation 693 'and' 'and_ln143_65' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_43)   --->   "%select_ln143_42 = select i1 %and_ln143_63, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 694 'select' 'select_ln143_42' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 695 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_21 = or i1 %and_ln143_63, i1 %and_ln143_65" [top.cpp:143]   --->   Operation 695 'or' 'or_ln143_21' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 696 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_43 = select i1 %or_ln143_21, i24 %select_ln143_42, i24 %add_ln143_10" [top.cpp:143]   --->   Operation 696 'select' 'select_ln143_43' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 697 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_17, i4 15" [top.cpp:139]   --->   Operation 697 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln143_19 = zext i24 %select_ln143_39" [top.cpp:143]   --->   Operation 698 'zext' 'zext_ln143_19' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln143_33 = sext i24 %tmp_local_11_load" [top.cpp:143]   --->   Operation 699 'sext' 'sext_ln143_33' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln143_34 = sext i17 %scale_11" [top.cpp:143]   --->   Operation 700 'sext' 'sext_ln143_34' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 701 [1/1] (3.38ns)   --->   "%mul_ln143_11 = mul i41 %sext_ln143_34, i41 %sext_ln143_33" [top.cpp:143]   --->   Operation 701 'mul' 'mul_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln143_35 = sext i41 %mul_ln143_11" [top.cpp:143]   --->   Operation 702 'sext' 'sext_ln143_35' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_35, i32 47" [top.cpp:143]   --->   Operation 703 'bitselect' 'tmp_116' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln143_10 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_11, i32 14, i32 37" [top.cpp:143]   --->   Operation 704 'partselect' 'trunc_ln143_10' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_35, i32 13" [top.cpp:143]   --->   Operation 705 'bitselect' 'tmp_117' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_66)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_35, i32 37" [top.cpp:143]   --->   Operation 706 'bitselect' 'tmp_118' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln143_22 = zext i1 %tmp_117" [top.cpp:143]   --->   Operation 707 'zext' 'zext_ln143_22' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 708 [1/1] (1.10ns)   --->   "%add_ln143_11 = add i24 %trunc_ln143_10, i24 %zext_ln143_22" [top.cpp:143]   --->   Operation 708 'add' 'add_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_11, i32 23" [top.cpp:143]   --->   Operation 709 'bitselect' 'tmp_119' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_66)   --->   "%xor_ln143_55 = xor i1 %tmp_119, i1 1" [top.cpp:143]   --->   Operation 710 'xor' 'xor_ln143_55' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 711 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_66 = and i1 %tmp_118, i1 %xor_ln143_55" [top.cpp:143]   --->   Operation 711 'and' 'and_ln143_66' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_70)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_35, i32 38" [top.cpp:143]   --->   Operation 712 'bitselect' 'tmp_120' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_11, i32 39, i32 40" [top.cpp:143]   --->   Operation 713 'partselect' 'tmp_121' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 714 [1/1] (0.62ns)   --->   "%icmp_ln143_33 = icmp_eq  i2 %tmp_121, i2 3" [top.cpp:143]   --->   Operation 714 'icmp' 'icmp_ln143_33' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_11, i32 38, i32 40" [top.cpp:143]   --->   Operation 715 'partselect' 'tmp_122' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_13 : Operation 716 [1/1] (0.74ns)   --->   "%icmp_ln143_34 = icmp_eq  i3 %tmp_122, i3 7" [top.cpp:143]   --->   Operation 716 'icmp' 'icmp_ln143_34' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 717 [1/1] (0.74ns)   --->   "%icmp_ln143_35 = icmp_eq  i3 %tmp_122, i3 0" [top.cpp:143]   --->   Operation 717 'icmp' 'icmp_ln143_35' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_69)   --->   "%select_ln143_44 = select i1 %and_ln143_66, i1 %icmp_ln143_34, i1 %icmp_ln143_35" [top.cpp:143]   --->   Operation 718 'select' 'select_ln143_44' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_70)   --->   "%xor_ln143_56 = xor i1 %tmp_120, i1 1" [top.cpp:143]   --->   Operation 719 'xor' 'xor_ln143_56' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_70)   --->   "%and_ln143_67 = and i1 %icmp_ln143_33, i1 %xor_ln143_56" [top.cpp:143]   --->   Operation 720 'and' 'and_ln143_67' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_70)   --->   "%select_ln143_45 = select i1 %and_ln143_66, i1 %and_ln143_67, i1 %icmp_ln143_34" [top.cpp:143]   --->   Operation 721 'select' 'select_ln143_45' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_23)   --->   "%and_ln143_68 = and i1 %and_ln143_66, i1 %icmp_ln143_34" [top.cpp:143]   --->   Operation 722 'and' 'and_ln143_68' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_69)   --->   "%xor_ln143_57 = xor i1 %select_ln143_44, i1 1" [top.cpp:143]   --->   Operation 723 'xor' 'xor_ln143_57' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_69)   --->   "%or_ln143_22 = or i1 %tmp_119, i1 %xor_ln143_57" [top.cpp:143]   --->   Operation 724 'or' 'or_ln143_22' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_69)   --->   "%xor_ln143_58 = xor i1 %tmp_116, i1 1" [top.cpp:143]   --->   Operation 725 'xor' 'xor_ln143_58' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 726 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_69 = and i1 %or_ln143_22, i1 %xor_ln143_58" [top.cpp:143]   --->   Operation 726 'and' 'and_ln143_69' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 727 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_70 = and i1 %tmp_119, i1 %select_ln143_45" [top.cpp:143]   --->   Operation 727 'and' 'and_ln143_70' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_23)   --->   "%or_ln143_43 = or i1 %and_ln143_68, i1 %and_ln143_70" [top.cpp:143]   --->   Operation 728 'or' 'or_ln143_43' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_23)   --->   "%xor_ln143_59 = xor i1 %or_ln143_43, i1 1" [top.cpp:143]   --->   Operation 729 'xor' 'xor_ln143_59' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_23)   --->   "%and_ln143_71 = and i1 %tmp_116, i1 %xor_ln143_59" [top.cpp:143]   --->   Operation 730 'and' 'and_ln143_71' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_47)   --->   "%select_ln143_46 = select i1 %and_ln143_69, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 731 'select' 'select_ln143_46' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 732 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_23 = or i1 %and_ln143_69, i1 %and_ln143_71" [top.cpp:143]   --->   Operation 732 'or' 'or_ln143_23' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 733 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_47 = select i1 %or_ln143_23, i24 %select_ln143_46, i24 %add_ln143_11" [top.cpp:143]   --->   Operation 733 'select' 'select_ln143_47' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 734 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_19, i4 15" [top.cpp:139]   --->   Operation 734 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln143_21 = zext i24 %select_ln143_43" [top.cpp:143]   --->   Operation 735 'zext' 'zext_ln143_21' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln143_36 = sext i24 %tmp_local_12_load" [top.cpp:143]   --->   Operation 736 'sext' 'sext_ln143_36' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln143_37 = sext i17 %scale_12" [top.cpp:143]   --->   Operation 737 'sext' 'sext_ln143_37' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 738 [1/1] (3.38ns)   --->   "%mul_ln143_12 = mul i41 %sext_ln143_37, i41 %sext_ln143_36" [top.cpp:143]   --->   Operation 738 'mul' 'mul_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln143_38 = sext i41 %mul_ln143_12" [top.cpp:143]   --->   Operation 739 'sext' 'sext_ln143_38' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_38, i32 47" [top.cpp:143]   --->   Operation 740 'bitselect' 'tmp_126' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln143_11 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_12, i32 14, i32 37" [top.cpp:143]   --->   Operation 741 'partselect' 'trunc_ln143_11' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_38, i32 13" [top.cpp:143]   --->   Operation 742 'bitselect' 'tmp_127' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_72)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_38, i32 37" [top.cpp:143]   --->   Operation 743 'bitselect' 'tmp_128' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln143_24 = zext i1 %tmp_127" [top.cpp:143]   --->   Operation 744 'zext' 'zext_ln143_24' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 745 [1/1] (1.10ns)   --->   "%add_ln143_12 = add i24 %trunc_ln143_11, i24 %zext_ln143_24" [top.cpp:143]   --->   Operation 745 'add' 'add_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_12, i32 23" [top.cpp:143]   --->   Operation 746 'bitselect' 'tmp_129' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_72)   --->   "%xor_ln143_60 = xor i1 %tmp_129, i1 1" [top.cpp:143]   --->   Operation 747 'xor' 'xor_ln143_60' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 748 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_72 = and i1 %tmp_128, i1 %xor_ln143_60" [top.cpp:143]   --->   Operation 748 'and' 'and_ln143_72' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_76)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_38, i32 38" [top.cpp:143]   --->   Operation 749 'bitselect' 'tmp_130' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_12, i32 39, i32 40" [top.cpp:143]   --->   Operation 750 'partselect' 'tmp_131' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 751 [1/1] (0.62ns)   --->   "%icmp_ln143_36 = icmp_eq  i2 %tmp_131, i2 3" [top.cpp:143]   --->   Operation 751 'icmp' 'icmp_ln143_36' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_12, i32 38, i32 40" [top.cpp:143]   --->   Operation 752 'partselect' 'tmp_134' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_14 : Operation 753 [1/1] (0.74ns)   --->   "%icmp_ln143_37 = icmp_eq  i3 %tmp_134, i3 7" [top.cpp:143]   --->   Operation 753 'icmp' 'icmp_ln143_37' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 754 [1/1] (0.74ns)   --->   "%icmp_ln143_38 = icmp_eq  i3 %tmp_134, i3 0" [top.cpp:143]   --->   Operation 754 'icmp' 'icmp_ln143_38' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_75)   --->   "%select_ln143_48 = select i1 %and_ln143_72, i1 %icmp_ln143_37, i1 %icmp_ln143_38" [top.cpp:143]   --->   Operation 755 'select' 'select_ln143_48' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_76)   --->   "%xor_ln143_61 = xor i1 %tmp_130, i1 1" [top.cpp:143]   --->   Operation 756 'xor' 'xor_ln143_61' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_76)   --->   "%and_ln143_73 = and i1 %icmp_ln143_36, i1 %xor_ln143_61" [top.cpp:143]   --->   Operation 757 'and' 'and_ln143_73' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_76)   --->   "%select_ln143_49 = select i1 %and_ln143_72, i1 %and_ln143_73, i1 %icmp_ln143_37" [top.cpp:143]   --->   Operation 758 'select' 'select_ln143_49' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_25)   --->   "%and_ln143_74 = and i1 %and_ln143_72, i1 %icmp_ln143_37" [top.cpp:143]   --->   Operation 759 'and' 'and_ln143_74' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_75)   --->   "%xor_ln143_62 = xor i1 %select_ln143_48, i1 1" [top.cpp:143]   --->   Operation 760 'xor' 'xor_ln143_62' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_75)   --->   "%or_ln143_24 = or i1 %tmp_129, i1 %xor_ln143_62" [top.cpp:143]   --->   Operation 761 'or' 'or_ln143_24' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_75)   --->   "%xor_ln143_63 = xor i1 %tmp_126, i1 1" [top.cpp:143]   --->   Operation 762 'xor' 'xor_ln143_63' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 763 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_75 = and i1 %or_ln143_24, i1 %xor_ln143_63" [top.cpp:143]   --->   Operation 763 'and' 'and_ln143_75' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 764 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_76 = and i1 %tmp_129, i1 %select_ln143_49" [top.cpp:143]   --->   Operation 764 'and' 'and_ln143_76' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_25)   --->   "%or_ln143_44 = or i1 %and_ln143_74, i1 %and_ln143_76" [top.cpp:143]   --->   Operation 765 'or' 'or_ln143_44' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_25)   --->   "%xor_ln143_64 = xor i1 %or_ln143_44, i1 1" [top.cpp:143]   --->   Operation 766 'xor' 'xor_ln143_64' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_25)   --->   "%and_ln143_77 = and i1 %tmp_126, i1 %xor_ln143_64" [top.cpp:143]   --->   Operation 767 'and' 'and_ln143_77' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_51)   --->   "%select_ln143_50 = select i1 %and_ln143_75, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 768 'select' 'select_ln143_50' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 769 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_25 = or i1 %and_ln143_75, i1 %and_ln143_77" [top.cpp:143]   --->   Operation 769 'or' 'or_ln143_25' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 770 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_51 = select i1 %or_ln143_25, i24 %select_ln143_50, i24 %add_ln143_12" [top.cpp:143]   --->   Operation 770 'select' 'select_ln143_51' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 771 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_21, i4 15" [top.cpp:139]   --->   Operation 771 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln143_23 = zext i24 %select_ln143_47" [top.cpp:143]   --->   Operation 772 'zext' 'zext_ln143_23' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln143_39 = sext i24 %tmp_local_13_load" [top.cpp:143]   --->   Operation 773 'sext' 'sext_ln143_39' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln143_40 = sext i17 %scale_13" [top.cpp:143]   --->   Operation 774 'sext' 'sext_ln143_40' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 775 [1/1] (3.38ns)   --->   "%mul_ln143_13 = mul i41 %sext_ln143_40, i41 %sext_ln143_39" [top.cpp:143]   --->   Operation 775 'mul' 'mul_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln143_41 = sext i41 %mul_ln143_13" [top.cpp:143]   --->   Operation 776 'sext' 'sext_ln143_41' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_41, i32 47" [top.cpp:143]   --->   Operation 777 'bitselect' 'tmp_136' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln143_12 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_13, i32 14, i32 37" [top.cpp:143]   --->   Operation 778 'partselect' 'trunc_ln143_12' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_41, i32 13" [top.cpp:143]   --->   Operation 779 'bitselect' 'tmp_137' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_78)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_41, i32 37" [top.cpp:143]   --->   Operation 780 'bitselect' 'tmp_138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln143_26 = zext i1 %tmp_137" [top.cpp:143]   --->   Operation 781 'zext' 'zext_ln143_26' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 782 [1/1] (1.10ns)   --->   "%add_ln143_13 = add i24 %trunc_ln143_12, i24 %zext_ln143_26" [top.cpp:143]   --->   Operation 782 'add' 'add_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_13, i32 23" [top.cpp:143]   --->   Operation 783 'bitselect' 'tmp_139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_78)   --->   "%xor_ln143_65 = xor i1 %tmp_139, i1 1" [top.cpp:143]   --->   Operation 784 'xor' 'xor_ln143_65' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 785 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_78 = and i1 %tmp_138, i1 %xor_ln143_65" [top.cpp:143]   --->   Operation 785 'and' 'and_ln143_78' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_82)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_41, i32 38" [top.cpp:143]   --->   Operation 786 'bitselect' 'tmp_140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_13, i32 39, i32 40" [top.cpp:143]   --->   Operation 787 'partselect' 'tmp_143' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 788 [1/1] (0.62ns)   --->   "%icmp_ln143_39 = icmp_eq  i2 %tmp_143, i2 3" [top.cpp:143]   --->   Operation 788 'icmp' 'icmp_ln143_39' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_13, i32 38, i32 40" [top.cpp:143]   --->   Operation 789 'partselect' 'tmp_144' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 790 [1/1] (0.74ns)   --->   "%icmp_ln143_40 = icmp_eq  i3 %tmp_144, i3 7" [top.cpp:143]   --->   Operation 790 'icmp' 'icmp_ln143_40' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 791 [1/1] (0.74ns)   --->   "%icmp_ln143_41 = icmp_eq  i3 %tmp_144, i3 0" [top.cpp:143]   --->   Operation 791 'icmp' 'icmp_ln143_41' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_81)   --->   "%select_ln143_52 = select i1 %and_ln143_78, i1 %icmp_ln143_40, i1 %icmp_ln143_41" [top.cpp:143]   --->   Operation 792 'select' 'select_ln143_52' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_82)   --->   "%xor_ln143_66 = xor i1 %tmp_140, i1 1" [top.cpp:143]   --->   Operation 793 'xor' 'xor_ln143_66' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_82)   --->   "%and_ln143_79 = and i1 %icmp_ln143_39, i1 %xor_ln143_66" [top.cpp:143]   --->   Operation 794 'and' 'and_ln143_79' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_82)   --->   "%select_ln143_53 = select i1 %and_ln143_78, i1 %and_ln143_79, i1 %icmp_ln143_40" [top.cpp:143]   --->   Operation 795 'select' 'select_ln143_53' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_27)   --->   "%and_ln143_80 = and i1 %and_ln143_78, i1 %icmp_ln143_40" [top.cpp:143]   --->   Operation 796 'and' 'and_ln143_80' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_81)   --->   "%xor_ln143_67 = xor i1 %select_ln143_52, i1 1" [top.cpp:143]   --->   Operation 797 'xor' 'xor_ln143_67' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_81)   --->   "%or_ln143_26 = or i1 %tmp_139, i1 %xor_ln143_67" [top.cpp:143]   --->   Operation 798 'or' 'or_ln143_26' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_81)   --->   "%xor_ln143_68 = xor i1 %tmp_136, i1 1" [top.cpp:143]   --->   Operation 799 'xor' 'xor_ln143_68' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 800 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_81 = and i1 %or_ln143_26, i1 %xor_ln143_68" [top.cpp:143]   --->   Operation 800 'and' 'and_ln143_81' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 801 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_82 = and i1 %tmp_139, i1 %select_ln143_53" [top.cpp:143]   --->   Operation 801 'and' 'and_ln143_82' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_27)   --->   "%or_ln143_45 = or i1 %and_ln143_80, i1 %and_ln143_82" [top.cpp:143]   --->   Operation 802 'or' 'or_ln143_45' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_27)   --->   "%xor_ln143_69 = xor i1 %or_ln143_45, i1 1" [top.cpp:143]   --->   Operation 803 'xor' 'xor_ln143_69' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_27)   --->   "%and_ln143_83 = and i1 %tmp_136, i1 %xor_ln143_69" [top.cpp:143]   --->   Operation 804 'and' 'and_ln143_83' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_55)   --->   "%select_ln143_54 = select i1 %and_ln143_81, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 805 'select' 'select_ln143_54' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 806 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_27 = or i1 %and_ln143_81, i1 %and_ln143_83" [top.cpp:143]   --->   Operation 806 'or' 'or_ln143_27' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 807 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_55 = select i1 %or_ln143_27, i24 %select_ln143_54, i24 %add_ln143_13" [top.cpp:143]   --->   Operation 807 'select' 'select_ln143_55' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 808 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_23, i4 15" [top.cpp:139]   --->   Operation 808 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln143_25 = zext i24 %select_ln143_51" [top.cpp:143]   --->   Operation 809 'zext' 'zext_ln143_25' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln143_42 = sext i24 %tmp_local_14_load" [top.cpp:143]   --->   Operation 810 'sext' 'sext_ln143_42' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln143_43 = sext i17 %scale_14" [top.cpp:143]   --->   Operation 811 'sext' 'sext_ln143_43' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 812 [1/1] (3.38ns)   --->   "%mul_ln143_14 = mul i41 %sext_ln143_43, i41 %sext_ln143_42" [top.cpp:143]   --->   Operation 812 'mul' 'mul_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln143_44 = sext i41 %mul_ln143_14" [top.cpp:143]   --->   Operation 813 'sext' 'sext_ln143_44' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_44, i32 47" [top.cpp:143]   --->   Operation 814 'bitselect' 'tmp_146' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln143_13 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_14, i32 14, i32 37" [top.cpp:143]   --->   Operation 815 'partselect' 'trunc_ln143_13' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_44, i32 13" [top.cpp:143]   --->   Operation 816 'bitselect' 'tmp_147' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_84)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_44, i32 37" [top.cpp:143]   --->   Operation 817 'bitselect' 'tmp_148' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln143_28 = zext i1 %tmp_147" [top.cpp:143]   --->   Operation 818 'zext' 'zext_ln143_28' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 819 [1/1] (1.10ns)   --->   "%add_ln143_14 = add i24 %trunc_ln143_13, i24 %zext_ln143_28" [top.cpp:143]   --->   Operation 819 'add' 'add_ln143_14' <Predicate = (!icmp_ln138)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_14, i32 23" [top.cpp:143]   --->   Operation 820 'bitselect' 'tmp_149' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_84)   --->   "%xor_ln143_70 = xor i1 %tmp_149, i1 1" [top.cpp:143]   --->   Operation 821 'xor' 'xor_ln143_70' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 822 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_84 = and i1 %tmp_148, i1 %xor_ln143_70" [top.cpp:143]   --->   Operation 822 'and' 'and_ln143_84' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_88)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_44, i32 38" [top.cpp:143]   --->   Operation 823 'bitselect' 'tmp_150' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_14, i32 39, i32 40" [top.cpp:143]   --->   Operation 824 'partselect' 'tmp_151' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 825 [1/1] (0.62ns)   --->   "%icmp_ln143_42 = icmp_eq  i2 %tmp_151, i2 3" [top.cpp:143]   --->   Operation 825 'icmp' 'icmp_ln143_42' <Predicate = (!icmp_ln138)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_14, i32 38, i32 40" [top.cpp:143]   --->   Operation 826 'partselect' 'tmp_152' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_16 : Operation 827 [1/1] (0.74ns)   --->   "%icmp_ln143_43 = icmp_eq  i3 %tmp_152, i3 7" [top.cpp:143]   --->   Operation 827 'icmp' 'icmp_ln143_43' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 828 [1/1] (0.74ns)   --->   "%icmp_ln143_44 = icmp_eq  i3 %tmp_152, i3 0" [top.cpp:143]   --->   Operation 828 'icmp' 'icmp_ln143_44' <Predicate = (!icmp_ln138)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_87)   --->   "%select_ln143_56 = select i1 %and_ln143_84, i1 %icmp_ln143_43, i1 %icmp_ln143_44" [top.cpp:143]   --->   Operation 829 'select' 'select_ln143_56' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_88)   --->   "%xor_ln143_71 = xor i1 %tmp_150, i1 1" [top.cpp:143]   --->   Operation 830 'xor' 'xor_ln143_71' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_88)   --->   "%and_ln143_85 = and i1 %icmp_ln143_42, i1 %xor_ln143_71" [top.cpp:143]   --->   Operation 831 'and' 'and_ln143_85' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_88)   --->   "%select_ln143_57 = select i1 %and_ln143_84, i1 %and_ln143_85, i1 %icmp_ln143_43" [top.cpp:143]   --->   Operation 832 'select' 'select_ln143_57' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_29)   --->   "%and_ln143_86 = and i1 %and_ln143_84, i1 %icmp_ln143_43" [top.cpp:143]   --->   Operation 833 'and' 'and_ln143_86' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_87)   --->   "%xor_ln143_72 = xor i1 %select_ln143_56, i1 1" [top.cpp:143]   --->   Operation 834 'xor' 'xor_ln143_72' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_87)   --->   "%or_ln143_28 = or i1 %tmp_149, i1 %xor_ln143_72" [top.cpp:143]   --->   Operation 835 'or' 'or_ln143_28' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_87)   --->   "%xor_ln143_73 = xor i1 %tmp_146, i1 1" [top.cpp:143]   --->   Operation 836 'xor' 'xor_ln143_73' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 837 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_87 = and i1 %or_ln143_28, i1 %xor_ln143_73" [top.cpp:143]   --->   Operation 837 'and' 'and_ln143_87' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 838 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_88 = and i1 %tmp_149, i1 %select_ln143_57" [top.cpp:143]   --->   Operation 838 'and' 'and_ln143_88' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_29)   --->   "%or_ln143_46 = or i1 %and_ln143_86, i1 %and_ln143_88" [top.cpp:143]   --->   Operation 839 'or' 'or_ln143_46' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_29)   --->   "%xor_ln143_74 = xor i1 %or_ln143_46, i1 1" [top.cpp:143]   --->   Operation 840 'xor' 'xor_ln143_74' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_29)   --->   "%and_ln143_89 = and i1 %tmp_146, i1 %xor_ln143_74" [top.cpp:143]   --->   Operation 841 'and' 'and_ln143_89' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_59)   --->   "%select_ln143_58 = select i1 %and_ln143_87, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 842 'select' 'select_ln143_58' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 843 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_29 = or i1 %and_ln143_87, i1 %and_ln143_89" [top.cpp:143]   --->   Operation 843 'or' 'or_ln143_29' <Predicate = (!icmp_ln138)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 844 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_59 = select i1 %or_ln143_29, i24 %select_ln143_58, i24 %add_ln143_14" [top.cpp:143]   --->   Operation 844 'select' 'select_ln143_59' <Predicate = (!icmp_ln138)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 845 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_25, i4 15" [top.cpp:139]   --->   Operation 845 'write' 'write_ln139' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln143_27 = zext i24 %select_ln143_55" [top.cpp:143]   --->   Operation 846 'zext' 'zext_ln143_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln143_45 = sext i24 %tmp_local_15_load" [top.cpp:143]   --->   Operation 847 'sext' 'sext_ln143_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln143_46 = sext i17 %scale_15" [top.cpp:143]   --->   Operation 848 'sext' 'sext_ln143_46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 849 [1/1] (3.38ns)   --->   "%mul_ln143_15 = mul i41 %sext_ln143_46, i41 %sext_ln143_45" [top.cpp:143]   --->   Operation 849 'mul' 'mul_ln143_15' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln143_47 = sext i41 %mul_ln143_15" [top.cpp:143]   --->   Operation 850 'sext' 'sext_ln143_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_47, i32 47" [top.cpp:143]   --->   Operation 851 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln143_14 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln143_15, i32 14, i32 37" [top.cpp:143]   --->   Operation 852 'partselect' 'trunc_ln143_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_47, i32 13" [top.cpp:143]   --->   Operation 853 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_90)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_47, i32 37" [top.cpp:143]   --->   Operation 854 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln143_30 = zext i1 %tmp_155" [top.cpp:143]   --->   Operation 855 'zext' 'zext_ln143_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 856 [1/1] (1.10ns)   --->   "%add_ln143_15 = add i24 %trunc_ln143_14, i24 %zext_ln143_30" [top.cpp:143]   --->   Operation 856 'add' 'add_ln143_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln143_15, i32 23" [top.cpp:143]   --->   Operation 857 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_90)   --->   "%xor_ln143_75 = xor i1 %tmp_157, i1 1" [top.cpp:143]   --->   Operation 858 'xor' 'xor_ln143_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 859 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_90 = and i1 %tmp_156, i1 %xor_ln143_75" [top.cpp:143]   --->   Operation 859 'and' 'and_ln143_90' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_94)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln143_47, i32 38" [top.cpp:143]   --->   Operation 860 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln143_15, i32 39, i32 40" [top.cpp:143]   --->   Operation 861 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 862 [1/1] (0.62ns)   --->   "%icmp_ln143_45 = icmp_eq  i2 %tmp_159, i2 3" [top.cpp:143]   --->   Operation 862 'icmp' 'icmp_ln143_45' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln143_15, i32 38, i32 40" [top.cpp:143]   --->   Operation 863 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 864 [1/1] (0.74ns)   --->   "%icmp_ln143_46 = icmp_eq  i3 %tmp_160, i3 7" [top.cpp:143]   --->   Operation 864 'icmp' 'icmp_ln143_46' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 865 [1/1] (0.74ns)   --->   "%icmp_ln143_47 = icmp_eq  i3 %tmp_160, i3 0" [top.cpp:143]   --->   Operation 865 'icmp' 'icmp_ln143_47' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_93)   --->   "%select_ln143_60 = select i1 %and_ln143_90, i1 %icmp_ln143_46, i1 %icmp_ln143_47" [top.cpp:143]   --->   Operation 866 'select' 'select_ln143_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_94)   --->   "%xor_ln143_76 = xor i1 %tmp_158, i1 1" [top.cpp:143]   --->   Operation 867 'xor' 'xor_ln143_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_94)   --->   "%and_ln143_91 = and i1 %icmp_ln143_45, i1 %xor_ln143_76" [top.cpp:143]   --->   Operation 868 'and' 'and_ln143_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_94)   --->   "%select_ln143_61 = select i1 %and_ln143_90, i1 %and_ln143_91, i1 %icmp_ln143_46" [top.cpp:143]   --->   Operation 869 'select' 'select_ln143_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_31)   --->   "%and_ln143_92 = and i1 %and_ln143_90, i1 %icmp_ln143_46" [top.cpp:143]   --->   Operation 870 'and' 'and_ln143_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_93)   --->   "%xor_ln143_77 = xor i1 %select_ln143_60, i1 1" [top.cpp:143]   --->   Operation 871 'xor' 'xor_ln143_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_93)   --->   "%or_ln143_30 = or i1 %tmp_157, i1 %xor_ln143_77" [top.cpp:143]   --->   Operation 872 'or' 'or_ln143_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node and_ln143_93)   --->   "%xor_ln143_78 = xor i1 %tmp_154, i1 1" [top.cpp:143]   --->   Operation 873 'xor' 'xor_ln143_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 874 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_93 = and i1 %or_ln143_30, i1 %xor_ln143_78" [top.cpp:143]   --->   Operation 874 'and' 'and_ln143_93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 875 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln143_94 = and i1 %tmp_157, i1 %select_ln143_61" [top.cpp:143]   --->   Operation 875 'and' 'and_ln143_94' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_31)   --->   "%or_ln143_47 = or i1 %and_ln143_92, i1 %and_ln143_94" [top.cpp:143]   --->   Operation 876 'or' 'or_ln143_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_31)   --->   "%xor_ln143_79 = xor i1 %or_ln143_47, i1 1" [top.cpp:143]   --->   Operation 877 'xor' 'xor_ln143_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node or_ln143_31)   --->   "%and_ln143_95 = and i1 %tmp_154, i1 %xor_ln143_79" [top.cpp:143]   --->   Operation 878 'and' 'and_ln143_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_63)   --->   "%select_ln143_62 = select i1 %and_ln143_93, i24 8388607, i24 8388608" [top.cpp:143]   --->   Operation 879 'select' 'select_ln143_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 880 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln143_31 = or i1 %and_ln143_93, i1 %and_ln143_95" [top.cpp:143]   --->   Operation 880 'or' 'or_ln143_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 881 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln143_63 = select i1 %or_ln143_31, i24 %select_ln143_62, i24 %add_ln143_15" [top.cpp:143]   --->   Operation 881 'select' 'select_ln143_63' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 882 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_27, i4 15" [top.cpp:139]   --->   Operation 882 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln143_29 = zext i24 %select_ln143_59" [top.cpp:143]   --->   Operation 883 'zext' 'zext_ln143_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 884 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_29, i4 15" [top.cpp:139]   --->   Operation 884 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 885 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_7_VITIS_LOOP_139_8_str"   --->   Operation 885 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 886 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 886 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 887 [1/1] (0.00ns)   --->   "%specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:140]   --->   Operation 887 'specpipeline' 'specpipeline_ln140' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln143_31 = zext i24 %select_ln143_63" [top.cpp:143]   --->   Operation 888 'zext' 'zext_ln143_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 889 [1/1] (7.30ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143_31, i4 15" [top.cpp:139]   --->   Operation 889 'write' 'write_ln139' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 890 [1/1] (0.00ns)   --->   "%br_ln139 = br void %land.end49.i.i.i" [top.cpp:139]   --->   Operation 890 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln138', top.cpp:138) of constant 0 on local variable 'i', top.cpp:138 [42]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:138) on local variable 'i', top.cpp:138 [53]  (0.000 ns)
	'add' operation 9 bit ('add_ln138', top.cpp:138) [56]  (0.921 ns)
	'select' operation 9 bit ('select_ln138_1', top.cpp:138) [62]  (0.458 ns)
	'getelementptr' operation 10 bit ('tmp_local_addr', top.cpp:143) [69]  (0.000 ns)
	'load' operation 24 bit ('tmp_local_load', top.cpp:143) on array 'tmp_local' [96]  (1.352 ns)

 <State 2>: 6.844ns
The critical path consists of the following:
	'load' operation 24 bit ('col_sums_load', top.cpp:142) on array 'col_sums' [86]  (0.790 ns)
	'sub' operation 38 bit ('sub_ln142', top.cpp:142) [89]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln142_1', top.cpp:142) [92]  (1.016 ns)
	'select' operation 17 bit ('scale', top.cpp:142) [95]  (0.425 ns)
	'mul' operation 41 bit ('mul_ln143', top.cpp:143) [99]  (3.387 ns)

 <State 3>: 5.925ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln143_1', top.cpp:143) [147]  (3.387 ns)
	'add' operation 24 bit ('add_ln143_1', top.cpp:143) [154]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln143_5', top.cpp:143) [156]  (0.000 ns)
	'and' operation 1 bit ('and_ln143_6', top.cpp:143) [157]  (0.331 ns)
	'select' operation 1 bit ('select_ln143_4', top.cpp:143) [164]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln143_7', top.cpp:143) [169]  (0.000 ns)
	'or' operation 1 bit ('or_ln143_2', top.cpp:143) [170]  (0.000 ns)
	'and' operation 1 bit ('and_ln143_9', top.cpp:143) [172]  (0.331 ns)
	'or' operation 1 bit ('or_ln143_3', top.cpp:143) [178]  (0.331 ns)
	'select' operation 24 bit ('select_ln143_7', top.cpp:143) [179]  (0.435 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [853]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [854]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [855]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [856]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [857]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [858]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [859]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [860]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [861]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [862]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [863]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [864]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [865]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [866]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [867]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln139', top.cpp:139) on port 'C' (top.cpp:139) [868]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
