Analysis & Synthesis report for rc4
Mon Jun 16 21:28:13 2025
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 17. Source assignments for Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1
 18. Source assignments for Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1
 19. Source assignments for Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 20. Source assignments for Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1
 21. Source assignments for Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1
 22. Source assignments for Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 23. Source assignments for Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1
 24. Source assignments for Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1
 25. Source assignments for Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 26. Source assignments for Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1
 27. Source assignments for Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1
 28. Source assignments for sld_signaltap:auto_signaltap_4
 29. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1
 30. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|FSM_Get_Key:Get_Next_Secret_Key
 31. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|FSM_MUX:FSM_MEM_MUX
 32. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2
 36. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|FSM_Get_Key:Get_Next_Secret_Key
 37. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|FSM_MUX:FSM_MEM_MUX
 38. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3
 42. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|FSM_Get_Key:Get_Next_Secret_Key
 43. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|FSM_MUX:FSM_MEM_MUX
 44. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4
 48. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|FSM_Get_Key:Get_Next_Secret_Key
 49. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|FSM_MUX:FSM_MEM_MUX
 50. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component
 53. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_4
 54. Parameter Settings for Inferred Entity Instance: Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0
 55. Parameter Settings for Inferred Entity Instance: Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0
 56. Parameter Settings for Inferred Entity Instance: Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0
 57. Parameter Settings for Inferred Entity Instance: Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg"
 60. Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core4|FSM_MUX:FSM_MEM_MUX"
 61. Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg"
 62. Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core3|FSM_MUX:FSM_MEM_MUX"
 63. Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg"
 64. Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core2|FSM_MUX:FSM_MEM_MUX"
 65. Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg"
 66. Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core1|FSM_MUX:FSM_MEM_MUX"
 67. SignalTap II Logic Analyzer Settings
 68. In-System Memory Content Editor Settings
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_4
 71. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 72. Elapsed Time Per Partition
 73. Connections to In-System Debugging Instance "auto_signaltap_4"
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 16 21:28:13 2025       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1861                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 10,880                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processor 13           ;   0.0%      ;
;     Processor 14           ;   0.0%      ;
;     Processor 15           ;   0.0%      ;
;     Processor 16           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../FSM_Start/FSM_Start.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Start/FSM_Start.sv                                                             ;             ;
; s_memory.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/s_memory.v                                                         ;             ;
; ../FSM_Init/FSM_Init.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Init/FSM_Init.sv                                                               ;             ;
; ../FSM_Controller+FSM_MUX/FSM_Controller.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Controller+FSM_MUX/FSM_Controller.sv                                           ;             ;
; ../FSM_Controller+FSM_MUX/FSM_MUX.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Controller+FSM_MUX/FSM_MUX.sv                                                  ;             ;
; ../FSM_Shuffler/FSM_Shuffler.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv                                                       ;             ;
; ROM_C_memory.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ROM_C_memory.v                                                     ;             ;
; d_memory.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/d_memory.v                                                         ;             ;
; ../FSM_Shuffler_B/FSM_Shuffler_B.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler_B/FSM_Shuffler_B.sv                                                   ;             ;
; ../FSM_Checker/FSM_Checker.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Checker/FSM_Checker.sv                                                         ;             ;
; ksa.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv                                                             ;             ;
; ../FSM_Get_Key/FSM_Get_Key.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Get_Key/FSM_Get_Key.sv                                                         ;             ;
; ../Cracking_RC4/Cracking_RC4.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv                                                       ;             ;
; ../Cracking_RC4/Key_Selecter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Key_Selecter.sv                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;             ;
; db/altsyncram_2d32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_2d32.tdf                                             ;             ;
; db/altsyncram_dsp2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_dsp2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;             ;
; db/altsyncram_lbt1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_lbt1.tdf                                             ;             ;
; db/altsyncram_31v2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_31v2.tdf                                             ;             ;
; ../message.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/message.mif                                                        ;             ;
; db/altsyncram_oa32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_oa32.tdf                                             ;             ;
; db/altsyncram_nop2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_nop2.tdf                                             ;             ;
; sevensegmentdisplaydecoder.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/sevensegmentdisplaydecoder.v                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                         ;             ;
; db/altsyncram_plh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_plh4.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                        ;             ;
; db/cntr_e7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cntr_e7i.tdf                                                    ;             ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cmpr_b9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                 ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                                ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                            ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/alt_u_div_ose.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1940                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 2859                     ;
;     -- 7 input functions                    ; 19                       ;
;     -- 6 input functions                    ; 514                      ;
;     -- 5 input functions                    ; 559                      ;
;     -- 4 input functions                    ; 843                      ;
;     -- <=3 input functions                  ; 924                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1861                     ;
;                                             ;                          ;
; I/O pins                                    ; 67                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 10880                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1097                     ;
; Total fan-out                               ; 20665                    ;
; Average fan-out                             ; 4.16                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa                                                                                                                                    ; 2859 (8)            ; 1861 (0)                  ; 10880             ; 0          ; 67   ; 0            ; |ksa                                                                                                                                                                                                                                                                                                                                            ; ksa                               ; work         ;
;    |Cracking_RC4:Cracking_RC4_Core1|                                                                                                    ; 575 (14)            ; 304 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1                                                                                                                                                                                                                                                                                                            ; Cracking_RC4                      ; work         ;
;       |FSM_Checker:FSM_Checker|                                                                                                         ; 38 (38)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Checker:FSM_Checker                                                                                                                                                                                                                                                                                    ; FSM_Checker                       ; work         ;
;       |FSM_Controller:FSM_ksa_Controller|                                                                                               ; 24 (24)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Controller:FSM_ksa_Controller                                                                                                                                                                                                                                                                          ; FSM_Controller                    ; work         ;
;       |FSM_Get_Key:Get_Next_Secret_Key|                                                                                                 ; 69 (69)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Get_Key:Get_Next_Secret_Key                                                                                                                                                                                                                                                                            ; FSM_Get_Key                       ; work         ;
;       |FSM_Init:FSM_Initialiser|                                                                                                        ; 32 (32)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Init:FSM_Initialiser                                                                                                                                                                                                                                                                                   ; FSM_Init                          ; work         ;
;       |FSM_MUX:FSM_MEM_MUX|                                                                                                             ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_MUX:FSM_MEM_MUX                                                                                                                                                                                                                                                                                        ; FSM_MUX                           ; work         ;
;       |FSM_Shuffler:FSM_Shuffle|                                                                                                        ; 116 (79)            ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle                                                                                                                                                                                                                                                                                   ; FSM_Shuffler                      ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                     ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                         ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                   ; alt_u_div_ose                     ; work         ;
;       |FSM_Shuffler_B:FSM_Shuffle_B|                                                                                                    ; 149 (149)           ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler_B:FSM_Shuffle_B                                                                                                                                                                                                                                                                               ; FSM_Shuffler_B                    ; work         ;
;       |ROM_C_memory:ROM_msg_C_memory|                                                                                                   ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory                                                                                                                                                                                                                                                                              ; ROM_C_memory                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_lbt1:auto_generated|                                                                                            ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated                                                                                                                                                                                                               ; altsyncram_lbt1                   ; work         ;
;                |altsyncram_31v2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1                                                                                                                                                                                   ; altsyncram_31v2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 38 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                  ; sld_rom_sr                        ; work         ;
;       |d_memory:d_memory_msg|                                                                                                           ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg                                                                                                                                                                                                                                                                                      ; d_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_oa32:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated                                                                                                                                                                                                                       ; altsyncram_oa32                   ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1                                                                                                                                                                                           ; altsyncram_nop2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |s_memory:s_memory_working|                                                                                                       ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working                                                                                                                                                                                                                                                                                  ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_2d32:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                                                                                                                                   ; altsyncram_2d32                   ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                                                                                                                                       ; altsyncram_dsp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |Cracking_RC4:Cracking_RC4_Core2|                                                                                                    ; 575 (14)            ; 304 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2                                                                                                                                                                                                                                                                                                            ; Cracking_RC4                      ; work         ;
;       |FSM_Checker:FSM_Checker|                                                                                                         ; 38 (38)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Checker:FSM_Checker                                                                                                                                                                                                                                                                                    ; FSM_Checker                       ; work         ;
;       |FSM_Controller:FSM_ksa_Controller|                                                                                               ; 24 (24)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Controller:FSM_ksa_Controller                                                                                                                                                                                                                                                                          ; FSM_Controller                    ; work         ;
;       |FSM_Get_Key:Get_Next_Secret_Key|                                                                                                 ; 69 (69)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Get_Key:Get_Next_Secret_Key                                                                                                                                                                                                                                                                            ; FSM_Get_Key                       ; work         ;
;       |FSM_Init:FSM_Initialiser|                                                                                                        ; 32 (32)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Init:FSM_Initialiser                                                                                                                                                                                                                                                                                   ; FSM_Init                          ; work         ;
;       |FSM_MUX:FSM_MEM_MUX|                                                                                                             ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_MUX:FSM_MEM_MUX                                                                                                                                                                                                                                                                                        ; FSM_MUX                           ; work         ;
;       |FSM_Shuffler:FSM_Shuffle|                                                                                                        ; 116 (79)            ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle                                                                                                                                                                                                                                                                                   ; FSM_Shuffler                      ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                     ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                         ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                   ; alt_u_div_ose                     ; work         ;
;       |FSM_Shuffler_B:FSM_Shuffle_B|                                                                                                    ; 149 (149)           ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler_B:FSM_Shuffle_B                                                                                                                                                                                                                                                                               ; FSM_Shuffler_B                    ; work         ;
;       |ROM_C_memory:ROM_msg_C_memory|                                                                                                   ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory                                                                                                                                                                                                                                                                              ; ROM_C_memory                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_lbt1:auto_generated|                                                                                            ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated                                                                                                                                                                                                               ; altsyncram_lbt1                   ; work         ;
;                |altsyncram_31v2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1                                                                                                                                                                                   ; altsyncram_31v2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 38 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                  ; sld_rom_sr                        ; work         ;
;       |d_memory:d_memory_msg|                                                                                                           ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg                                                                                                                                                                                                                                                                                      ; d_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_oa32:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated                                                                                                                                                                                                                       ; altsyncram_oa32                   ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1                                                                                                                                                                                           ; altsyncram_nop2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |s_memory:s_memory_working|                                                                                                       ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working                                                                                                                                                                                                                                                                                  ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_2d32:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                                                                                                                                   ; altsyncram_2d32                   ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                                                                                                                                       ; altsyncram_dsp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |Cracking_RC4:Cracking_RC4_Core3|                                                                                                    ; 574 (14)            ; 304 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3                                                                                                                                                                                                                                                                                                            ; Cracking_RC4                      ; work         ;
;       |FSM_Checker:FSM_Checker|                                                                                                         ; 38 (38)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Checker:FSM_Checker                                                                                                                                                                                                                                                                                    ; FSM_Checker                       ; work         ;
;       |FSM_Controller:FSM_ksa_Controller|                                                                                               ; 24 (24)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Controller:FSM_ksa_Controller                                                                                                                                                                                                                                                                          ; FSM_Controller                    ; work         ;
;       |FSM_Get_Key:Get_Next_Secret_Key|                                                                                                 ; 69 (69)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Get_Key:Get_Next_Secret_Key                                                                                                                                                                                                                                                                            ; FSM_Get_Key                       ; work         ;
;       |FSM_Init:FSM_Initialiser|                                                                                                        ; 32 (32)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Init:FSM_Initialiser                                                                                                                                                                                                                                                                                   ; FSM_Init                          ; work         ;
;       |FSM_MUX:FSM_MEM_MUX|                                                                                                             ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_MUX:FSM_MEM_MUX                                                                                                                                                                                                                                                                                        ; FSM_MUX                           ; work         ;
;       |FSM_Shuffler:FSM_Shuffle|                                                                                                        ; 116 (79)            ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle                                                                                                                                                                                                                                                                                   ; FSM_Shuffler                      ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                     ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                         ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                   ; alt_u_div_ose                     ; work         ;
;       |FSM_Shuffler_B:FSM_Shuffle_B|                                                                                                    ; 148 (148)           ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler_B:FSM_Shuffle_B                                                                                                                                                                                                                                                                               ; FSM_Shuffler_B                    ; work         ;
;       |ROM_C_memory:ROM_msg_C_memory|                                                                                                   ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory                                                                                                                                                                                                                                                                              ; ROM_C_memory                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_lbt1:auto_generated|                                                                                            ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated                                                                                                                                                                                                               ; altsyncram_lbt1                   ; work         ;
;                |altsyncram_31v2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1                                                                                                                                                                                   ; altsyncram_31v2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 38 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                  ; sld_rom_sr                        ; work         ;
;       |d_memory:d_memory_msg|                                                                                                           ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg                                                                                                                                                                                                                                                                                      ; d_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_oa32:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated                                                                                                                                                                                                                       ; altsyncram_oa32                   ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1                                                                                                                                                                                           ; altsyncram_nop2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |s_memory:s_memory_working|                                                                                                       ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working                                                                                                                                                                                                                                                                                  ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_2d32:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                                                                                                                                   ; altsyncram_2d32                   ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                                                                                                                                       ; altsyncram_dsp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |Cracking_RC4:Cracking_RC4_Core4|                                                                                                    ; 574 (14)            ; 304 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4                                                                                                                                                                                                                                                                                                            ; Cracking_RC4                      ; work         ;
;       |FSM_Checker:FSM_Checker|                                                                                                         ; 38 (38)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Checker:FSM_Checker                                                                                                                                                                                                                                                                                    ; FSM_Checker                       ; work         ;
;       |FSM_Controller:FSM_ksa_Controller|                                                                                               ; 24 (24)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Controller:FSM_ksa_Controller                                                                                                                                                                                                                                                                          ; FSM_Controller                    ; work         ;
;       |FSM_Get_Key:Get_Next_Secret_Key|                                                                                                 ; 69 (69)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Get_Key:Get_Next_Secret_Key                                                                                                                                                                                                                                                                            ; FSM_Get_Key                       ; work         ;
;       |FSM_Init:FSM_Initialiser|                                                                                                        ; 32 (32)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Init:FSM_Initialiser                                                                                                                                                                                                                                                                                   ; FSM_Init                          ; work         ;
;       |FSM_MUX:FSM_MEM_MUX|                                                                                                             ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_MUX:FSM_MEM_MUX                                                                                                                                                                                                                                                                                        ; FSM_MUX                           ; work         ;
;       |FSM_Shuffler:FSM_Shuffle|                                                                                                        ; 116 (79)            ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle                                                                                                                                                                                                                                                                                   ; FSM_Shuffler                      ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;             |lpm_divide_62m:auto_generated|                                                                                             ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                     ; lpm_divide_62m                    ; work         ;
;                |sign_div_unsign_9kh:divider|                                                                                            ; 37 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                         ; sign_div_unsign_9kh               ; work         ;
;                   |alt_u_div_ose:divider|                                                                                               ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                   ; alt_u_div_ose                     ; work         ;
;       |FSM_Shuffler_B:FSM_Shuffle_B|                                                                                                    ; 148 (148)           ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler_B:FSM_Shuffle_B                                                                                                                                                                                                                                                                               ; FSM_Shuffler_B                    ; work         ;
;       |ROM_C_memory:ROM_msg_C_memory|                                                                                                   ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory                                                                                                                                                                                                                                                                              ; ROM_C_memory                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_lbt1:auto_generated|                                                                                            ; 38 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated                                                                                                                                                                                                               ; altsyncram_lbt1                   ; work         ;
;                |altsyncram_31v2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1                                                                                                                                                                                   ; altsyncram_31v2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 38 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                  ; sld_rom_sr                        ; work         ;
;       |d_memory:d_memory_msg|                                                                                                           ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg                                                                                                                                                                                                                                                                                      ; d_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_oa32:auto_generated|                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated                                                                                                                                                                                                                       ; altsyncram_oa32                   ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1                                                                                                                                                                                           ; altsyncram_nop2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |s_memory:s_memory_working|                                                                                                       ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working                                                                                                                                                                                                                                                                                  ; s_memory                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_2d32:auto_generated|                                                                                            ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                                                                                                                                   ; altsyncram_2d32                   ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                                                                                                                                       ; altsyncram_dsp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |FSM_Start:Send_Start_Pulse|                                                                                                         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|FSM_Start:Send_Start_Pulse                                                                                                                                                                                                                                                                                                                 ; FSM_Start                         ; work         ;
;    |Key_Selecter:key_sel_u|                                                                                                             ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|Key_Selecter:key_sel_u                                                                                                                                                                                                                                                                                                                     ; Key_Selecter                      ; work         ;
;    |SevenSegmentDisplayDecoder:decoder0|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:decoder0                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:decoder1|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:decoder1                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:decoder2|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:decoder2                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:decoder3|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:decoder3                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:decoder4|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:decoder4                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:decoder5|                                                                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:decoder5                                                                                                                                                                                                                                                                                                        ; SevenSegmentDisplayDecoder        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 275 (1)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 274 (0)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 274 (0)             ; 313 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 274 (1)             ; 313 (17)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 273 (0)             ; 296 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 273 (225)           ; 296 (266)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 29 (29)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_4|                                                                                                     ; 213 (2)             ; 330 (10)                  ; 640               ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 211 (0)             ; 320 (0)                   ; 640               ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 211 (67)            ; 320 (94)                  ; 640               ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_plh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_plh4:auto_generated                                                                                                                                                 ; altsyncram_plh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 7 (1)               ; 41 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 5 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 5 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (9)              ; 50 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_e7i:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_e7i:auto_generated                                                             ; cntr_e7i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+----------------+
; Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1|ALTSYNCRAM                                   ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; ../message.mif ;
; Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; None           ;
; Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM                                       ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048 ; None           ;
; Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1|ALTSYNCRAM                                   ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; ../message.mif ;
; Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; None           ;
; Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM                                       ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048 ; None           ;
; Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1|ALTSYNCRAM                                   ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; ../message.mif ;
; Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; None           ;
; Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM                                       ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048 ; None           ;
; Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1|ALTSYNCRAM                                   ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; ../message.mif ;
; Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256  ; None           ;
; Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM                                       ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048 ; None           ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_plh4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 5            ; 128          ; 5            ; 640  ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory                                                                                                                                                                                                       ; ROM_C_memory.v  ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg                                                                                                                                                                                                               ; d_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working                                                                                                                                                                                                           ; s_memory.v      ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory                                                                                                                                                                                                       ; ROM_C_memory.v  ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg                                                                                                                                                                                                               ; d_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working                                                                                                                                                                                                           ; s_memory.v      ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory                                                                                                                                                                                                       ; ROM_C_memory.v  ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg                                                                                                                                                                                                               ; d_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working                                                                                                                                                                                                           ; s_memory.v      ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory                                                                                                                                                                                                       ; ROM_C_memory.v  ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg                                                                                                                                                                                                               ; d_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working                                                                                                                                                                                                           ; s_memory.v      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|imod[2..7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|imod[2..7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|imod[2..7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|imod[2..7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; FSM_Start:Send_Start_Pulse|state[1]                                                                                                                                                    ; Merged with FSM_Start:Send_Start_Pulse|state[0]                                                                                                                                                    ;
; Cracking_RC4:Cracking_RC4_Core4|FSM_Checker:FSM_Checker|state[5]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core4|FSM_Init:FSM_Initialiser|state[5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core3|FSM_Checker:FSM_Checker|state[5]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core3|FSM_Init:FSM_Initialiser|state[5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core2|FSM_Checker:FSM_Checker|state[5]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core2|FSM_Init:FSM_Initialiser|state[5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core1|FSM_Checker:FSM_Checker|state[5]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core1|FSM_Init:FSM_Initialiser|state[5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 45                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1861  ;
; Number of registers using Synchronous Clear  ; 267   ;
; Number of registers using Synchronous Load   ; 534   ;
; Number of registers using Asynchronous Clear ; 1283  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1042  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Cracking_RC4:Cracking_RC4_Core4|FSM_Get_Key:Get_Next_Secret_Key|Secret_Key_Instance[21]                                                                                                                                                                                                                                         ; 4       ;
; Cracking_RC4:Cracking_RC4_Core3|FSM_Get_Key:Get_Next_Secret_Key|Secret_Key_Instance[21]                                                                                                                                                                                                                                         ; 5       ;
; Cracking_RC4:Cracking_RC4_Core4|FSM_Get_Key:Get_Next_Secret_Key|Secret_Key_Instance[20]                                                                                                                                                                                                                                         ; 4       ;
; Cracking_RC4:Cracking_RC4_Core2|FSM_Get_Key:Get_Next_Secret_Key|Secret_Key_Instance[20]                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler_B:FSM_Shuffle_B|data_S[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler_B:FSM_Shuffle_B|data_S[7]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler_B:FSM_Shuffle_B|data_S[4]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler_B:FSM_Shuffle_B|data_S[3]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|data[5]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|addr[6]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|data[3]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|addr[7]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|data[0]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|addr[6]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|data[4]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|addr[3]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler_B:FSM_Shuffle_B|i[1]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler_B:FSM_Shuffle_B|i[0]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler_B:FSM_Shuffle_B|i[6]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler_B:FSM_Shuffle_B|i[0]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler_B:FSM_Shuffle_B|addr_S[5]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler_B:FSM_Shuffle_B|addr_S[6]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler_B:FSM_Shuffle_B|addr_S[7]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler_B:FSM_Shuffle_B|addr_S[5]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Init:FSM_Initialiser|state[4]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Init:FSM_Initialiser|state[4]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Init:FSM_Initialiser|state[4]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Init:FSM_Initialiser|state[4]                                                                                                                                                                                                                                                                                        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Get_Key:Get_Next_Secret_Key|Secret_Key_Instance[21]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ksa|Key_Selecter:key_sel_u|Valid_Key_Found_rst[3]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_MUX:FSM_MEM_MUX|Mux12                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_MUX:FSM_MEM_MUX|Mux4                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_MUX:FSM_MEM_MUX|Mux5                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_MUX:FSM_MEM_MUX|Mux12                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|Add1                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|Add1                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|Add1                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|Add1                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|Add1                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|Add1                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|Add1                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ksa|Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|Add1                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; No         ; |ksa|Key_Selecter:key_sel_u|Secret_Key_Selected[12]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ksa|sld_signaltap:auto_signaltap_4|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][3]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][6]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][2]                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[13][4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][4]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][5]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[13][3]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 116:1              ; 4 bits    ; 308 LEs       ; 180 LEs              ; 128 LEs                ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 28:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 28:1               ; 8 bits    ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_4 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1 ;
+----------------+------------------------+------------------------------------+
; Parameter Name ; Value                  ; Type                               ;
+----------------+------------------------+------------------------------------+
; BEGIN_SEARCH   ; 0000000000000000000000 ; Unsigned Binary                    ;
; END_SEARCH     ; 0011111111111111111111 ; Unsigned Binary                    ;
+----------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|FSM_Get_Key:Get_Next_Secret_Key ;
+----------------+------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                               ;
+----------------+------------------------+--------------------------------------------------------------------+
; BEGIN_SEARCH   ; 0000000000000000000000 ; Unsigned Binary                                                    ;
; END_SEARCH     ; 0011111111111111111111 ; Unsigned Binary                                                    ;
+----------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|FSM_MUX:FSM_MEM_MUX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; ../message.mif       ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_lbt1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_oa32      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2 ;
+----------------+------------------------+------------------------------------+
; Parameter Name ; Value                  ; Type                               ;
+----------------+------------------------+------------------------------------+
; BEGIN_SEARCH   ; 0100000000000000000000 ; Unsigned Binary                    ;
; END_SEARCH     ; 0111111111111111111111 ; Unsigned Binary                    ;
+----------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|FSM_Get_Key:Get_Next_Secret_Key ;
+----------------+------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                               ;
+----------------+------------------------+--------------------------------------------------------------------+
; BEGIN_SEARCH   ; 0100000000000000000000 ; Unsigned Binary                                                    ;
; END_SEARCH     ; 0111111111111111111111 ; Unsigned Binary                                                    ;
+----------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|FSM_MUX:FSM_MEM_MUX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; ../message.mif       ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_lbt1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_oa32      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3 ;
+----------------+------------------------+------------------------------------+
; Parameter Name ; Value                  ; Type                               ;
+----------------+------------------------+------------------------------------+
; BEGIN_SEARCH   ; 1000000000000000000000 ; Unsigned Binary                    ;
; END_SEARCH     ; 1011111111111111111111 ; Unsigned Binary                    ;
+----------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|FSM_Get_Key:Get_Next_Secret_Key ;
+----------------+------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                               ;
+----------------+------------------------+--------------------------------------------------------------------+
; BEGIN_SEARCH   ; 1000000000000000000000 ; Unsigned Binary                                                    ;
; END_SEARCH     ; 1011111111111111111111 ; Unsigned Binary                                                    ;
+----------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|FSM_MUX:FSM_MEM_MUX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; ../message.mif       ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_lbt1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_oa32      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4 ;
+----------------+------------------------+------------------------------------+
; Parameter Name ; Value                  ; Type                               ;
+----------------+------------------------+------------------------------------+
; BEGIN_SEARCH   ; 1100000000000000000000 ; Unsigned Binary                    ;
; END_SEARCH     ; 1111111111111111111111 ; Unsigned Binary                    ;
+----------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|FSM_Get_Key:Get_Next_Secret_Key ;
+----------------+------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                               ;
+----------------+------------------------+--------------------------------------------------------------------+
; BEGIN_SEARCH   ; 1100000000000000000000 ; Unsigned Binary                                                    ;
; END_SEARCH     ; 1111111111111111111111 ; Unsigned Binary                                                    ;
+----------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|FSM_MUX:FSM_MEM_MUX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; ../message.mif       ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_lbt1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_oa32      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_4                         ;
+-------------------------------------------------+--------------------------------------+----------------+
; Parameter Name                                  ; Value                                ; Type           ;
+-------------------------------------------------+--------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                        ; String         ;
; sld_node_info                                   ; 805334532                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                    ; Signed Integer ;
; sld_data_bits                                   ; 5                                    ; Untyped        ;
; sld_trigger_bits                                ; 5                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                  ; Untyped        ;
; sld_segment_size                                ; 128                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                 ; String         ;
; sld_inversion_mask_length                       ; 36                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd            ; String         ;
; sld_state_flow_use_generated                    ; 0                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 5                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                         ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                         ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                         ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                         ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                            ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg"                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core4|FSM_MUX:FSM_MEM_MUX" ;
+-----------------+-------+----------+--------------------------------------------+
; Port            ; Type  ; Severity ; Details                                    ;
+-----------------+-------+----------+--------------------------------------------+
; decrypt_wren    ; Input ; Info     ; Stuck at GND                               ;
; decrypt_data    ; Input ; Info     ; Stuck at GND                               ;
; decrypt_Address ; Input ; Info     ; Stuck at GND                               ;
+-----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg"                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core3|FSM_MUX:FSM_MEM_MUX" ;
+-----------------+-------+----------+--------------------------------------------+
; Port            ; Type  ; Severity ; Details                                    ;
+-----------------+-------+----------+--------------------------------------------+
; decrypt_wren    ; Input ; Info     ; Stuck at GND                               ;
; decrypt_data    ; Input ; Info     ; Stuck at GND                               ;
; decrypt_Address ; Input ; Info     ; Stuck at GND                               ;
+-----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg"                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core2|FSM_MUX:FSM_MEM_MUX" ;
+-----------------+-------+----------+--------------------------------------------+
; Port            ; Type  ; Severity ; Details                                    ;
+-----------------+-------+----------+--------------------------------------------+
; decrypt_wren    ; Input ; Info     ; Stuck at GND                               ;
; decrypt_data    ; Input ; Info     ; Stuck at GND                               ;
; decrypt_Address ; Input ; Info     ; Stuck at GND                               ;
+-----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg"                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cracking_RC4:Cracking_RC4_Core1|FSM_MUX:FSM_MEM_MUX" ;
+-----------------+-------+----------+--------------------------------------------+
; Port            ; Type  ; Severity ; Details                                    ;
+-----------------+-------+----------+--------------------------------------------+
; decrypt_wren    ; Input ; Info     ; Stuck at GND                               ;
; decrypt_data    ; Input ; Info     ; Stuck at GND                               ;
; decrypt_Address ; Input ; Info     ; Stuck at GND                               ;
+-----------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 4              ; auto_signaltap_4 ; 5                   ; 5                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated     ;
; 1              ; C           ; 8     ; 32    ; Read/Write ; Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated ;
; 2              ; D           ; 8     ; 32    ; Read/Write ; Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated         ;
; 3              ; S           ; 8     ; 256   ; Read/Write ; Cracking_RC4:Cracking_RC4_Core2|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated     ;
; 4              ; C           ; 8     ; 32    ; Read/Write ; Cracking_RC4:Cracking_RC4_Core2|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated ;
; 5              ; D           ; 8     ; 32    ; Read/Write ; Cracking_RC4:Cracking_RC4_Core2|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated         ;
; 6              ; S           ; 8     ; 256   ; Read/Write ; Cracking_RC4:Cracking_RC4_Core3|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated     ;
; 7              ; C           ; 8     ; 32    ; Read/Write ; Cracking_RC4:Cracking_RC4_Core3|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated ;
; 8              ; D           ; 8     ; 32    ; Read/Write ; Cracking_RC4:Cracking_RC4_Core3|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated         ;
; 9              ; S           ; 8     ; 256   ; Read/Write ; Cracking_RC4:Cracking_RC4_Core4|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated     ;
; 10             ; C           ; 8     ; 32    ; Read/Write ; Cracking_RC4:Cracking_RC4_Core4|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated ;
; 11             ; D           ; 8     ; 32    ; Read/Write ; Cracking_RC4:Cracking_RC4_Core4|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1218                        ;
;     CLR               ; 644                         ;
;     ENA               ; 140                         ;
;     ENA CLR           ; 110                         ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA CLR SCLR SLD  ; 64                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SLD           ; 128                         ;
;     SCLR              ; 36                          ;
; arriav_lcell_comb     ; 2376                        ;
;     arith             ; 452                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 312                         ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 20                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 1876                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 148                         ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 764                         ;
;         5 data inputs ; 465                         ;
;         6 data inputs ; 353                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 32                          ;
; boundary_port         ; 397                         ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 9.40                        ;
; Average LUT depth     ; 2.77                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_4 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 330                                                    ;
;     CLR               ; 10                                                     ;
;     CLR SLD           ; 29                                                     ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 50                                                     ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 7                                                      ;
;     plain             ; 65                                                     ;
; arriav_lcell_comb     ; 213                                                    ;
;     arith             ; 72                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 67                                                     ;
;         2 data inputs ; 1                                                      ;
;     extend            ; 1                                                      ;
;         7 data inputs ; 1                                                      ;
;     normal            ; 140                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 8                                                      ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 23                                                     ;
;         5 data inputs ; 28                                                     ;
;         6 data inputs ; 60                                                     ;
; boundary_port         ; 109                                                    ;
; stratixv_ram_block    ; 5                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.62                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 313                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 26                                       ;
;     ENA CLR           ; 40                                       ;
;     ENA CLR SLD       ; 212                                      ;
;     ENA SCLR          ; 7                                        ;
;     SCLR              ; 7                                        ;
;     SLD               ; 1                                        ;
;     plain             ; 14                                       ;
; arriav_lcell_comb     ; 275                                      ;
;     arith             ; 7                                        ;
;         1 data inputs ; 7                                        ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 266                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 29                                       ;
;         4 data inputs ; 36                                       ;
;         5 data inputs ; 66                                       ;
;         6 data inputs ; 101                                      ;
; boundary_port         ; 899                                      ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 1.82                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:05     ;
; sld_hub:auto_hub               ; 00:00:01     ;
; sld_signaltap:auto_signaltap_4 ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_4"                                                                                                       ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; FSM_Start:Send_Start_Pulse|clk      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; FSM_Start:Send_Start_Pulse|rst      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[3]~_wirecell                    ; N/A     ;
; FSM_Start:Send_Start_Pulse|rst      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[3]~_wirecell                    ; N/A     ;
; FSM_Start:Send_Start_Pulse|start    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_Start:Send_Start_Pulse|state[0] ; N/A     ;
; FSM_Start:Send_Start_Pulse|start    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_Start:Send_Start_Pulse|state[0] ; N/A     ;
; FSM_Start:Send_Start_Pulse|state[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_Start:Send_Start_Pulse|state[0] ; N/A     ;
; FSM_Start:Send_Start_Pulse|state[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_Start:Send_Start_Pulse|state[0] ; N/A     ;
; FSM_Start:Send_Start_Pulse|state[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_Start:Send_Start_Pulse|state[0] ; N/A     ;
; FSM_Start:Send_Start_Pulse|state[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_Start:Send_Start_Pulse|state[0] ; N/A     ;
; FSM_Start:Send_Start_Pulse|state[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_Start:Send_Start_Pulse|state[2] ; N/A     ;
; FSM_Start:Send_Start_Pulse|state[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FSM_Start:Send_Start_Pulse|state[2] ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~GND ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
; auto_signaltap_4|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_4 ; post-synthesis    ; sld_signaltap:auto_signaltap_4|~VCC ; N/A     ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 16 21:27:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/fsm_start/fsm_start.sv
    Info (12023): Found entity 1: FSM_Start File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Start/FSM_Start.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/s_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/fsm_init/fsm_init.sv
    Info (12023): Found entity 1: FSM_Init File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Init/FSM_Init.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/fsm_controller+fsm_mux/fsm_controller.sv
    Info (12023): Found entity 1: FSM_Controller File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Controller+FSM_MUX/FSM_Controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/fsm_controller+fsm_mux/fsm_mux.sv
    Info (12023): Found entity 1: FSM_MUX File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Controller+FSM_MUX/FSM_MUX.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/fsm_shuffler/fsm_shuffler.sv
    Info (12023): Found entity 1: FSM_Shuffler File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rom_c_memory.v
    Info (12023): Found entity 1: ROM_C_memory File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ROM_C_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file d_memory.v
    Info (12023): Found entity 1: d_memory File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/d_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/fsm_shuffler_b/fsm_shuffler_b.sv
    Info (12023): Found entity 1: FSM_Shuffler_B File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler_B/FSM_Shuffler_B.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/fsm_checker/fsm_checker.sv
    Info (12023): Found entity 1: FSM_Checker File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Checker/FSM_Checker.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/fsm_get_key/fsm_get_key.sv
    Info (12023): Found entity 1: FSM_Get_Key File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Get_Key/FSM_Get_Key.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/cracking_rc4/cracking_rc4.sv
    Info (12023): Found entity 1: Cracking_RC4 File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/megaa/documents/github/rc4_decryption/rtl/cracking_rc4/key_selecter.sv
    Info (12023): Found entity 1: Key_Selecter File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Key_Selecter.sv Line: 1
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Info (12128): Elaborating entity "FSM_Start" for hierarchy "FSM_Start:Send_Start_Pulse" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 29
Info (12128): Elaborating entity "Cracking_RC4" for hierarchy "Cracking_RC4:Cracking_RC4_Core1" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 43
Info (12128): Elaborating entity "FSM_Get_Key" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|FSM_Get_Key:Get_Next_Secret_Key" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 42
Info (12128): Elaborating entity "FSM_Controller" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|FSM_Controller:FSM_ksa_Controller" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 53
Info (12128): Elaborating entity "FSM_Init" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|FSM_Init:FSM_Initialiser" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 68
Info (12128): Elaborating entity "FSM_Shuffler" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 88
Warning (10036): Verilog HDL or VHDL warning at FSM_Shuffler.sv(47): object "j_data" assigned a value but never read File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 47
Warning (10230): Verilog HDL assignment warning at FSM_Shuffler.sv(94): truncated value with size 32 to match size of target (8) File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 94
Info (12128): Elaborating entity "FSM_MUX" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|FSM_MUX:FSM_MEM_MUX" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 125
Info (12128): Elaborating entity "s_memory" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 134
Info (12128): Elaborating entity "altsyncram" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/s_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/s_memory.v Line: 86
Info (12133): Instantiated megafunction "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/s_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf
    Info (12023): Found entity 1: altsyncram_2d32 File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_2d32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2d32" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf
    Info (12023): Found entity 1: altsyncram_dsp2 File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_dsp2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dsp2" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_2d32.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_2d32.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_2d32.tdf Line: 38
Info (12133): Instantiated megafunction "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_2d32.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|s_memory:s_memory_working|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "FSM_Shuffler_B" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler_B:FSM_Shuffle_B" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 166
Warning (10230): Verilog HDL assignment warning at FSM_Shuffler_B.sv(78): truncated value with size 8 to match size of target (5) File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler_B/FSM_Shuffler_B.sv Line: 78
Info (12128): Elaborating entity "ROM_C_memory" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 176
Info (12128): Elaborating entity "altsyncram" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ROM_C_memory.v Line: 82
Info (12130): Elaborated megafunction instantiation "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ROM_C_memory.v Line: 82
Info (12133): Instantiated megafunction "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ROM_C_memory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=C"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lbt1.tdf
    Info (12023): Found entity 1: altsyncram_lbt1 File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_lbt1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lbt1" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_31v2.tdf
    Info (12023): Found entity 1: altsyncram_31v2 File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_31v2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_31v2" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|altsyncram_31v2:altsyncram1" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_lbt1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_lbt1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_lbt1.tdf Line: 36
Info (12133): Instantiated megafunction "Cracking_RC4:Cracking_RC4_Core1|ROM_C_memory:ROM_msg_C_memory|altsyncram:altsyncram_component|altsyncram_lbt1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_lbt1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1124073472"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "d_memory" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/d_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/d_memory.v Line: 86
Info (12133): Instantiated megafunction "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/d_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oa32.tdf
    Info (12023): Found entity 1: altsyncram_oa32 File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_oa32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oa32" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf
    Info (12023): Found entity 1: altsyncram_nop2 File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_nop2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nop2" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_oa32.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_oa32.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_oa32.tdf Line: 38
Info (12133): Instantiated megafunction "Cracking_RC4:Cracking_RC4_Core1|d_memory:d_memory_msg|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_oa32.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "FSM_Checker" for hierarchy "Cracking_RC4:Cracking_RC4_Core1|FSM_Checker:FSM_Checker" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 207
Info (12128): Elaborating entity "Cracking_RC4" for hierarchy "Cracking_RC4:Cracking_RC4_Core2" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 59
Info (12128): Elaborating entity "FSM_Get_Key" for hierarchy "Cracking_RC4:Cracking_RC4_Core2|FSM_Get_Key:Get_Next_Secret_Key" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 42
Info (12128): Elaborating entity "Cracking_RC4" for hierarchy "Cracking_RC4:Cracking_RC4_Core3" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 75
Info (12128): Elaborating entity "FSM_Get_Key" for hierarchy "Cracking_RC4:Cracking_RC4_Core3|FSM_Get_Key:Get_Next_Secret_Key" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 42
Info (12128): Elaborating entity "Cracking_RC4" for hierarchy "Cracking_RC4:Cracking_RC4_Core4" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 91
Info (12128): Elaborating entity "FSM_Get_Key" for hierarchy "Cracking_RC4:Cracking_RC4_Core4|FSM_Get_Key:Get_Next_Secret_Key" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/Cracking_RC4/Cracking_RC4.sv Line: 42
Info (12128): Elaborating entity "Key_Selecter" for hierarchy "Key_Selecter:key_sel_u" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 116
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/sevensegmentdisplaydecoder.v Line: 1
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:decoder0" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_plh4.tdf
    Info (12023): Found entity 1: altsyncram_plh4 File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/altsyncram_plh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e7i.tdf
    Info (12023): Found entity 1: cntr_e7i File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cntr_e7i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cmpr_b9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_4"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.16.21:27:52 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 582
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|Mod0" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Cracking_RC4:Cracking_RC4_Core2|FSM_Shuffler:FSM_Shuffle|Mod0" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Cracking_RC4:Cracking_RC4_Core3|FSM_Shuffler:FSM_Shuffle|Mod0" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Cracking_RC4:Cracking_RC4_Core4|FSM_Shuffler:FSM_Shuffle|Mod0" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 94
Info (12130): Elaborated megafunction instantiation "Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 94
Info (12133): Instantiated megafunction "Cracking_RC4:Cracking_RC4_Core1|FSM_Shuffler:FSM_Shuffle|lpm_divide:Mod0" with the following parameter: File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/FSM_Shuffler/FSM_Shuffler.sv Line: 94
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/db/alt_u_div_ose.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 8
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 8
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_4"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/output_files/rc4.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_4" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 6
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/ksa.sv Line: 7
Info (21057): Implemented 3761 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3588 logic cells
    Info (21064): Implemented 101 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 5037 megabytes
    Info: Processing ended: Mon Jun 16 21:28:13 2025
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/megaa/Documents/github/RC4_Decryption/rtl/template_de1soc/output_files/rc4.map.smsg.


