<stg><name>Self_attention</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="11" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="13" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="16" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="18" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="23" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="24" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %v64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %inp_sumRow = alloca i64 1

]]></Node>
<StgValue><ssdm name="inp_sumRow"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %v28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v28"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %Q_h = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %K_h = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %V_h = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %v88 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v88"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %v89 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v89"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %v90 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v90"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:10 %store_ln172 = store i4 0, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln172 = br void %l_mh_separate_i_s

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_mh_separate_i_s:0 %h_1 = load i4 %h

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_mh_separate_i_s:1 %icmp_ln172 = icmp_eq  i4 %h_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_mh_separate_i_s:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_mh_separate_i_s:3 %add_ln172 = add i4 %h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_mh_separate_i_s:4 %br_ln172 = br i1 %icmp_ln172, void %l_mh_separate_i_s.split, void %for.end71

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_mh_separate_i_s.split:1 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="10" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
l_mh_separate_i_s.split:2 %call_ln172 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v75, i32 %v76, i32 %v77

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
l_mh_separate_i_s.split:3 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2, i32 %v88

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
for.end71:0 %ret_ln201 = ret

]]></Node>
<StgValue><ssdm name="ret_ln201"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_mh_separate_i_s.split:0 %specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln173"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="10" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
l_mh_separate_i_s.split:2 %call_ln172 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v75, i32 %v76, i32 %v77

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
l_mh_separate_i_s.split:3 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2, i32 %v88

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
l_mh_separate_i_s.split:4 %br_ln69 = br void %l_j_init1.i

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
l_j_init1.i:0 %i1 = phi i4 %add_ln69, void %l_j_init1.i.split, i4 0, void %l_mh_separate_i_s.split

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j_init1.i:1 %icmp_ln69 = icmp_eq  i4 %i1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j_init1.i:2 %empty_371 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j_init1.i:3 %add_ln69 = add i4 %i1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j_init1.i:4 %br_ln69 = br i1 %icmp_ln69, void %l_j_init1.i.split, void %for.inc.i17.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
l_j_init1.i.split:6 %call_ln0 = call void @Self_attention_Pipeline_l_j_init1, i32 %v28

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.i17.preheader:0 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_105_1, i32 %inp_sumRow

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
l_j_init1.i.split:6 %call_ln0 = call void @Self_attention_Pipeline_l_j_init1, i32 %v28

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_j_init1.i.split:0 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j_init1.i.split:7 %call_ln69 = call void @Self_attention_Pipeline_l_S_k_0_k1_l_j2, i10 %tmp_s, i32 %Q_h, i32 %K_h, i32 %v28

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j_init1.i.split:7 %call_ln69 = call void @Self_attention_Pipeline_l_S_k_0_k1_l_j2, i10 %tmp_s, i32 %Q_h, i32 %K_h, i32 %v28

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j_init1.i.split:1 %tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_j_init1.i.split:2 %tmp_25 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="6">
<![CDATA[
l_j_init1.i.split:3 %zext_ln89 = zext i6 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j_init1.i.split:4 %sub_ln89 = sub i8 %tmp_24, i8 %zext_ln89

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
l_j_init1.i.split:8 %call_ln89 = call void @Self_attention_Pipeline_l_j_back1, i8 %sub_ln89, i32 %v88, i32 %v28

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
l_j_init1.i.split:8 %call_ln89 = call void @Self_attention_Pipeline_l_j_back1, i8 %sub_ln89, i32 %v88, i32 %v28

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
l_j_init1.i.split:9 %call_ln89 = call void @Self_attention_Pipeline_l_j3, i8 %sub_ln89, i32 %v88

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_init1.i.split:5 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
l_j_init1.i.split:9 %call_ln89 = call void @Self_attention_Pipeline_l_j3, i8 %sub_ln89, i32 %v88

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
l_j_init1.i.split:10 %br_ln69 = br void %l_j_init1.i

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="71" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.i17.preheader:0 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_105_1, i32 %inp_sumRow

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i17.preheader:1 %br_ln108 = br void %l_j4.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
l_j4.i:0 %i2 = phi i4 %add_ln108, void %l_j4.i.split, i4 0, void %for.inc.i17.preheader

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j4.i:1 %icmp_ln108 = icmp_eq  i4 %i2, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j4.i:2 %empty_372 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j4.i:3 %add_ln108 = add i4 %i2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j4.i:4 %br_ln108 = br i1 %icmp_ln108, void %l_j4.i.split, void %for.inc49.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4">
<![CDATA[
l_j4.i.split:0 %zext_ln108 = zext i4 %i2

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4.i.split:6 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
l_j4.i.split:7 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc49.i.preheader:0 %call_ln0 = call void @Self_attention_Pipeline_l_update_i3_l_j5, i32 %inp_sumRow, i32 %v88, i32 %v89

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc49.i.preheader:1 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2, i32 %v90

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="83" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
l_j4.i.split:7 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j4.i.split:1 %tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_j4.i.split:2 %tmp_27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="6">
<![CDATA[
l_j4.i.split:3 %zext_ln111 = zext i6 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j4.i.split:4 %sub_ln111 = sub i8 %tmp_26, i8 %zext_ln111

]]></Node>
<StgValue><ssdm name="sub_ln111"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="8" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
l_j4.i.split:8 %call_ln115 = call void @Self_attention_Pipeline_l_j4, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i2, i8 %sub_ln111, i32 %v88

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="89" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j4.i.split:5 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="8" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
l_j4.i.split:8 %call_ln115 = call void @Self_attention_Pipeline_l_j4, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i2, i8 %sub_ln111, i32 %v88

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
l_j4.i.split:9 %br_ln108 = br void %l_j4.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="92" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc49.i.preheader:0 %call_ln0 = call void @Self_attention_Pipeline_l_update_i3_l_j5, i32 %inp_sumRow, i32 %v88, i32 %v89

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc49.i.preheader:1 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2, i32 %v90

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc49.i.preheader:2 %br_ln141 = br void %l_j_init2.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
l_j_init2.i:0 %i4 = phi i4 %add_ln141, void %l_j_init2.i.split, i4 0, void %for.inc49.i.preheader

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j_init2.i:1 %icmp_ln141 = icmp_eq  i4 %i4, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j_init2.i:2 %empty_373 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="98" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j_init2.i:3 %add_ln141 = add i4 %i4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="99" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j_init2.i:4 %br_ln141 = br i1 %icmp_ln141, void %l_j_init2.i.split, void %for.inc63.preheader

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="100" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
l_j_init2.i.split:6 %call_ln0 = call void @Self_attention_Pipeline_l_j_init2, i32 %v64

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="10" op_3_bw="32" op_4_bw="0">
<![CDATA[
for.inc63.preheader:0 %call_ln172 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v90, i10 %tmp, i32 %v78

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc63.preheader:1 %store_ln172 = store i4 %add_ln172, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="103" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
l_j_init2.i.split:6 %call_ln0 = call void @Self_attention_Pipeline_l_j_init2, i32 %v64

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j_init2.i.split:0 %tmp_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i4, i4 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_j_init2.i.split:1 %tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="6">
<![CDATA[
l_j_init2.i.split:2 %tmp_58_cast = zext i6 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j_init2.i.split:3 %empty_374 = sub i8 %tmp_28, i8 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
l_j_init2.i.split:7 %call_ln141 = call void @Self_attention_Pipeline_l_S_k_0_k2_l_j6, i8 %empty_374, i32 %v89, i32 %V_h, i32 %v64

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="109" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
l_j_init2.i.split:7 %call_ln141 = call void @Self_attention_Pipeline_l_S_k_0_k2_l_j6, i8 %empty_374, i32 %v89, i32 %V_h, i32 %v64

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="110" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_j_init2.i.split:4 %tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i4, i6 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="111" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
l_j_init2.i.split:8 %call_ln161 = call void @Self_attention_Pipeline_l_j_back2, i10 %tmp_30, i32 %v90, i32 %v64

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="112" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_init2.i.split:5 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
l_j_init2.i.split:8 %call_ln161 = call void @Self_attention_Pipeline_l_j_back2, i10 %tmp_30, i32 %v90, i32 %v64

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
l_j_init2.i.split:9 %br_ln141 = br void %l_j_init2.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="115" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="10" op_3_bw="32" op_4_bw="0">
<![CDATA[
for.inc63.preheader:0 %call_ln172 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v90, i10 %tmp, i32 %v78

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="116" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.preheader:2 %br_ln172 = br void %l_mh_separate_i_s

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
