/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  wire [5:0] _01_;
  wire [9:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(celloutsig_0_2z | celloutsig_0_1z[11]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z | celloutsig_1_1z[1]);
  assign celloutsig_1_6z = ~(celloutsig_1_5z | in_data[148]);
  assign celloutsig_1_10z = ~(celloutsig_1_5z | celloutsig_1_8z);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[2] | celloutsig_1_2z);
  assign celloutsig_1_0z = in_data[134] | ~(in_data[104]);
  assign celloutsig_0_2z = celloutsig_0_1z[14] | celloutsig_0_1z[9];
  assign celloutsig_1_15z = celloutsig_1_11z | celloutsig_1_8z;
  assign celloutsig_0_4z = { _00_[6:1], celloutsig_0_0z } + celloutsig_0_1z[17:11];
  assign celloutsig_0_5z = celloutsig_0_1z[3:0] + celloutsig_0_4z[4:1];
  assign celloutsig_0_8z = { celloutsig_0_7z[3:2], celloutsig_0_5z, celloutsig_0_2z } + { in_data[61:59], celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[100:98] + { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[162:159], celloutsig_1_0z } + { in_data[142:141], celloutsig_1_1z };
  reg [9:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _16_ <= 10'h000;
    else _16_ <= { in_data[84:77], celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[9], _01_[5:4], _00_[6:1], _02_[0] } = _16_;
  assign celloutsig_0_0z = in_data[27:4] <= in_data[40:17];
  assign celloutsig_0_11z = { celloutsig_0_7z[4], celloutsig_0_0z, celloutsig_0_8z } <= { celloutsig_0_7z[3:0], celloutsig_0_7z };
  assign celloutsig_1_4z = { in_data[122:118], celloutsig_1_0z } <= { in_data[134:130], celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_1z[5:1] % { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[34:18], celloutsig_0_0z } <<< { in_data[17:1], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_2z } <<< in_data[172:167];
  assign celloutsig_1_18z = { in_data[178:174], celloutsig_1_11z, celloutsig_1_15z } <<< { celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_6z = { _01_[4], _00_[6:4] } ^ in_data[91:88];
  assign celloutsig_1_13z = { in_data[177:176], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } ^ { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_13z[7:3], celloutsig_1_15z, celloutsig_1_3z } ^ { celloutsig_1_1z[1], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_4z) | celloutsig_1_2z);
  assign celloutsig_1_17z = ~((celloutsig_1_1z[1] & celloutsig_1_8z) | celloutsig_1_15z);
  assign _00_[0] = celloutsig_0_0z;
  assign _01_[3:0] = _00_[6:3];
  assign _02_[8:1] = { _01_[5:4], _00_[6:1] };
  assign { out_data[134:128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
