# Referencias

[uart 1](https://github.com/Obijuan/open-fpga-verilog-tutorial/tree/master/tutorial/ICESTICK/T25-uart-rx)

[uart 2](https://github.com/jamesbowman/swapforth/blob/master/j1a/icestorm/uart.v)