// Seed: 2482961700
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_4 = -1'h0;
  logic   id_5 = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd87
) (
    input supply0 id_0,
    input tri id_1,
    input tri _id_2,
    input wor id_3,
    input wire id_4,
    output logic id_5,
    output tri id_6
    , id_11,
    input tri1 id_7,
    output supply0 id_8,
    input tri0 id_9
);
  wire [1 : id_2  ==?  1] id_12;
  assign id_12 = id_9;
  initial begin : LABEL_0
    id_5 <= id_9;
  end
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
