[32mLoading config...[0m
[32mMemory hierarchy built.[0m
[32mLoading tracefile...[0m
[32mLoaded tracefile lru/test.txt[0m
[32mBegin simulation![0m
[32m0:	Reading address 00000001 op: R[0m
[33m	hit_list: {'cache_1': False, 'mem': True}	time: 1001
[0m
[32m1:	Reading address 00000002 op: R[0m
[33m	hit_list: {'cache_1': False, 'mem': True}	time: 1001
[0m
[32m2:	Reading address 00000003 op: R[0m
[33m	hit_list: {'cache_1': False, 'mem': True}	time: 1001
[0m
[32m3:	Reading address 00000004 op: R[0m
[33m	hit_list: {'cache_1': False, 'mem': True}	time: 1001
[0m
[32m4:	Reading address 00000000 op: R[0m
[33m	hit_list: {'cache_1': False, 'mem': True}	time: 1001
[0m
[32m5:	Reading address 00000004 op: R[0m
[33m	hit_list: {'cache_1': True}	time: 1
[0m
[32m6:	Reading address 00000003 op: R[0m
[33m	hit_list: {'cache_1': True}	time: 1
[0m
[32m7:	Reading address 00000002 op: R[0m
[33m	hit_list: {'cache_1': True}	time: 1
[0m
[32m8:	Reading address 00000001 op: R[0m
[33m	hit_list: {'cache_1': False, 'mem': True}	time: 1001
[0m
[32mSimulation complete[0m
[32m
Number of instructions: 9[0m
[32m
Total cycles taken: 6009
[0m
[32mcache_1[0m
[32m	Number of accesses: 9[0m
[32m	Number of hits: 3[0m
[32m	Number of misses: 6[0m
[32m
AMATs:
{'cache_1': 667.6666666666666, 'mem': 1000}[0m
