From: Eugene Bolshakov <pub@relvarsoft.com>
Date: Sun, 6 Dec 2015 10:36:12 +0300
Subject: [PATCH 0013/9999] Quark: stmmac Ethernet

Linux Kernel 3.19 patch for Intel Galileo Gen1/Gen2 board
Source code is available on https://github.com/xbolshe/galileo-sources

Signed-off-by: Eugene Bolshakov <pub@relvarsoft.com>


Original source: 0017-Quark-stmmac-Ethernet-quark.patch
---
From xxxx Mon Sep 17 00:00:00 2001
From: Krzysztof Sywula <krzysztof.m.sywula@intel.com>
Date: Wed, 21 Jan 2015 10:47:48 +0000
Subject: [PATCH 17/26] Quark stmmac Ethernet
---
Modifications: changes for Linux Kernel 3.19

 stmmac_pci.c |  207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++-----
 1 file changed, 191 insertions(+), 16 deletions(-)

diff --git a/drivers/net/ethernet/stmicro/stmmac/stmmac_pci.c b/drivers/net/ethernet/stmicro/stmmac/stmmac_pci.c
--- a/drivers/net/ethernet/stmicro/stmmac/stmmac_pci.c
+++ b/drivers/net/ethernet/stmicro/stmmac/stmmac_pci.c
@@ -23,14 +23,124 @@
   Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
 *******************************************************************************/

+#include <linux/dmi.h>
 #include <linux/pci.h>
 #include "stmmac.h"

-static void stmmac_default_data(struct plat_stmmacenet_data *plat)
+#define STMMAC_VENDOR_ID 0x700
+#define STMMAC_DEVICE_ID 0x1108
+#define STMMAC_QUARK_ID 0x0937
+
+#if defined(CONFIG_INTEL_QUARK_X1000_SOC)
+static int enable_msi = 1;
+#else
+static int enable_msi; /* by default initialized to 0 */
+#endif
+module_param(enable_msi, int, S_IRUGO | S_IWUSR);
+MODULE_PARM_DESC(enable_msi, "Enable PCI MSI mode");
+static int bus_id = 1;
+
+struct stmmac_qrk_mac_data {
+	int phy_addr;
+	int bus_id;
+	const char *name;
+};
+
+static struct stmmac_qrk_mac_data phy_data[] = {
 {
-	plat->bus_id = 1;
-	plat->phy_addr = 0;
-	plat->interface = PHY_INTERFACE_MODE_GMII;
+		.phy_addr	= -1,			/* not connected */
+		.bus_id		= 1,
+		.name		= "QuarkEmulation",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 2,
+		.name		= "QuarkEmulation",
+	},
+	{
+		.phy_addr	= 3,
+		.bus_id		= 1,
+		.name		= "ClantonPeakSVP",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 2,
+		.name		= "ClantonPeakSVP",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 1,
+		.name		= "KipsBay",
+	},
+	{
+		.phy_addr	= -1,			/* not connected */
+		.bus_id		= 2,
+		.name 		= "KipsBay",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 1,
+		.name		= "CrossHill",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 2,
+		.name		= "CrossHill",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 1,
+		.name		= "ClantonHill",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 2,
+		.name		= "ClantonHill",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 1,
+		.name		= "Galileo",
+	},
+	{
+		.phy_addr	= -1,			/* not connected */
+		.bus_id		= 2,
+		.name		= "Galileo",
+	},
+	{
+		.phy_addr	= 1,
+		.bus_id		= 1,
+		.name		= "GalileoGen2",
+	},
+	{
+		.phy_addr	= -1,			/* not connected */
+		.bus_id		= 2,
+		.name		= "GalileoGen2",
+	},
+};
+
+static int stmmac_find_phy_addr(int mdio_bus_id)
+{
+	int i = 0;
+	const char * board_name = dmi_get_system_info(DMI_BOARD_NAME);
+	if (board_name == NULL)
+		return -1;
+
+	for (; i < sizeof(phy_data)/sizeof(struct stmmac_qrk_mac_data); i++){
+		if ((!strcmp(phy_data[i].name, board_name)) &&
+			phy_data[i].bus_id == mdio_bus_id)
+			return phy_data[i].phy_addr;
+	}
+
+	return -1;
+}
+
+static void stmmac_default_data(struct plat_stmmacenet_data *plat, int mdio_bus_id, const struct pci_device_id *id)
+{
+	int phy_addr;
+
+	plat->bus_id = mdio_bus_id;
+
 	plat->clk_csr = 2;	/* clk_csr_i = 20-35MHz & MDC = clk_csr_i/16 */
 	plat->has_gmac = 1;
 	plat->force_sf_dma_mode = 1;
@@ -38,8 +148,20 @@ static void stmmac_default_data(struct plat_stmmacenet_data *plat)
 	plat->mdio_bus_data->phy_reset = NULL;
 	plat->mdio_bus_data->phy_mask = 0;

+	phy_addr = stmmac_find_phy_addr(mdio_bus_id);		// phy_addr == -1 will be checked out of stmmac_default_data
+
+	if (id->device ==  STMMAC_QUARK_ID) {
+		plat->phy_addr = phy_addr;
+		plat->interface = PHY_INTERFACE_MODE_RMII;
+		plat->dma_cfg->pbl = 16;
+		plat->dma_cfg->fixed_burst = 1;
+		plat->dma_cfg->burst_len = DMA_AXI_BLEN_256;
+	} else {
+		plat->phy_addr = 0;
+		plat->interface = PHY_INTERFACE_MODE_GMII;
 	plat->dma_cfg->pbl = 32;
 	plat->dma_cfg->burst_len = DMA_AXI_BLEN_256;
+	}

 	/* Set default value for multicast hash bins */
 	plat->multicast_filter_bins = HASH_TABLE_SIZE;
@@ -66,29 +188,29 @@ static int stmmac_pci_probe(struct pci_dev *pdev,
 	struct plat_stmmacenet_data *plat;
 	struct stmmac_priv *priv;
 	int i;
-	int ret;
+	int ret=-ENOMEM;

 	plat = devm_kzalloc(&pdev->dev, sizeof(*plat), GFP_KERNEL);
 	if (!plat)
-		return -ENOMEM;
+		goto err_ret;

 	plat->mdio_bus_data = devm_kzalloc(&pdev->dev,
 					   sizeof(*plat->mdio_bus_data),
 					   GFP_KERNEL);
 	if (!plat->mdio_bus_data)
-		return -ENOMEM;
+		goto err_ret;

 	plat->dma_cfg = devm_kzalloc(&pdev->dev, sizeof(*plat->dma_cfg),
 				     GFP_KERNEL);
 	if (!plat->dma_cfg)
-		return -ENOMEM;
+		goto err_ret;

 	/* Enable pci device */
 	ret = pcim_enable_device(pdev);
 	if (ret) {
 		dev_err(&pdev->dev, "%s: ERROR: failed to enable device\n",
 			__func__);
-		return ret;
+		goto err_ret;
 	}

 	/* Get the base address of device */
@@ -97,27 +219,59 @@ static int stmmac_pci_probe(struct pci_dev *pdev,
 			continue;
 		ret = pcim_iomap_regions(pdev, BIT(i), pci_name(pdev));
 		if (ret)
-			return ret;
+			goto err_ret2;
 		break;
 	}

 	pci_set_master(pdev);

-	stmmac_default_data(plat);
+	stmmac_default_data(plat,bus_id,id);
+	if(plat->phy_addr == -1){		// if not connected device
+		ret=-ENXIO;
+		goto err_ret3;
+	}
+
+
+	if (enable_msi == 1) {
+		ret = pci_enable_msi(pdev);
+		if(ret)
+			pr_info("stmmaceth MSI mode IS NOT enabled\n");
+		else
+			pr_info("stmmaceth MSI mode IS enabled\n");
+	}

 	priv = stmmac_dvr_probe(&pdev->dev, plat, pcim_iomap_table(pdev)[i]);
 	if (IS_ERR(priv)) {
 		dev_err(&pdev->dev, "%s: main driver probe failed\n", __func__);
-		return PTR_ERR(priv);
+		ret = PTR_ERR(priv);
+		goto err_ret3;
 	}
 	priv->dev->irq = pdev->irq;
 	priv->wol_irq = pdev->irq;

+	#ifdef CONFIG_INTEL_QUARK_X1000_SOC
+	priv->lpi_irq = -ENXIO;
+	#endif
+
 	pci_set_drvdata(pdev, priv->dev);

 	dev_dbg(&pdev->dev, "STMMAC PCI driver registration completed\n");
+	bus_id++;

 	return 0;
+err_ret3:
+	pci_clear_master(pdev);
+	pci_release_regions(pdev);
+err_ret2:
+	pci_disable_device(pdev);
+err_ret:
+	if (plat != NULL){
+		if (plat->dma_cfg) devm_kfree(&pdev->dev,plat->dma_cfg);
+		if (plat->mdio_bus_data) devm_kfree(&pdev->dev,plat->mdio_bus_data);
+		devm_kfree(&pdev->dev,plat);
+	}
+	bus_id++;
+	return ret;
 }

 /**
@@ -130,8 +284,23 @@ static int stmmac_pci_probe(struct pci_dev *pdev,
 static void stmmac_pci_remove(struct pci_dev *pdev)
 {
 	struct net_device *ndev = pci_get_drvdata(pdev);
+	struct stmmac_priv *priv = netdev_priv(ndev);

 	stmmac_dvr_remove(ndev);
+
+	if (enable_msi == 1)
+		if (pci_dev_msi_enabled(pdev))
+			pci_disable_msi(pdev);
+
+	if (priv->plat != NULL){
+		if (priv->plat->dma_cfg) devm_kfree(&pdev->dev,priv->plat->dma_cfg);
+		if (priv->plat->mdio_bus_data) devm_kfree(&pdev->dev,priv->plat->mdio_bus_data);
+		devm_kfree(&pdev->dev,priv->plat);
+	}
+
+	pci_iounmap(pdev, priv->ioaddr);
+	pci_release_regions(pdev);
+	pci_disable_device(pdev);
 }

 #ifdef CONFIG_PM_SLEEP
@@ -139,8 +308,13 @@ static int stmmac_pci_suspend(struct device *dev)
 {
 	struct pci_dev *pdev = to_pci_dev(dev);
 	struct net_device *ndev = pci_get_drvdata(pdev);
+	int ret;

-	return stmmac_suspend(ndev);
+	ret = stmmac_suspend(ndev);
+	pci_save_state(pdev);
+	pci_set_power_state(pdev, PCI_D3hot);
+
+	return ret;
 }

 static int stmmac_pci_resume(struct device *dev)
@@ -148,16 +322,17 @@ static int stmmac_pci_resume(struct device *dev)
 	struct pci_dev *pdev = to_pci_dev(dev);
 	struct net_device *ndev = pci_get_drvdata(pdev);

+	pci_set_power_state(pdev, PCI_D0);
+	pci_restore_state(pdev);
+
 	return stmmac_resume(ndev);
 }
 #endif

 static SIMPLE_DEV_PM_OPS(stmmac_pm_ops, stmmac_pci_suspend, stmmac_pci_resume);

-#define STMMAC_VENDOR_ID 0x700
-#define STMMAC_DEVICE_ID 0x1108
-
 static const struct pci_device_id stmmac_id_table[] = {
+	{PCI_DEVICE(PCI_VENDOR_ID_INTEL, STMMAC_QUARK_ID)},
 	{PCI_DEVICE(STMMAC_VENDOR_ID, STMMAC_DEVICE_ID)},
 	{PCI_DEVICE(PCI_VENDOR_ID_STMICRO, PCI_DEVICE_ID_STMICRO_MAC)},
 	{}

