strict digraph G {
subgraph cluster_scheduler_sched00 {
label=sched00;
processor_processor_0000 [label=processor_0000, shape=square];
}

subgraph cluster_scheduler_sched01 {
label=sched01;
processor_processor_0001 [label=processor_0001, shape=square];
}

subgraph cluster_scheduler_sched02 {
label=sched02;
processor_processor_0002 [label=processor_0002, shape=square];
}

subgraph cluster_scheduler_sched03 {
label=sched03;
processor_processor_0003 [label=processor_0003, shape=square];
}

primitive_prim_test_chip_shared_memory_1 [label=prim_test_chip_shared_memory_1];
processor_processor_0000 -> primitive_prim_test_chip_shared_memory_1  [minlen=5.1588830833596715];
processor_processor_0001 -> primitive_prim_test_chip_shared_memory_1  [minlen=5.1588830833596715];
processor_processor_0002 -> primitive_prim_test_chip_shared_memory_1  [minlen=5.1588830833596715];
processor_processor_0003 -> primitive_prim_test_chip_shared_memory_1  [minlen=5.1588830833596715];
primitive_prim_test_chip_shared_memory_1 -> processor_processor_0000  [minlen=5.1588830833596715];
primitive_prim_test_chip_shared_memory_1 -> processor_processor_0001  [minlen=5.1588830833596715];
primitive_prim_test_chip_shared_memory_1 -> processor_processor_0002  [minlen=5.1588830833596715];
primitive_prim_test_chip_shared_memory_1 -> processor_processor_0003  [minlen=5.1588830833596715];
}
