INFO: [VRFC 10-2263] Analyzing Verilog file "F:/NPTEL/verilog/code/full adder_st1/full adder_st1.srcs/sources_1/new/full adder_st1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_st1
