--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45426 paths analyzed, 476 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.867ns.
--------------------------------------------------------------------------------

Paths for end point _pipe/p1_x_3 (SLICE_X15Y15.DX), 1175 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _bird/y_5_1 (FF)
  Destination:          _pipe/p1_x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.807ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.341 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _bird/y_5_1 to _pipe/p1_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.408   _bird/y_5_1
                                                       _bird/y_5_1
    SLICE_X8Y25.D3       net (fanout=1)        0.809   _bird/y_5_1
    SLICE_X8Y25.D        Tilo                  0.205   _bird/y_5_1
                                                       _bird/Madd_o_y2_xor<10>11_SW0
    SLICE_X8Y25.C6       net (fanout=1)        0.118   N19
    SLICE_X8Y25.C        Tilo                  0.205   _bird/y_5_1
                                                       _bird/Madd_o_y2_xor<10>11
    SLICE_X6Y25.C2       net (fanout=1)        0.825   _bird/Madd_o_y2_xor<10>11
    SLICE_X6Y25.C        Tilo                  0.204   _bird/Madd_o_y2_xor<11>14
                                                       _bird/Madd_o_y2_xor<11>11
    SLICE_X6Y24.B1       net (fanout=2)        0.632   bird_y2<11>
    SLICE_X6Y24.BMUX     Topbb                 0.449   _bird/_n0053_inv
                                                       Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<4>_lut1
                                                       _bird/_n0053_inv1_cy1
    SLICE_X16Y15.D6      net (fanout=25)       1.330   Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<4>
    SLICE_X16Y15.CMUX    Topdc                 0.338   _pipe/p1_x_3_1
                                                       _pipe/_n0040_F
                                                       _pipe/_n0040
    SLICE_X16Y15.A2      net (fanout=10)       0.609   _pipe/_n0040
    SLICE_X16Y15.A       Tilo                  0.205   _pipe/p1_x_3_1
                                                       _pipe/p1_x_3_rstpot
    SLICE_X15Y15.DX      net (fanout=1)        0.407   _pipe/p1_x_3_rstpot
    SLICE_X15Y15.CLK     Tdick                 0.063   _pipe/p1_x<3>
                                                       _pipe/p1_x_3
    -------------------------------------------------  ---------------------------
    Total                                      6.807ns (2.077ns logic, 4.730ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          _pipe/p1_x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.767ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.341 - 0.388)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to _pipe/p1_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.CQ       Tcko                  0.447   display/h_count<7>
                                                       display/h_count_6
    SLICE_X9Y15.B1       net (fanout=18)       1.110   display/h_count<6>
    SLICE_X9Y15.B        Tilo                  0.259   x<0>
                                                       display/Mmux_n003611
    SLICE_X6Y11.A5       net (fanout=5)        0.694   x<0>
    SLICE_X6Y11.COUT     Topcya                0.386   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_lutdi1
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.BMUX     Tcinb                 0.268   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A3       net (fanout=3)        0.724   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A        Tilo                  0.259   N38
                                                       bird_x1[11]_GND_1_o_AND_8_o1_SW0_1
    SLICE_X16Y15.D3      net (fanout=2)        0.995   bird_x1[11]_GND_1_o_AND_8_o1_SW0
    SLICE_X16Y15.CMUX    Topdc                 0.338   _pipe/p1_x_3_1
                                                       _pipe/_n0040_F
                                                       _pipe/_n0040
    SLICE_X16Y15.A2      net (fanout=10)       0.609   _pipe/_n0040
    SLICE_X16Y15.A       Tilo                  0.205   _pipe/p1_x_3_1
                                                       _pipe/p1_x_3_rstpot
    SLICE_X15Y15.DX      net (fanout=1)        0.407   _pipe/p1_x_3_rstpot
    SLICE_X15Y15.CLK     Tdick                 0.063   _pipe/p1_x<3>
                                                       _pipe/p1_x_3
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (2.225ns logic, 4.542ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          _pipe/p1_x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.760ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.341 - 0.388)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to _pipe/p1_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.CQ       Tcko                  0.447   display/h_count<7>
                                                       display/h_count_6
    SLICE_X9Y15.B1       net (fanout=18)       1.110   display/h_count<6>
    SLICE_X9Y15.B        Tilo                  0.259   x<0>
                                                       display/Mmux_n003611
    SLICE_X6Y11.A5       net (fanout=5)        0.694   x<0>
    SLICE_X6Y11.COUT     Topcya                0.379   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_lut<0>1
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.BMUX     Tcinb                 0.268   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A3       net (fanout=3)        0.724   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A        Tilo                  0.259   N38
                                                       bird_x1[11]_GND_1_o_AND_8_o1_SW0_1
    SLICE_X16Y15.D3      net (fanout=2)        0.995   bird_x1[11]_GND_1_o_AND_8_o1_SW0
    SLICE_X16Y15.CMUX    Topdc                 0.338   _pipe/p1_x_3_1
                                                       _pipe/_n0040_F
                                                       _pipe/_n0040
    SLICE_X16Y15.A2      net (fanout=10)       0.609   _pipe/_n0040
    SLICE_X16Y15.A       Tilo                  0.205   _pipe/p1_x_3_1
                                                       _pipe/p1_x_3_rstpot
    SLICE_X15Y15.DX      net (fanout=1)        0.407   _pipe/p1_x_3_rstpot
    SLICE_X15Y15.CLK     Tdick                 0.063   _pipe/p1_x<3>
                                                       _pipe/p1_x_3
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (2.218ns logic, 4.542ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point _bird/y_vel_0 (SLICE_X12Y29.CE), 1162 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          _bird/y_vel_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.254 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to _bird/y_vel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.CQ       Tcko                  0.447   display/h_count<7>
                                                       display/h_count_6
    SLICE_X9Y15.B1       net (fanout=18)       1.110   display/h_count<6>
    SLICE_X9Y15.B        Tilo                  0.259   x<0>
                                                       display/Mmux_n003611
    SLICE_X6Y11.A5       net (fanout=5)        0.694   x<0>
    SLICE_X6Y11.COUT     Topcya                0.386   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_lutdi1
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.BMUX     Tcinb                 0.268   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A3       net (fanout=3)        0.724   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A        Tilo                  0.259   N38
                                                       bird_x1[11]_GND_1_o_AND_8_o1_SW0_1
    SLICE_X6Y24.C3       net (fanout=2)        0.911   bird_x1[11]_GND_1_o_AND_8_o1_SW0
    SLICE_X6Y24.DMUX     Topcd                 0.471   _bird/_n0053_inv
                                                       _bird/_n0053_inv1_lut
                                                       _bird/_n0053_inv1_cy1
    SLICE_X12Y29.CE      net (fanout=1)        0.925   _bird/_n0053_inv
    SLICE_X12Y29.CLK     Tceck                 0.335   _bird/y_vel<3>
                                                       _bird/y_vel_0
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (2.425ns logic, 4.367ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          _bird/y_vel_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.785ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.254 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to _bird/y_vel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.CQ       Tcko                  0.447   display/h_count<7>
                                                       display/h_count_6
    SLICE_X9Y15.B1       net (fanout=18)       1.110   display/h_count<6>
    SLICE_X9Y15.B        Tilo                  0.259   x<0>
                                                       display/Mmux_n003611
    SLICE_X6Y11.A5       net (fanout=5)        0.694   x<0>
    SLICE_X6Y11.COUT     Topcya                0.379   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_lut<0>1
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.BMUX     Tcinb                 0.268   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A3       net (fanout=3)        0.724   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A        Tilo                  0.259   N38
                                                       bird_x1[11]_GND_1_o_AND_8_o1_SW0_1
    SLICE_X6Y24.C3       net (fanout=2)        0.911   bird_x1[11]_GND_1_o_AND_8_o1_SW0
    SLICE_X6Y24.DMUX     Topcd                 0.471   _bird/_n0053_inv
                                                       _bird/_n0053_inv1_lut
                                                       _bird/_n0053_inv1_cy1
    SLICE_X12Y29.CE      net (fanout=1)        0.925   _bird/_n0053_inv
    SLICE_X12Y29.CLK     Tceck                 0.335   _bird/y_vel<3>
                                                       _bird/y_vel_0
    -------------------------------------------------  ---------------------------
    Total                                      6.785ns (2.418ns logic, 4.367ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          _bird/y_vel_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.759ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.254 - 0.292)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to _bird/y_vel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.447   display/h_count<9>
                                                       display/h_count_9
    SLICE_X7Y11.C2       net (fanout=18)       1.390   display/h_count<9>
    SLICE_X7Y11.C        Tilo                  0.259   x<6>
                                                       display/Mmux_n003671
    SLICE_X8Y13.D5       net (fanout=5)        0.656   x<6>
    SLICE_X8Y13.COUT     Topcyd                0.260   Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<3>
                                                       Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_lut<3>
                                                       Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<3>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<3>
    SLICE_X8Y14.BMUX     Tcinb                 0.222   x<9>
                                                       Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<5>
    SLICE_X7Y17.A6       net (fanout=3)        0.621   Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<5>
    SLICE_X7Y17.A        Tilo                  0.259   N38
                                                       bird_x1[11]_GND_1_o_AND_8_o1_SW0_1
    SLICE_X6Y24.C3       net (fanout=2)        0.911   bird_x1[11]_GND_1_o_AND_8_o1_SW0
    SLICE_X6Y24.DMUX     Topcd                 0.471   _bird/_n0053_inv
                                                       _bird/_n0053_inv1_lut
                                                       _bird/_n0053_inv1_cy1
    SLICE_X12Y29.CE      net (fanout=1)        0.925   _bird/_n0053_inv
    SLICE_X12Y29.CLK     Tceck                 0.335   _bird/y_vel<3>
                                                       _bird/y_vel_0
    -------------------------------------------------  ---------------------------
    Total                                      6.759ns (2.253ns logic, 4.506ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point _bird/y_vel_3 (SLICE_X12Y29.CE), 1162 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          _bird/y_vel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.772ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.254 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to _bird/y_vel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.CQ       Tcko                  0.447   display/h_count<7>
                                                       display/h_count_6
    SLICE_X9Y15.B1       net (fanout=18)       1.110   display/h_count<6>
    SLICE_X9Y15.B        Tilo                  0.259   x<0>
                                                       display/Mmux_n003611
    SLICE_X6Y11.A5       net (fanout=5)        0.694   x<0>
    SLICE_X6Y11.COUT     Topcya                0.386   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_lutdi1
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.BMUX     Tcinb                 0.268   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A3       net (fanout=3)        0.724   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A        Tilo                  0.259   N38
                                                       bird_x1[11]_GND_1_o_AND_8_o1_SW0_1
    SLICE_X6Y24.C3       net (fanout=2)        0.911   bird_x1[11]_GND_1_o_AND_8_o1_SW0
    SLICE_X6Y24.DMUX     Topcd                 0.471   _bird/_n0053_inv
                                                       _bird/_n0053_inv1_lut
                                                       _bird/_n0053_inv1_cy1
    SLICE_X12Y29.CE      net (fanout=1)        0.925   _bird/_n0053_inv
    SLICE_X12Y29.CLK     Tceck                 0.315   _bird/y_vel<3>
                                                       _bird/y_vel_3
    -------------------------------------------------  ---------------------------
    Total                                      6.772ns (2.405ns logic, 4.367ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          _bird/y_vel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.254 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to _bird/y_vel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.CQ       Tcko                  0.447   display/h_count<7>
                                                       display/h_count_6
    SLICE_X9Y15.B1       net (fanout=18)       1.110   display/h_count<6>
    SLICE_X9Y15.B        Tilo                  0.259   x<0>
                                                       display/Mmux_n003611
    SLICE_X6Y11.A5       net (fanout=5)        0.694   x<0>
    SLICE_X6Y11.COUT     Topcya                0.379   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_lut<0>1
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<3>
    SLICE_X6Y12.BMUX     Tcinb                 0.268   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
                                                       Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A3       net (fanout=3)        0.724   Mcompar_GND_1_o_bird_x2[11]_LessThan_18_o_cy<5>
    SLICE_X7Y17.A        Tilo                  0.259   N38
                                                       bird_x1[11]_GND_1_o_AND_8_o1_SW0_1
    SLICE_X6Y24.C3       net (fanout=2)        0.911   bird_x1[11]_GND_1_o_AND_8_o1_SW0
    SLICE_X6Y24.DMUX     Topcd                 0.471   _bird/_n0053_inv
                                                       _bird/_n0053_inv1_lut
                                                       _bird/_n0053_inv1_cy1
    SLICE_X12Y29.CE      net (fanout=1)        0.925   _bird/_n0053_inv
    SLICE_X12Y29.CLK     Tceck                 0.315   _bird/y_vel<3>
                                                       _bird/y_vel_3
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (2.398ns logic, 4.367ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          _bird/y_vel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.254 - 0.292)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to _bird/y_vel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.447   display/h_count<9>
                                                       display/h_count_9
    SLICE_X7Y11.C2       net (fanout=18)       1.390   display/h_count<9>
    SLICE_X7Y11.C        Tilo                  0.259   x<6>
                                                       display/Mmux_n003671
    SLICE_X8Y13.D5       net (fanout=5)        0.656   x<6>
    SLICE_X8Y13.COUT     Topcyd                0.260   Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<3>
                                                       Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_lut<3>
                                                       Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<3>
    SLICE_X8Y14.CIN      net (fanout=1)        0.003   Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<3>
    SLICE_X8Y14.BMUX     Tcinb                 0.222   x<9>
                                                       Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<5>
    SLICE_X7Y17.A6       net (fanout=3)        0.621   Mcompar_bird_x1[11]_GND_1_o_LessThan_16_o_cy<5>
    SLICE_X7Y17.A        Tilo                  0.259   N38
                                                       bird_x1[11]_GND_1_o_AND_8_o1_SW0_1
    SLICE_X6Y24.C3       net (fanout=2)        0.911   bird_x1[11]_GND_1_o_AND_8_o1_SW0
    SLICE_X6Y24.DMUX     Topcd                 0.471   _bird/_n0053_inv
                                                       _bird/_n0053_inv1_lut
                                                       _bird/_n0053_inv1_cy1
    SLICE_X12Y29.CE      net (fanout=1)        0.925   _bird/_n0053_inv
    SLICE_X12Y29.CLK     Tceck                 0.315   _bird/y_vel<3>
                                                       _bird/y_vel_3
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (2.233ns logic, 4.506ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _pipe/p1_x_0 (SLICE_X15Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _pipe/p1_x_0 (FF)
  Destination:          _pipe/p1_x_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _pipe/p1_x_0 to _pipe/p1_x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.198   _pipe/p1_x<3>
                                                       _pipe/p1_x_0
    SLICE_X15Y15.A6      net (fanout=4)        0.032   _pipe/p1_x<0>
    SLICE_X15Y15.CLK     Tah         (-Th)    -0.215   _pipe/p1_x<3>
                                                       _pipe/p1_x_0_rstpot
                                                       _pipe/p1_x_0
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_5 (SLICE_X4Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_5 (FF)
  Destination:          display/v_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_5 to display/v_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.AQ       Tcko                  0.200   display/v_count<6>
                                                       display/v_count_5
    SLICE_X4Y18.A6       net (fanout=14)       0.058   display/v_count<5>
    SLICE_X4Y18.CLK      Tah         (-Th)    -0.190   display/v_count<6>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT61
                                                       display/v_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.390ns logic, 0.058ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_4 (SLICE_X4Y19.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_4 (FF)
  Destination:          display/v_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_4 to display/v_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.CQ       Tcko                  0.200   display/v_count<4>
                                                       display/v_count_4
    SLICE_X4Y19.C5       net (fanout=10)       0.080   display/v_count<4>
    SLICE_X4Y19.CLK      Tah         (-Th)    -0.190   display/v_count<4>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT51
                                                       display/v_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.390ns logic, 0.080ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: physics_cnt_2/CLK
  Logical resource: physics_stb/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: physics_cnt_2/CLK
  Logical resource: physics_cnt_0/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.867|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 45426 paths, 0 nets, and 1252 connections

Design statistics:
   Minimum period:   6.867ns{1}   (Maximum frequency: 145.624MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 04 13:24:26 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



