platform=xilinx_vck5000_gen4x8_xdma_2_202210_1

debug=1
save-temps=1

[connectivity]
nk=wide_vadd:1:vadd_1
sp=vadd_1.a:BRAM
sp=vadd_1.b:BRAM
sp=vadd_1.c:BRAM

[profile]
data=all:all:all
