Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 01:45:47 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.912        0.000                      0                 8897        0.026        0.000                      0                 8897        0.538        0.000                       0                  4524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_pixel_clk_wiz_0        1.912        0.000                      0                 8897        0.026        0.000                      0                 8897        5.754        0.000                       0                  4512  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 tp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/intri/detv1v2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 5.842ns (50.730%)  route 5.674ns (49.270%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 11.962 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=4515, routed)        1.566    -0.963    tp1/clk_pixel
    SLICE_X12Y11         FDRE                                         r  tp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  tp1/x_reg[1]/Q
                         net (fo=13, routed)          0.795     0.350    tp2/detvv1_reg[1]
    SLICE_X14Y6          LUT2 (Prop_lut2_I1_O)        0.124     0.474 r  tp2/vect1[1]_carry_i_3/O
                         net (fo=1, routed)           0.000     0.474    rast/intri/detvv1_reg_1[1]
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.052 r  rast/intri/vect1[1]_carry/O[2]
                         net (fo=23, routed)          1.597     2.649    rast/intri/B_1[2]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.301     2.950 r  rast/intri/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.633     3.584    rast/intri/i___0_carry__0_i_4_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.708 r  rast/intri/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.708    rast/intri/i___0_carry__0_i_8_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.240 r  rast/intri/detv1v21_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.240    rast/intri/detv1v21_inferred__0/i___0_carry__0_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.574 r  rast/intri/detv1v21_inferred__0/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.434     5.007    rast/intri/detv1v21_inferred__0/i___0_carry__1_n_6
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.303     5.310 r  rast/intri/i___102_carry_i_4/O
                         net (fo=1, routed)           0.000     5.310    rast/intri/i___102_carry_i_4_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.890 r  rast/intri/detv1v21_inferred__0/i___102_carry/O[2]
                         net (fo=2, routed)           0.944     6.834    rast/intri/detv1v21_inferred__0/i___102_carry_n_5
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.331     7.165 r  rast/intri/i___125_carry__0_i_1/O
                         net (fo=2, routed)           0.690     7.855    rast/intri/i___125_carry__0_i_1_n_0
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.327     8.182 r  rast/intri/i___125_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.182    rast/intri/i___125_carry__0_i_5_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.583 r  rast/intri/detv1v21_inferred__0/i___125_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.583    rast/intri/detv1v21_inferred__0/i___125_carry__0_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.917 r  rast/intri/detv1v21_inferred__0/i___125_carry__1/O[1]
                         net (fo=2, routed)           0.581     9.498    rast/intri/detv1v21_inferred__0/i___125_carry__1_n_6
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.303     9.801 r  rast/intri/detv1v20_carry__2_i_3/O
                         net (fo=1, routed)           0.000     9.801    rast/intri/detv1v20_carry__2_i_3_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.334 r  rast/intri/detv1v20_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.334    rast/intri/detv1v20_carry__2_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.553 r  rast/intri/detv1v20_carry__3/O[0]
                         net (fo=1, routed)           0.000    10.553    rast/intri/detv1v200_out[16]
    SLICE_X6Y21          FDRE                                         r  rast/intri/detv1v2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=4515, routed)        1.505    11.962    rast/intri/clk_pixel
    SLICE_X6Y21          FDRE                                         r  rast/intri/detv1v2_reg[16]/C
                         clock pessimism              0.562    12.524    
                         clock uncertainty           -0.168    12.356    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.109    12.465    rast/intri/detv1v2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.350%)  route 0.217ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout1_buf/O
                         net (fo=4515, routed)        0.551    -0.648    tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X32Y26         FDRE                                         r  tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.217    -0.290    tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X36Y26         FDRE                                         r  tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout1_buf/O
                         net (fo=4515, routed)        0.817    -0.890    tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X36Y26         FDRE                                         r  tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.071    -0.316    tp3/pro/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584      DSP48_X0Y2       rast/intri/detv0v1_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y29     tf1/add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y29     tf1/add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



