
---------- Begin Simulation Statistics ----------
final_tick                                37330766500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183160                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   344190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.65                       # Real time elapsed on the host
host_tick_rate                              500101812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13672222                       # Number of instructions simulated
sim_ops                                      25692533                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037331                       # Number of seconds simulated
sim_ticks                                 37330766500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.466153                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3497959                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32856                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1218                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       42206841                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.133938                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3354023                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          190                       # TLB misses on write requests
system.cpu0.numCycles                        74661533                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32454692                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3672222                       # Number of instructions committed
system.cpu1.committedOps                      6776153                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             20.331396                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2170300                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     599427                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2010                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    3258010                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        12288                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       63489887                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.049185                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1395232                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          175                       # TLB misses on write requests
system.cpu1.numCycles                        74661399                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3310802     48.86%     48.89% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     48.90% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     48.92% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     48.92% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     48.92% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     48.92% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     48.92% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     48.92% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     48.92% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     48.92% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     48.92% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     48.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     48.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     48.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     48.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     48.97% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     48.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     48.98% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     48.99% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.95%     51.93% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.97%     53.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     53.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         3121987     46.07%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6776153                       # Class of committed instruction
system.cpu1.tickCycles                       11171512                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       496489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        994020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2683127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5366319                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            113                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              70500                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       437370                       # Transaction distribution
system.membus.trans_dist::CleanEvict            59119                       # Transaction distribution
system.membus.trans_dist::ReadExReq            427031                       # Transaction distribution
system.membus.trans_dist::ReadExResp           427030                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70500                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1491550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1491550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1491550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     59833600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     59833600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                59833600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            497531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  497531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              497531                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2938976500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2636166000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730851                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730851                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730851                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730851                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1623119                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1623119                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1623119                       # number of overall misses
system.cpu0.icache.overall_misses::total      1623119                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  25267035500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  25267035500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  25267035500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  25267035500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3353970                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3353970                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3353970                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3353970                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.483940                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.483940                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.483940                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.483940                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15566.964283                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15566.964283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15566.964283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15566.964283                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1623103                       # number of writebacks
system.cpu0.icache.writebacks::total          1623103                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1623119                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1623119                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1623119                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1623119                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  23643916500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  23643916500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  23643916500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  23643916500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.483940                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.483940                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.483940                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.483940                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14566.964283                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14566.964283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14566.964283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14566.964283                       # average overall mshr miss latency
system.cpu0.icache.replacements               1623103                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730851                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730851                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1623119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1623119                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  25267035500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  25267035500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3353970                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3353970                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.483940                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.483940                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15566.964283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15566.964283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1623119                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1623119                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  23643916500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  23643916500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.483940                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.483940                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14566.964283                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14566.964283                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999628                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3353970                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1623119                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.066373                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999628                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28454879                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28454879                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3401928                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3401928                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3401928                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3401928                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722759                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722759                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722759                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722759                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14821916000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14821916000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14821916000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14821916000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124687                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124687                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124687                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124687                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175228                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175228                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175228                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175228                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20507.411184                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20507.411184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20507.411184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20507.411184                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       413265                       # number of writebacks
system.cpu0.dcache.writebacks::total           413265                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85439                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85439                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637320                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11677555500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11677555500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11677555500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11677555500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154514                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154514                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154514                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154514                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18322.907645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18322.907645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18322.907645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18322.907645                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637304                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963540                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963540                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466762                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466762                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7376255000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7376255000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430302                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430302                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192059                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192059                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15803.032381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15803.032381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6654891500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6654891500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14832.618251                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14832.618251                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255997                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255997                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7445661000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7445661000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151085                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151085                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29084.954121                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29084.954121                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67343                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67343                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5022664000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5022664000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26623.681449                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26623.681449                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999651                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039248                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637320                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.337865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999651                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634816                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634816                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1386296                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1386296                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1386296                       # number of overall hits
system.cpu1.icache.overall_hits::total        1386296                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8893                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8893                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8893                       # number of overall misses
system.cpu1.icache.overall_misses::total         8893                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    233029000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    233029000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    233029000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    233029000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1395189                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1395189                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1395189                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1395189                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006374                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006374                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006374                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006374                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26203.643315                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26203.643315                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26203.643315                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26203.643315                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8877                       # number of writebacks
system.cpu1.icache.writebacks::total             8877                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8893                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8893                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8893                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8893                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    224136000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    224136000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    224136000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    224136000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006374                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006374                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006374                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006374                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25203.643315                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25203.643315                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25203.643315                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25203.643315                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8877                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1386296                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1386296                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8893                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8893                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    233029000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    233029000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1395189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1395189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006374                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006374                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26203.643315                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26203.643315                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8893                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8893                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    224136000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    224136000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25203.643315                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25203.643315                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999611                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1395189                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8893                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.886203                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999611                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11170405                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11170405                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3036934                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3036934                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3036934                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3036934                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       809257                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        809257                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       809257                       # number of overall misses
system.cpu1.dcache.overall_misses::total       809257                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  66045806000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  66045806000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  66045806000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  66045806000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3846191                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3846191                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3846191                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3846191                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210405                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210405                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210405                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210405                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81612.894297                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81612.894297                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81612.894297                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81612.894297                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       400204                       # number of writebacks
system.cpu1.dcache.writebacks::total           400204                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       395397                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       395397                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       395397                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       395397                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       413860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       413860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       413860                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       413860                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  32847312000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  32847312000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  32847312000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  32847312000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107603                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107603                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107603                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107603                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79368.172812                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79368.172812                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79368.172812                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79368.172812                       # average overall mshr miss latency
system.cpu1.dcache.replacements                413843                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       580498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         580498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16395                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16395                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    420787000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    420787000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       596893                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       596893                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.027467                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027467                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25665.568771                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25665.568771                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    391022000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    391022000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.026961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026961                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24297.644939                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24297.644939                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2456436                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2456436                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       792862                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       792862                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  65625019000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  65625019000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3249298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3249298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.244010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.244010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82769.787176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82769.787176                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       395095                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       395095                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       397767                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       397767                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32456290000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32456290000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122416                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122416                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81596.235987                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81596.235987                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999637                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3450793                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           413859                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.338089                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999637                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31183387                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31183387                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1572054                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              587823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18496                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2185661                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1572054                       # number of overall hits
system.l2.overall_hits::.cpu0.data             587823                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7288                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18496                       # number of overall hits
system.l2.overall_hits::total                 2185661                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             49497                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            395364                       # number of demand (read+write) misses
system.l2.demand_misses::total                 497531                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51065                       # number of overall misses
system.l2.overall_misses::.cpu0.data            49497                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1605                       # number of overall misses
system.l2.overall_misses::.cpu1.data           395364                       # number of overall misses
system.l2.overall_misses::total                497531                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4640130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4246715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    129698500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  31934661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40951204500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4640130000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4246715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    129698500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  31934661000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40951204500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1623119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          413860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2683192                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1623119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         413860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2683192                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.031461                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.180479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.955309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185425                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.031461                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.180479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.955309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185425                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90867.130128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85797.422066                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80809.034268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80772.809360                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82308.850102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90867.130128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85797.422066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80809.034268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80772.809360                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82308.850102                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              437370                       # number of writebacks
system.l2.writebacks::total                    437370                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        51065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        49497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       395364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            497531                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        51065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        49497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       395364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           497531                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4129480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3751745000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    113648500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  27981031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35975904500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4129480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3751745000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    113648500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  27981031000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35975904500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.031461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.180479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.955309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.031461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.180479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.955309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80867.130128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75797.422066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70809.034268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70772.834654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72308.870201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80867.130128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75797.422066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70809.034268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70772.834654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72308.870201                       # average overall mshr miss latency
system.l2.replacements                         496591                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       813469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           813469                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       813469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       813469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1631980                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1631980                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1631980                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1631980                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                159390                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          34397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         392634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              427031                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3098714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  31709623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34808337500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       397767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            586421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.182328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.987095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.728199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90086.751752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80761.277678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81512.437036                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        34397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       392634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         427031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2754744000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  27783293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30538037500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.182328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.987095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.728199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80086.751752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70761.303147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71512.460454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1572054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1579342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            52670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4640130000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    129698500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4769828500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1623119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1632012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.031461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.180479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90867.130128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80809.034268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90560.632238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        51065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        52670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4129480000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    113648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4243128500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.031461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.180479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80867.130128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70809.034268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80560.632238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       433566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            446929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        15100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1148001000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    225037500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1373038500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.169639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76026.556291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82431.318681                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77007.206955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        15100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    997001000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    197737500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1194738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.169639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66026.556291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72431.318681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67007.206955                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.415700                       # Cycle average of tags in use
system.l2.tags.total_refs                     5366307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    497615                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.784054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.159188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      163.081916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      348.358361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.787110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      506.029125                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.159260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.340194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.494169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999429                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43428167                       # Number of tag accesses
system.l2.tags.data_accesses                 43428167                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       3268160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3167808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        102720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      25303232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31841920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3268160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       102720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3370880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27991680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27991680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          51065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          49497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         395363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              497530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       437370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             437370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         87546019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         84857834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2751618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        677811745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852967217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     87546019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2751618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90297637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      749828697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            749828697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      749828697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        87546019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        84857834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2751618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       677811745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1602795914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    436916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     51065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     44883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    395344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000144643250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1389470                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             410293                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      497531                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     437370                       # Number of write requests accepted
system.mem_ctrls.readBursts                    497531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   437370                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4634                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   454                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26896                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6255190000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2464485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15497008750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12690.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31440.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   409836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  379540                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                497531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               437370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  426180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       140416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    423.773473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.362608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.146091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44578     31.75%     31.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33741     24.03%     55.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8304      5.91%     61.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4183      2.98%     64.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2987      2.13%     66.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2575      1.83%     68.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2283      1.63%     70.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2948      2.10%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38817     27.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       140416                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.101877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.810581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.324735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27066     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           102      0.37%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            33      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           13      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27229                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.045356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.352799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26739     98.20%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               70      0.26%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              127      0.47%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              264      0.97%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27229                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31545408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  296576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27961536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31841984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27991680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       845.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       749.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    749.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   37330695500                       # Total gap between requests
system.mem_ctrls.avgGap                      39930.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3268160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2872512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       102720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     25302016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27961536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 87546019.179649040103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 76947576.203665673733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2751617.757433402818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 677779171.772430658340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 749021212.837941527367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        51065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        49497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       395364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       437370                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2023254000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1754910000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     47813500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  11671031250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 926722359000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39621.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35454.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29790.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29519.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2118852.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            547566600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            291023370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1797666360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1152247140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2946584160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16398813930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        525487200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23659388760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.777203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1217414500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1246440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34866912000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            455032200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            241855350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1721611080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1128355200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2946584160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15778700100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1047688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23319826410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.681157                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2557323000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1246440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33527003500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2096771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1250839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1631980                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          296899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           586421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          586420                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1632012                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464759                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4869341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1241562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8049510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    207758208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     67237440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     52100032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              328232960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          496591                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27991680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3179783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005961                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3179670    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    113      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3179783                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5128608500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         626651750                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13355468                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956030897                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2434725905                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37330766500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
