	component Video_System is
		port (
			SRAM_DQ_to_and_from_the_Pixel_Buffer : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			SRAM_ADDR_from_the_Pixel_Buffer      : out   std_logic_vector(19 downto 0);                    -- ADDR
			SRAM_LB_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- LB_N
			SRAM_UB_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- UB_N
			SRAM_CE_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- CE_N
			SRAM_OE_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- OE_N
			SRAM_WE_N_from_the_Pixel_Buffer      : out   std_logic;                                        -- WE_N
			VGA_CLK_from_the_VGA_Controller      : out   std_logic;                                        -- CLK
			VGA_HS_from_the_VGA_Controller       : out   std_logic;                                        -- HS
			VGA_VS_from_the_VGA_Controller       : out   std_logic;                                        -- VS
			VGA_BLANK_from_the_VGA_Controller    : out   std_logic;                                        -- BLANK
			VGA_SYNC_from_the_VGA_Controller     : out   std_logic;                                        -- SYNC
			VGA_R_from_the_VGA_Controller        : out   std_logic_vector(7 downto 0);                     -- R
			VGA_G_from_the_VGA_Controller        : out   std_logic_vector(7 downto 0);                     -- G
			VGA_B_from_the_VGA_Controller        : out   std_logic_vector(7 downto 0);                     -- B
			clk_0                                : in    std_logic                     := 'X';             -- clk
			reset_n                              : in    std_logic                     := 'X';             -- reset_n
			keycode_export                       : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			sdram_out_clk_clk                    : out   std_logic;                                        -- clk
			sdram_wire_addr                      : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                        : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                     : out   std_logic;                                        -- cas_n
			sdram_wire_cke                       : out   std_logic;                                        -- cke
			sdram_wire_cs_n                      : out   std_logic;                                        -- cs_n
			sdram_wire_dq                        : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                       : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n                     : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                      : out   std_logic;                                        -- we_n
			press_export                         : in    std_logic_vector(7 downto 0)  := (others => 'X')  -- export
		);
	end component Video_System;

