
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1301.590 ; gain = 0.023 ; free physical = 2571 ; free virtual = 4928
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kida925e/Final_submission/Conv_no_opt_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/ehsd24/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1322.340 ; gain = 20.750 ; free physical = 2511 ; free virtual = 4872
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5483 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1457.676 ; gain = 90.938 ; free physical = 2313 ; free virtual = 4732
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Conv_1_0' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_Conv_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Conv_1_0' (1#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_Conv_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (2#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 58 given [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:187]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (3#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:535]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:830]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (4#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (5#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 53 given [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:1169]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (6#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:830]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (7#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:535]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (8#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 6 given [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:408]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (9#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/.Xil/Vivado-5309-akDUJBP0-vbox.pd.inf.tu-dresden.de/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 123 connections, but only 117 given [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:415]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (10#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (11#1) [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.426 ; gain = 136.688 ; free physical = 2311 ; free virtual = 4731
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.426 ; gain = 136.688 ; free physical = 2313 ; free virtual = 4732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.426 ; gain = 136.688 ; free physical = 2313 ; free virtual = 4732
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_Conv_1_0/design_1_Conv_1_0/design_1_Conv_1_0_in_context.xdc] for cell 'design_1_i/Conv_1'
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.srcs/sources_1/bd/design_1/ip/design_1_Conv_1_0/design_1_Conv_1_0/design_1_Conv_1_0_in_context.xdc] for cell 'design_1_i/Conv_1'
Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.949 ; gain = 0.000 ; free physical = 1692 ; free virtual = 4111
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.949 ; gain = 0.000 ; free physical = 1692 ; free virtual = 4111
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2357.949 ; gain = 0.000 ; free physical = 1692 ; free virtual = 4111
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2357.949 ; gain = 991.211 ; free physical = 1746 ; free virtual = 4165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2357.949 ; gain = 991.211 ; free physical = 1745 ; free virtual = 4165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Conv_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2357.949 ; gain = 991.211 ; free physical = 1745 ; free virtual = 4165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2357.949 ; gain = 991.211 ; free physical = 1746 ; free virtual = 4166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 2357.949 ; gain = 991.211 ; free physical = 1743 ; free virtual = 4165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2613.801 ; gain = 1247.062 ; free physical = 1205 ; free virtual = 3627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2613.801 ; gain = 1247.062 ; free physical = 1205 ; free virtual = 3627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.816 ; gain = 1258.078 ; free physical = 1196 ; free virtual = 3617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.816 ; gain = 1258.078 ; free physical = 1196 ; free virtual = 3617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.816 ; gain = 1258.078 ; free physical = 1196 ; free virtual = 3617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.816 ; gain = 1258.078 ; free physical = 1196 ; free virtual = 3617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.816 ; gain = 1258.078 ; free physical = 1196 ; free virtual = 3617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.816 ; gain = 1258.078 ; free physical = 1196 ; free virtual = 3617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.816 ; gain = 1258.078 ; free physical = 1196 ; free virtual = 3617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_ds_0           |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_Conv_1_0            |         1|
|4     |design_1_axi_dma_0_0         |         1|
|5     |design_1_axi_smc_0           |         1|
|6     |design_1_rst_ps8_0_100M_0    |         1|
|7     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_Conv_1_0            |     1|
|2     |design_1_auto_ds_0           |     1|
|3     |design_1_auto_pc_0           |     1|
|4     |design_1_axi_dma_0_0         |     1|
|5     |design_1_axi_smc_0           |     1|
|6     |design_1_rst_ps8_0_100M_0    |     1|
|7     |design_1_zynq_ultra_ps_e_0_0 |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  2033|
|2     |  design_1_i         |design_1                    |  2033|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |   519|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.816 ; gain = 1258.078 ; free physical = 1196 ; free virtual = 3617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 2624.816 ; gain = 403.555 ; free physical = 1209 ; free virtual = 3631
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.824 ; gain = 1258.078 ; free physical = 1224 ; free virtual = 3646
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.449 ; gain = 0.000 ; free physical = 1196 ; free virtual = 3618
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 2659.449 ; gain = 1304.227 ; free physical = 1227 ; free virtual = 3649
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.449 ; gain = 0.000 ; free physical = 1227 ; free virtual = 3649
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kida925e/Final_submission/Conv_no_opt_vivado/Conv_no_opt_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 14:42:12 2023...
