0.6
2017.4
Dec 15 2017
21:07:18
D:/Files/Codes/Verilog/CPU-uart/CPU.sim/sim_1/behav/xsim/glbl.v,1653446394,verilog,,,,glbl,,,,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sim_1/new/entertest.v,1653807524,verilog,,,,entertest,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/RAM/sim/RAM.v,1653794814,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v,,RAM,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/cpu_clk/cpu_clk.v,1653566436,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/confirmModule.v,,cpu_clk,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/cpu_clk/cpu_clk_clk_wiz.v,1653566436,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/cpu_clk/cpu_clk.v,,cpu_clk_clk_wiz,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v,1653809439,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/uart_bmpg.v,,prgrom,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/sim/uart.v,1653446398,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/cpu_clk/cpu_clk_clk_wiz.v,,uart,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/uart_bmpg.v,1653446398,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/upg.v,,uart_bmpg,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/upg.v,1653446398,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/ip/uart_1/sim/uart.v,,upg,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/confirmModule.v,1653568848,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/controller.v,,debounce,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/controller.v,1653446398,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/cputop.v,,control32,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/cputop.v,1653807979,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/decoder.v,,cputop,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/decoder.v,1653446398,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/dmemory32.v,,decode32,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/dmemory32.v,1653802014,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/executs32.v,,dmemory32,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/executs32.v,1653641980,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/ifetch.v,,executs32,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sources_1/new/ifetch.v,1653799626,verilog,,D:/Files/Codes/Verilog/CPU-uart/CPU.srcs/sim_1/new/entertest.v,,Ifetc32,,,../../../../CPU.srcs/sources_1/ip/cpu_clk,,,,,
