$date
	Wed Nov 30 02:22:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clock_tb $end
$var wire 1 ! l_clk $end
$var reg 1 " l_reset $end
$var reg 1 # l_roll_over $end
$scope module dut $end
$var wire 1 " i_reset $end
$var wire 1 # i_roll_over $end
$var wire 1 ! o_clk $end
$var reg 1 $ m_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
1"
1!
$end
#2
0#
#4
0"
#10
0!
0$
1#
#12
0#
#20
1!
1$
1#
#22
0#
#30
0!
0$
1#
#32
0#
#40
1!
1$
1#
#42
0#
#50
0!
0$
1#
#52
0#
#60
1!
1$
1#
#62
0#
#65
