module pipot_v;

reg clk;

reg clear;

reg [3:0] pi;

wire [3:0] po;
pipomod uut (.clk(clk),.clear(clear),.pi(pi),.po(po) );

 

initial begin

clk = 0;

clear = 0;

pi = 0;

clear=1'b1;

clear=1'b0;

#10pi=4'b1001;

#10 pi=4'b1010;

#10 pi=4'b1011;

#10 pi=4'b1110;

#10 pi=4'b1111;

#10 pi=4'b0000;

end

always #5 clk = ~clk;

initial #150 $stop;

endmodule
