# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 0.000256 1024 0.39 1930 76288 7.2801 4.38886 169.32 130.836 311.967 312.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 0.000256 1024 0.39 1930 76032 7.31078 4.40342 195.231 130.931 338.013 338.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 0.000256 1024 0.39 1930 76160 7.27898 4.39706 206.062 130.765 348.637 348.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 0.000256 1024 0.39 1930 76032 7.28765 4.39987 191.932 131.228 334.984 335.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 0.000256 1024 0.39 1930 76000 7.25885 4.38656 192.157 130.216 334.154 334.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 0.000256 1024 0.39 1930 75264 7.2553 4.37264 198.237 130.222 340.222 340.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 0.000256 1024 0.39 1930 75840 7.28416 4.3871 196.864 130.491 339.162 339.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 0.000256 1024 0.39 1930 75776 7.29075 4.39424 190.751 130.936 333.514 333.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 0.000256 1024 0.39 1930 75264 7.26067 4.36893 191.665 130.32 333.756 333.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 0.000256 1024 0.39 1930 75200 7.19011 4.35584 208.812 129.294 349.79 349.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 0.000256 1024 0.39 1930 73728 7.27171 4.36224 235.011 129.728 376.507 376.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 930 0.000256 1024 0.39 1935 76544 7.28077 4.39968 167.826 131.131 310.779 310.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 0.000256 1024 0.39 1935 76480 7.31274 4.41344 168.764 131.225 311.855 311.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 0.000256 1024 0.39 1935 76416 7.29709 4.40397 170.352 131.168 313.36 313.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 0.000256 1024 0.39 1935 76160 7.29494 4.39478 173.94 130.751 316.519 316.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 0.000256 1024 0.39 1935 76288 7.27462 4.39315 172.595 130.818 315.221 315.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 0.000256 1024 0.39 1935 76032 7.30707 4.4063 201.461 130.941 344.258 344.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 0.000256 1024 0.39 1935 76160 7.27638 4.39731 197.032 130.745 339.588 339.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 0.000256 1024 0.39 1935 76032 7.28141 4.40032 209.954 131.217 352.987 353.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 0.000256 1024 0.39 1935 75200 7.28979 4.38874 205.116 130.133 347.069 347.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 0.000256 1024 0.39 1935 75264 7.25126 4.36918 206.564 130.096 348.424 348.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 0.000256 1024 0.39 1935 75840 7.2743 4.38877 204.352 130.489 346.647 346.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 0.000256 1024 0.39 1935 75776 7.28928 4.39984 193.813 130.826 336.473 336.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 0.000256 1024 0.39 1935 75264 7.26278 4.36838 226.32 130.232 368.32 368.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 0.000256 1024 0.39 1935 73600 7.26547 4.3521 224.269 129.185 365.212 365.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 0.000256 1024 0.39 1935 73728 7.26826 4.35638 202.594 129.627 343.98 344.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 930 0.000256 1024 0.39 1940 76544 7.28256 4.40262 161.2 131.043 304.064 304.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 0.000256 1024 0.39 1940 76480 7.31078 4.416 178.02 131.093 320.983 321.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 0.000256 1024 0.39 1940 76416 7.3016 4.40499 167.328 131.064 310.239 310.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 0.000256 1024 0.39 1940 76160 7.29904 4.39498 170.865 130.748 313.449 313.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 0.000256 1024 0.39 1940 76288 7.27594 4.38794 167.415 130.832 310.049 310.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 0.000256 1024 0.39 1940 76032 7.30458 4.40499 210.869 130.818 353.533 353.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 0.000256 1024 0.39 1940 74880 7.27389 4.3759 148.632 130.161 290.58 290.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 0.000256 1024 0.39 1940 76160 7.28448 4.39514 203.205 130.741 345.768 345.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 0.000256 1024 0.39 1940 75520 7.28614 4.39494 144.639 130.873 287.339 287.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 0.000256 1024 0.39 1940 76032 7.2801 4.39872 188.54 131.129 331.488 331.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 0.000256 1024 0.39 1940 75264 7.26314 4.37187 138.986 130.227 280.99 281.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 0.000256 1024 0.39 1940 75200 7.28099 4.38851 195.576 130.251 337.63 337.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 0.000256 1024 0.39 1940 73600 7.25808 4.352 139.086 129.309 280.136 280.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 0.000256 1024 0.39 1940 75264 7.25645 4.36992 250.126 130.119 392.01 392.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 930 0.000256 1024 0.39 1940 75264 7.26102 4.37171 164.719 130.337 306.826 306.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 0.000256 1024 0.39 1940 75840 7.27088 4.38886 241.917 130.462 384.179 384.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 0.000256 1024 0.39 1940 74880 7.19325 4.34982 164.409 129.366 305.454 305.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 0.000256 1024 0.39 1940 75776 7.28563 4.39734 233.308 130.83 375.961 376.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 0.000256 1024 0.39 1940 73728 7.26742 4.3576 157.262 129.728 298.756 298.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 0.000256 1024 0.39 1940 75264 7.25606 4.37453 203.116 130.209 345.09 345.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 0.000256 1024 0.39 1940 73728 7.17302 4.31558 143.531 128.401 283.558 283.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 0.000256 1024 0.39 1940 73600 7.2567 4.3561 210.274 129.172 351.196 351.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 0.000256 1024 0.39 1940 73600 7.26077 4.35478 154.018 129.456 295.23 295.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 930 0.000256 1024 0.39 1944 76288 7.27501 4.4023 157.664 131.124 300.6 300.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 930 0.000256 1024 0.39 1944 76480 7.31264 4.41258 167.625 131.216 310.706 310.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 0.000256 1024 0.39 1944 76416 7.29002 4.40723 165.879 131.141 308.856 308.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 930 0.000256 1024 0.39 1944 76032 7.2841 4.39818 110.986 131.227 254.037 254.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 0.000256 1024 0.39 1944 76160 7.28051 4.39296 190.533 130.624 332.967 333.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 0.000256 1024 0.39 1944 75264 7.2449 4.37242 123.223 130.213 265.194 265.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 0.000256 1024 0.39 1944 75776 7.2857 4.38829 180.028 130.846 322.689 322.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 0.000256 1024 0.39 1944 75776 7.29126 4.39507 121.069 130.903 263.797 263.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 0.000256 1024 0.39 1944 76032 7.3041 4.40342 202.463 130.823 345.131 345.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 0.000256 1024 0.39 1944 74880 7.26915 4.37254 142.582 130.259 284.618 284.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 0.000256 1024 0.39 1944 76160 7.27392 4.39091 193.249 130.855 335.906 336.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 0.000256 1024 0.39 1944 75520 7.2897 4.39315 139.235 130.959 282.016 282.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 0.000256 1024 0.39 1944 76032 7.28858 4.39795 245.041 131.127 387.996 388.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 0.000256 1024 0.39 1944 75264 7.26102 4.37424 158.191 130.314 300.273 300.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 0.000256 1024 0.39 1944 75200 7.28195 4.38461 239.408 130.236 381.447 381.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 0.000256 1024 0.39 1944 73600 7.26211 4.35094 161.392 129.157 302.299 302.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 0.000256 1024 0.39 1944 75264 7.25405 4.3688 233.465 130.119 375.342 375.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 0.000256 1024 0.39 1944 75264 7.25814 4.37043 157.666 130.25 299.687 299.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 0.000256 1024 0.39 1944 75840 7.26806 4.38682 229.334 130.388 371.513 371.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 0.000256 1024 0.39 1944 74880 7.19306 4.3497 150.495 129.349 291.525 291.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 0.000256 1024 0.39 1944 75776 7.28678 4.39613 218.744 130.898 361.462 361.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 0.000256 1024 0.39 1944 73728 7.27098 4.35814 144.902 129.624 286.294 286.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 930 0.000256 1024 0.39 1925 76288 7.28726 4.39786 176.638 131.023 319.488 319.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 0.000256 1024 0.39 1925 76160 7.3241 4.4121 161.668 131.246 304.791 304.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 930 0.000256 1024 0.39 1925 75520 7.29997 4.39184 106.564 130.854 249.245 249.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 0.000256 1024 0.39 1925 76032 7.30365 4.40733 170.641 131.136 313.629 313.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 930 0.000256 1024 0.39 1925 76032 7.28547 4.40064 112.417 131.092 255.333 255.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 0.000256 1024 0.39 1925 75712 7.30144 4.39334 180.661 130.717 323.212 323.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 0.000256 1024 0.39 1925 75264 7.25299 4.36909 118.228 130.118 260.108 260.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 0.000256 1024 0.39 1925 75776 7.28829 4.38534 185.23 130.725 327.766 327.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 0.000256 1024 0.39 1925 75776 7.28794 4.39373 125.764 130.809 268.393 268.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 0.000256 1024 0.39 1925 76032 7.30486 4.4073 200.665 130.82 343.338 343.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 0.000256 1024 0.39 1925 74880 7.27283 4.37648 145.358 130.268 287.412 287.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 0.000256 1024 0.39 1925 75520 7.29466 4.39091 194.402 130.765 336.99 337.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 0.000256 1024 0.39 1925 75520 7.29002 4.39091 138.587 130.871 281.28 281.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 0.000256 1024 0.39 1925 76032 7.29101 4.3991 238.09 131.124 381.042 381.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 0.000256 1024 0.39 1925 75264 7.26342 4.37418 158.605 130.302 300.683 300.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 0.000256 1024 0.39 1925 75200 7.29754 4.38496 232.848 130.127 374.794 374.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 0.000256 1024 0.39 1925 73600 7.26323 4.35805 158.121 129.192 299.071 299.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 0.000256 1024 0.39 1925 75264 7.25706 4.37043 227.163 130.223 369.149 369.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 0.000256 1024 0.39 1925 75264 7.25216 4.3705 153.649 130.37 295.776 295.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 0.000256 1024 0.39 1925 74880 7.30778 4.38442 219.782 130.382 361.998 362.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 0.000256 1024 0.39 1925 72960 7.27533 4.34707 145.697 129.246 286.701 286.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 0.000256 1024 0.39 1925 75776 7.28861 4.39162 214.02 130.918 356.757 356.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 0.000256 1024 0.39 1925 73728 7.27731 4.36224 148.358 129.605 289.741 289.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 930 0.000256 1024 0.39 1952 76288 7.27981 4.39968 157.019 131.147 299.986 300.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 930 0.000256 1024 0.39 1952 75776 7.29488 4.39062 105.234 130.726 247.782 247.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 0.000256 1024 0.39 1952 76160 7.3216 4.41533 160.234 131.123 303.234 303.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 930 0.000256 1024 0.39 1952 75520 7.29203 4.39021 106.692 130.85 249.368 249.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 0.000256 1024 0.39 1952 76032 7.29021 4.41075 175.709 131.045 318.591 318.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 0.000256 1024 0.39 1952 76032 7.28678 4.40013 115.028 131.233 258.088 258.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 0.000256 1024 0.39 1952 75712 7.30554 4.39501 172.004 130.747 314.59 314.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 0.000256 1024 0.39 1952 75264 7.25936 4.37053 106.825 130.211 248.808 248.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 0.000256 1024 0.39 1952 75264 7.28912 4.38102 92.8253 130.282 234.916 235.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 0.000256 1024 0.39 1952 75776 7.29536 4.38925 169.441 130.742 312.012 312.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 0.000256 1024 0.39 1952 75776 7.28275 4.39194 114.65 130.915 257.382 257.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 0.000256 1024 0.39 1952 75264 7.26659 4.3736 98.0849 130.207 240.071 240.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 0.000256 1024 0.39 1952 76032 7.30746 4.40346 245.734 130.92 388.508 388.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 0.000256 1024 0.39 1952 74880 7.27088 4.37638 155.541 131.42 298.744 298.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 0.000256 1024 0.39 1952 74304 7.32256 4.37843 130.238 131.486 273.563 273.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 0.000256 1024 0.39 1952 75520 7.29082 4.39667 229.095 130.873 371.79 371.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 0.000256 1024 0.39 1952 75520 7.29085 4.39296 158.136 130.982 300.939 301.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 0.000256 1024 0.39 1952 72960 7.27168 4.3479 128.459 129.32 269.537 269.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 0.000256 1024 0.39 1952 76032 7.28768 4.40115 218.931 131.103 361.864 361.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 0.000256 1024 0.39 1952 75264 7.27069 4.37248 143.335 130.227 285.348 285.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 0.000256 1024 0.39 1952 73728 7.32186 4.37472 125.117 130.335 267.285 267.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 0.000256 1024 0.39 1952 75200 7.2889 4.38909 215.615 130.249 357.684 357.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 0.000256 1024 0.39 1952 73600 7.26154 4.35555 148.264 129.207 289.231 289.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 0.000256 1024 0.39 1952 74400 7.26003 4.36477 126.708 129.341 267.812 267.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 0.000256 1024 0.39 1952 75264 7.25683 4.37312 205.76 130.103 347.633 347.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 0.000256 1024 0.39 1952 75264 7.25987 4.37453 146.305 130.372 288.454 288.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 930 0.000256 1024 0.39 1952 75264 7.27968 4.37658 123.723 130.501 266.017 266.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 0.000256 1024 0.39 1952 74880 7.30778 4.38403 201.873 130.367 344.069 344.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 0.000256 1024 0.39 1952 72960 7.28182 4.34874 144.542 129.262 285.574 285.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 0.000256 1024 0.39 1952 72000 7.25802 4.32128 120.238 128.236 260.192 260.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 0.000256 1024 0.39 1952 75776 7.28474 4.39302 206.871 130.811 349.495 349.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 930 0.000256 1024 0.39 1952 73728 7.27923 4.35606 141.095 129.705 282.574 282.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 0.000256 1024 0.39 1952 73728 7.17149 4.31565 126.003 128.374 266.003 266.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 930 0.000256 1024 0.39 1960 76032 7.28323 4.40115 160.832 131.144 303.797 303.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 930 0.000256 1024 0.39 1960 75776 7.29296 4.38653 107.773 130.85 250.437 250.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 0.000256 1024 0.39 1960 76160 7.31792 4.41754 181.875 131.109 324.856 324.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 930 0.000256 1024 0.39 1960 75520 7.2945 4.3936 119.091 130.744 261.662 261.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 930 0.000256 1024 0.39 1960 74880 7.31133 4.3841 97.4117 130.389 239.631 239.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 0.000256 1024 0.39 1960 76032 7.29741 4.41117 167.934 131.022 310.8 310.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 0.000256 1024 0.39 1960 76032 7.28086 4.40122 113.682 131.232 256.735 256.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 930 0.000256 1024 0.39 1960 74880 7.27843 4.37254 93.2419 130.269 235.296 235.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 930 0.000256 1024 0.39 1960 75712 7.30438 4.39302 241.676 130.625 384.139 384.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 0.000256 1024 0.39 1960 75264 7.25107 4.37056 152.616 130.099 294.475 294.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 0.000256 1024 0.39 1960 75264 7.28678 4.38272 126.252 130.301 268.357 268.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 0.000256 1024 0.39 1960 75776 7.28387 4.39082 223.976 130.832 366.617 366.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 0.000256 1024 0.39 1960 75776 7.29158 4.39091 144.063 130.781 286.668 286.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 0.000256 1024 0.39 1960 75264 7.26275 4.37277 117.729 130.317 259.822 259.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 0.000256 1024 0.39 1960 75456 7.32208 4.40115 226.99 130.93 369.776 369.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 0.000256 1024 0.39 1960 74880 7.27661 4.37584 151.566 130.147 293.499 293.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 930 0.000256 1024 0.39 1960 74304 7.3257 4.38272 133.075 130.21 275.128 275.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 0.000256 1024 0.39 1960 73728 7.33072 4.37581 117.873 130.339 260.056 260.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 0.000256 1024 0.39 1960 75520 7.28618 4.3911 216.853 130.868 359.535 359.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 0.000256 1024 0.39 1960 75520 7.29373 4.39171 149.197 130.853 291.873 291.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 0.000256 1024 0.39 1960 72960 7.28093 4.3479 124.578 129.367 265.709 265.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 0.000256 1024 0.39 1960 74240 7.37389 4.4073 120.883 131.084 263.884 263.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 0.000256 1024 0.39 1960 76032 7.28608 4.3977 204.184 131.106 347.105 347.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 0.000256 1024 0.39 1960 75264 7.26112 4.37072 146.718 130.18 288.667 288.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 0.000256 1024 0.39 1960 73728 7.32762 4.37456 121.095 130.442 263.377 263.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 0.000256 1024 0.39 1960 73728 7.17914 4.31514 114.578 128.404 254.616 254.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 0.000256 1024 0.39 1960 75200 7.29226 4.39206 209.843 130.234 351.9 352.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 0.000256 1024 0.39 1960 73600 7.27037 4.35267 145.013 129.309 286.081 286.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 0.000256 1024 0.39 1960 74400 7.25885 4.36182 126.604 129.448 267.812 267.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 0.000256 1024 0.39 1960 73600 7.26797 4.35558 116.928 129.578 258.265 258.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 930 0.000256 1024 0.39 1968 76032 7.28483 4.39834 177.098 131.147 320.062 320.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 930 0.000256 1024 0.39 1968 75776 7.2816 4.39155 115.16 130.73 257.705 257.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 930 0.000256 1024 0.39 1968 76032 7.28842 4.40115 97.0544 131.221 240.103 240.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 0.000256 1024 0.39 1968 76160 7.31862 4.41558 168.346 131.227 311.447 311.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 930 0.000256 1024 0.39 1968 75520 7.29498 4.38973 113.52 130.852 256.199 256.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 930 0.000256 1024 0.39 1968 74880 7.31005 4.38355 95.065 130.489 237.386 237.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 0.000256 1024 0.39 1968 76032 7.29619 4.40525 237.476 131.143 380.453 380.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 0.000256 1024 0.39 1968 76032 7.28944 4.40253 151.172 131.13 294.137 294.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 0.000256 1024 0.39 1968 74880 7.27581 4.37453 122.381 130.265 264.434 264.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 930 0.000256 1024 0.39 1968 75264 7.27053 4.37219 105.463 130.171 247.414 247.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 0.000256 1024 0.39 1968 75712 7.30278 4.39635 219.03 130.734 361.596 361.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 0.000256 1024 0.39 1968 75264 7.25376 4.3785 140.249 130.067 282.092 282.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 0.000256 1024 0.39 1968 75264 7.28541 4.37965 115.872 130.195 257.876 257.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 0.000256 1024 0.39 1968 75264 7.26221 4.36986 105.157 130.378 247.304 247.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 0.000256 1024 0.39 1968 75776 7.28406 4.38886 210.035 130.721 352.567 352.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 0.000256 1024 0.39 1968 75776 7.28976 4.39488 137.296 130.796 279.912 280.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 0.000256 1024 0.39 1968 75264 7.26259 4.37043 114.836 130.315 256.921 257.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 0.000256 1024 0.39 1968 73728 7.2704 4.35632 101.396 129.606 242.761 242.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 0.000256 1024 0.39 1968 75456 7.31981 4.4024 205.771 130.929 348.561 348.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 0.000256 1024 0.39 1968 74880 7.2719 4.3736 146.442 130.159 288.383 288.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 0.000256 1024 0.39 1968 74304 7.32694 4.38166 123.262 130.24 265.347 265.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 0.000256 1024 0.39 1968 73728 7.32499 4.37453 122.712 130.342 264.897 265.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 0.000256 1024 0.39 1968 75520 7.29398 4.39194 204.337 130.766 346.936 347.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 0.000256 1024 0.39 1968 75520 7.28867 4.39552 148.107 130.873 290.804 290.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 0.000256 1024 0.39 1968 72960 7.28026 4.34995 122.216 129.332 263.313 263.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 930 0.000256 1024 0.39 1968 74240 7.37347 4.40531 115.373 131.172 258.462 258.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 930 0.000256 1024 0.39 1950 75520 7.30147 4.40138 177.973 131.021 320.835 320.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 930 0.000256 1024 0.39 1950 75264 7.30006 4.39011 117.767 130.831 260.429 260.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 930 0.000256 1024 0.39 1950 75264 7.31344 4.40115 97.8367 131.091 240.78 240.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 0.000256 1024 0.39 1950 75520 7.33139 4.41344 168.204 131.16 311.251 311.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 930 0.000256 1024 0.39 1950 74880 7.31366 4.39046 110.993 130.852 253.687 253.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 930 0.000256 1024 0.39 1950 74880 7.31834 4.38477 92.9562 130.353 235.149 235.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 930 0.000256 1024 0.39 1950 74240 7.34768 4.39706 81.1852 130.973 224.045 224.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 0.000256 1024 0.39 1950 75648 7.3089 4.4073 228.609 131.042 371.507 371.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 0.000256 1024 0.39 1950 75264 7.3119 4.4032 143.256 131.11 286.224 286.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 0.000256 1024 0.39 1950 74880 7.26979 4.37395 119.925 130.143 261.852 261.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 930 0.000256 1024 0.39 1950 73728 7.32557 4.37456 101.837 130.191 243.867 243.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 0.000256 1024 0.39 1950 75264 7.32202 4.39152 211.229 130.746 353.833 353.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 0.000256 1024 0.39 1950 74368 7.28861 4.3719 135.065 130.126 276.991 277.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 0.000256 1024 0.39 1950 73920 7.33994 4.38272 111.535 130.297 253.699 253.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 0.000256 1024 0.39 1950 73472 7.33053 4.37213 100.699 130.218 242.762 242.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 0.000256 1024 0.39 1950 75264 7.30269 4.3872 206.503 130.831 349.162 349.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 0.000256 1024 0.39 1950 74752 7.32682 4.39117 135.781 130.788 278.431 278.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 0.000256 1024 0.39 1950 73728 7.32707 4.37789 113.572 130.208 255.619 255.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 0.000256 1024 0.39 1950 73728 7.27309 4.35834 101.117 129.705 242.595 242.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 0.000256 1024 0.39 1950 75456 7.32208 4.40643 213.277 130.82 355.964 356.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 0.000256 1024 0.39 1950 74880 7.26848 4.37453 153.005 130.145 294.932 295.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 0.000256 1024 0.39 1950 74304 7.33168 4.38467 127.059 130.24 269.157 269.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 0.000256 1024 0.39 1950 73728 7.33389 4.3784 119.465 130.343 261.657 261.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 0.000256 1024 0.39 1950 72000 7.25702 4.31325 110.297 128.235 250.237 250.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 0.000256 1024 0.39 1950 74880 7.30998 4.39306 206.494 130.761 349.1 349.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 0.000256 1024 0.39 1950 74240 7.34966 4.39181 143.879 130.869 286.626 286.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 0.000256 1024 0.39 1950 72960 7.27853 4.34931 121.825 129.351 262.945 263.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 930 0.000256 1024 0.39 1950 74240 7.37216 4.41066 114.954 131.064 257.931 258.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 0.000256 1024 0.39 1950 73600 7.26829 4.35638 109.785 129.45 251.001 251.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 930 0.000256 1024 0.39 1980 76288 7.2735 4.40362 168.247 130.987 311.054 311.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 930 0.000256 1024 0.39 1980 75776 7.28707 4.38886 112.288 130.691 254.794 254.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 930 0.000256 1024 0.39 1980 76032 7.28838 4.39792 93.8487 131.125 236.798 236.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 930 0.000256 1024 0.39 1980 75776 7.28899 4.3968 81.0107 130.933 223.769 223.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 0.000256 1024 0.39 1980 76480 7.30995 4.41338 234.362 131.128 377.35 377.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 0.000256 1024 0.39 1980 76160 7.27747 4.39206 146.842 130.749 289.397 289.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 930 0.000256 1024 0.39 1980 75840 7.28064 4.38154 121.802 130.478 264.077 264.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 930 0.000256 1024 0.39 1980 75520 7.28746 4.39392 103.809 130.963 246.59 246.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 0.000256 1024 0.39 1980 76416 7.29203 4.40752 214.616 131.044 357.498 357.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 0.000256 1024 0.39 1980 76032 7.28451 4.39933 137.547 131.188 280.558 280.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 0.000256 1024 0.39 1980 74880 7.27677 4.3801 114.066 130.164 256.021 256.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 0.000256 1024 0.39 1980 75264 7.26205 4.36982 102.215 130.223 244.209 244.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 930 0.000256 1024 0.39 1980 74880 7.20202 4.35056 90.4574 129.342 231.49 231.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 0.000256 1024 0.39 1980 75712 7.30205 4.39501 204.008 130.618 346.456 346.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 0.000256 1024 0.39 1980 75264 7.25754 4.37248 132.151 130.222 274.138 274.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 0.000256 1024 0.39 1980 75264 7.28461 4.38115 112.12 130.271 254.192 254.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 0.000256 1024 0.39 1980 75264 7.26227 4.36973 99.3305 130.373 241.475 241.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 0.000256 1024 0.39 1980 73920 7.30534 4.36637 87.9031 129.724 229.438 229.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 0.000256 1024 0.39 1980 75776 7.29056 4.3871 187.762 130.835 330.412 330.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 0.000256 1024 0.39 1980 75776 7.28675 4.39328 131.122 130.908 273.844 273.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 0.000256 1024 0.39 1980 75264 7.26506 4.37126 109.387 130.328 251.491 251.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 930 0.000256 1024 0.39 1980 73728 7.27501 4.35782 99.0618 129.593 240.42 240.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 930 0.000256 1024 0.39 1980 74240 7.37642 4.40627 91.6731 131.4 234.991 235.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 930 0.000256 1024 0.39 1984 75264 7.30614 4.40115 166.677 131.042 309.562 309.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 930 0.000256 1024 0.39 1984 74752 7.31677 4.39027 109.863 130.801 252.509 252.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 930 0.000256 1024 0.39 1984 75264 7.31549 4.40307 91.7701 131.134 234.765 234.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 930 0.000256 1024 0.39 1984 74752 7.32371 4.39706 80.5522 130.922 223.333 223.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 0.000256 1024 0.39 1984 75200 7.34515 4.41549 225.068 131.227 368.194 368.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 0.000256 1024 0.39 1984 74880 7.31747 4.39629 139.624 130.745 282.217 282.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 930 0.000256 1024 0.39 1984 73920 7.35098 4.38477 115.513 130.388 257.774 257.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 930 0.000256 1024 0.39 1984 74240 7.34822 4.39302 101.934 130.976 244.783 244.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 930 0.000256 1024 0.39 1984 73600 7.26314 4.35485 92.4968 129.205 233.461 233.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 0.000256 1024 0.39 1984 75264 7.32477 4.40413 208.732 131.062 351.665 351.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 0.000256 1024 0.39 1984 75264 7.30838 4.40957 132.979 131.106 275.942 276.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 0.000256 1024 0.39 1984 73728 7.32355 4.37453 108.9 130.162 250.899 251.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 0.000256 1024 0.39 1984 73728 7.3296 4.37248 97.2841 130.306 239.43 239.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 930 0.000256 1024 0.39 1984 72960 7.28253 4.3479 86.6595 129.224 227.653 227.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 0.000256 1024 0.39 1984 74816 7.33722 4.39091 194.644 130.735 337.247 337.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 0.000256 1024 0.39 1984 74368 7.29171 4.36707 126.158 130.202 268.162 268.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 0.000256 1024 0.39 1984 73920 7.33946 4.38 106.328 130.301 248.486 248.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 0.000256 1024 0.39 1984 73472 7.33677 4.37008 94.1762 130.375 236.393 236.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 0.000256 1024 0.39 1984 73920 7.30768 4.37002 85.4694 129.725 227.01 227.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 0.000256 1024 0.39 1984 74752 7.3129 4.38918 190.812 130.719 333.371 333.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 0.000256 1024 0.39 1984 74752 7.3207 4.39328 127.67 130.931 270.456 270.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 0.000256 1024 0.39 1984 73728 7.32272 4.37043 106.126 130.315 248.276 248.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 930 0.000256 1024 0.39 1984 73728 7.28173 4.35674 98.1114 129.718 239.603 239.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 930 0.000256 1024 0.39 1984 74240 7.38323 4.40998 91.6211 131.176 234.726 234.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 0.000256 1024 0.39 1984 70656 7.31027 4.31142 82.9105 128.528 223.192 223.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 930 0.000256 1024 0.39 2048 73856 7.39411 4.40525 167.705 131.099 310.74 310.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 930 0.000256 1024 0.39 2048 73728 7.39478 4.40323 191.224 131.145 334.305 334.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 930 0.000256 1024 0.39 2048 73216 7.40726 4.38886 126.178 130.695 268.804 268.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 930 0.000256 1024 0.39 2048 73728 7.40208 4.39728 104.773 131.11 247.819 247.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 930 0.000256 1024 0.39 2048 72704 7.44973 4.39248 93.1258 130.9 236.006 236.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 930 0.000256 1024 0.39 2048 72960 7.42755 4.39117 86.0688 130.977 228.999 229.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 930 0.000256 1024 0.39 2048 72192 7.41296 4.37405 79.6092 130.315 221.847 221.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 930 0.000256 1024 0.39 2048 71680 7.43101 4.37248 75.2917 130.271 217.501 217.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 930 0.000256 1024 0.39 2048 71680 7.37443 4.3553 73.0475 129.605 214.518 214.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 930 0.000256 1024 0.39 1980 75264 7.26864 4.36832 69.731 130.356 211.864 211.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 930 0.000256 1024 0.39 1984 73472 7.33779 4.36803 67.8616 130.357 210.057 210.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 930 0.000256 1024 0.39 1950 73920 7.30678 4.36922 68.9373 129.724 210.472 210.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 930 0.000256 1024 0.39 1968 73920 7.30435 4.36714 68.5091 129.821 210.132 210.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 930 0.000256 1024 0.39 1952 75776 7.29354 4.39325 78.9888 130.919 221.735 221.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 930 0.000256 1024 0.39 1952 72960 7.29715 4.35443 111.225 129.566 252.58 252.687
