<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CNA_Nbits.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CNA_Nbits.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CNA_Nbits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CNA_Nbits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CNA_Nbits.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CNA_Nbits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CNA_Nbits.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CNA_Nbits.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CNA_Nbits.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CNA_Nbits.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CNA_Nbits.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CNA_Nbits.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CNA_Nbits.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CNA_Nbits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CNA_Nbits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CNA_Nbits.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CNA_Nbits.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CNA_Nbits.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CNA_Nbits.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CNA_Nbits.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CNA_Nbits_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CNA_Nbits_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CNA_Nbits_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CNA_Nbits_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CNA_Nbits_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CNA_Nbits_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CNA_Nbits_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CNA_Nbits_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CNA_Nbits_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CNA_Nbits_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CNA_Nbits_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CNA_Nbits_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CNA_Nbits_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CNA_Nbits_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CNA_Nbits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb.fdo"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1678376920" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1678376920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678377325" xil_pn:in_ck="-2376734081309235056" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1678377325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Coefficient/Coefficient.vhd"/>
      <outfile xil_pn:name="../CompteurNbits/CompteurNbits.vhd"/>
      <outfile xil_pn:name="../DivHorloge/DivHorloge.vhd"/>
      <outfile xil_pn:name="../RegistreNbits/RegistreNbits.vhd"/>
      <outfile xil_pn:name="../Somateur/Somateur.vhd"/>
      <outfile xil_pn:name="../Tristate/Tristate.vhd"/>
      <outfile xil_pn:name="Biblio/Biblio.vhd"/>
      <outfile xil_pn:name="CNA_Nbits.vhd"/>
      <outfile xil_pn:name="tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1678377325" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-632930261246698836" xil_pn:start_ts="1678377325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678377325" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="421345202135235502" xil_pn:start_ts="1678377325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376920" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7204008542510768189" xil_pn:start_ts="1678376920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678377325" xil_pn:in_ck="-2376734081309235056" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1678377325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Coefficient/Coefficient.vhd"/>
      <outfile xil_pn:name="../CompteurNbits/CompteurNbits.vhd"/>
      <outfile xil_pn:name="../DivHorloge/DivHorloge.vhd"/>
      <outfile xil_pn:name="../RegistreNbits/RegistreNbits.vhd"/>
      <outfile xil_pn:name="../Somateur/Somateur.vhd"/>
      <outfile xil_pn:name="../Tristate/Tristate.vhd"/>
      <outfile xil_pn:name="Biblio/Biblio.vhd"/>
      <outfile xil_pn:name="CNA_Nbits.vhd"/>
      <outfile xil_pn:name="tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1678377326" xil_pn:in_ck="-2376734081309235056" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="1085604711667550006" xil_pn:start_ts="1678377325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="tb.fdo"/>
    </transform>
    <transform xil_pn:end_ts="1678376395" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1678376395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376395" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3176183943869520822" xil_pn:start_ts="1678376395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376395" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7204008542510768189" xil_pn:start_ts="1678376395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376395" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1678376395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376395" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8604445446184149172" xil_pn:start_ts="1678376395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376395" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1678376395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376395" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7554998214792062969" xil_pn:start_ts="1678376395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376494" xil_pn:in_ck="-782560288738696822" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7103529696266946266" xil_pn:start_ts="1678376488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CNA_Nbits.lso"/>
      <outfile xil_pn:name="CNA_Nbits.ngc"/>
      <outfile xil_pn:name="CNA_Nbits.ngr"/>
      <outfile xil_pn:name="CNA_Nbits.prj"/>
      <outfile xil_pn:name="CNA_Nbits.stx"/>
      <outfile xil_pn:name="CNA_Nbits.syr"/>
      <outfile xil_pn:name="CNA_Nbits.xst"/>
      <outfile xil_pn:name="CNA_Nbits_vhdl.prj"/>
      <outfile xil_pn:name="CNA_Nbits_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1678376398" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6119262535414165097" xil_pn:start_ts="1678376398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678376498" xil_pn:in_ck="5114493109485383319" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8576809655378752022" xil_pn:start_ts="1678376494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CNA_Nbits.bld"/>
      <outfile xil_pn:name="CNA_Nbits.ngd"/>
      <outfile xil_pn:name="CNA_Nbits_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1678376501" xil_pn:in_ck="5114493109485383320" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1678376498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CNA_Nbits.pcf"/>
      <outfile xil_pn:name="CNA_Nbits_map.map"/>
      <outfile xil_pn:name="CNA_Nbits_map.mrp"/>
      <outfile xil_pn:name="CNA_Nbits_map.ncd"/>
      <outfile xil_pn:name="CNA_Nbits_map.ngm"/>
      <outfile xil_pn:name="CNA_Nbits_map.xrpt"/>
      <outfile xil_pn:name="CNA_Nbits_summary.xml"/>
      <outfile xil_pn:name="CNA_Nbits_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1678376513" xil_pn:in_ck="3097740032946571697" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1678376501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CNA_Nbits.ncd"/>
      <outfile xil_pn:name="CNA_Nbits.pad"/>
      <outfile xil_pn:name="CNA_Nbits.par"/>
      <outfile xil_pn:name="CNA_Nbits.ptwx"/>
      <outfile xil_pn:name="CNA_Nbits.unroutes"/>
      <outfile xil_pn:name="CNA_Nbits.xpi"/>
      <outfile xil_pn:name="CNA_Nbits_pad.csv"/>
      <outfile xil_pn:name="CNA_Nbits_pad.txt"/>
      <outfile xil_pn:name="CNA_Nbits_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1678376513" xil_pn:in_ck="5114493109485383188" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1678376510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CNA_Nbits.twr"/>
      <outfile xil_pn:name="CNA_Nbits.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
