$date
	Tue Oct 17 15:48:04 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Bus $end
$var wire 32 ! ARADDR [31:0] $end
$var wire 3 " ARPROT [2:0] $end
$var wire 1 # ARREADY $end
$var wire 1 $ ARVALID $end
$var wire 32 % AWADDR [31:0] $end
$var wire 3 & AWPROT [2:0] $end
$var wire 1 ' AWREADY $end
$var wire 1 ( AWVALID $end
$var wire 1 ) BREADY $end
$var wire 2 * BRESP [1:0] $end
$var wire 1 + BVALID $end
$var wire 32 , RDATA [31:0] $end
$var wire 1 - RREADY $end
$var wire 2 . RRESP [1:0] $end
$var wire 1 / RVALID $end
$var wire 32 0 WDATA [31:0] $end
$var wire 1 1 WREADY $end
$var wire 4 2 WSTRB [3:0] $end
$var wire 1 3 WVALID $end
$var reg 1 4 ARVALID_GPIO_0 $end
$var reg 1 5 ARVALID_Main $end
$var reg 1 6 AWVALID_GPIO_0 $end
$var reg 1 7 AWVALID_Main $end
$var reg 1 8 clk $end
$var reg 1 9 rst $end
$scope module RISCVCore $end
$var wire 1 : ACLK $end
$var wire 32 ; ARADDR [31:0] $end
$var wire 1 < ARESETn $end
$var wire 3 = ARPROT [2:0] $end
$var wire 1 # ARREADY $end
$var wire 1 $ ARVALID $end
$var wire 32 > AWADDR [31:0] $end
$var wire 3 ? AWPROT [2:0] $end
$var wire 1 ' AWREADY $end
$var wire 1 ( AWVALID $end
$var wire 1 ) BREADY $end
$var wire 2 @ BRESP [1:0] $end
$var wire 1 + BVALID $end
$var wire 32 A RDATA [31:0] $end
$var wire 1 - RREADY $end
$var wire 2 B RRESP [1:0] $end
$var wire 1 / RVALID $end
$var wire 32 C WDATA [31:0] $end
$var wire 1 1 WREADY $end
$var wire 4 D WSTRB [3:0] $end
$var wire 1 3 WVALID $end
$upscope $end
$scope module Main $end
$var wire 1 : ACLK $end
$var wire 32 E ARADDR [31:0] $end
$var wire 1 < ARESETn $end
$var wire 3 F ARPROT [2:0] $end
$var wire 1 # ARREADY $end
$var wire 1 G ARVALID $end
$var wire 32 H AWADDR [31:0] $end
$var wire 3 I AWPROT [2:0] $end
$var wire 1 ' AWREADY $end
$var wire 1 J AWVALID $end
$var wire 1 ) BREADY $end
$var wire 2 K BRESP [1:0] $end
$var wire 1 + BVALID $end
$var wire 32 L RDATA [31:0] $end
$var wire 1 - RREADY $end
$var wire 2 M RRESP [1:0] $end
$var wire 1 / RVALID $end
$var wire 32 N WDATA [31:0] $end
$var wire 1 1 WREADY $end
$var wire 4 O WSTRB [3:0] $end
$var wire 1 3 WVALID $end
$upscope $end
$scope module GPIO_0 $end
$var wire 1 : ACLK $end
$var wire 32 P ARADDR [31:0] $end
$var wire 1 < ARESETn $end
$var wire 3 Q ARPROT [2:0] $end
$var wire 1 # ARREADY $end
$var wire 1 R ARVALID $end
$var wire 32 S AWADDR [31:0] $end
$var wire 3 T AWPROT [2:0] $end
$var wire 1 ' AWREADY $end
$var wire 1 U AWVALID $end
$var wire 1 ) BREADY $end
$var wire 1 - RREADY $end
$var wire 32 V WDATA [31:0] $end
$var wire 1 1 WREADY $end
$var wire 4 W WSTRB [3:0] $end
$var wire 1 3 WVALID $end
$var wire 32 X readValues [31:0] $end
$var reg 2 Y BRESP [1:0] $end
$var reg 1 Z BVALID $end
$var reg 32 [ RDATA [31:0] $end
$var reg 2 \ RRESP [1:0] $end
$var reg 1 ] RVALID $end
$upscope $end
$upscope $end
