$comment
	File created using the following command:
		vcd file ProcessadorMIPS.msim.vcd -direction
$end
$date
	Fri Nov 06 21:17:58 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module processadormips_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " ULA_saida [31] $end
$var wire 1 # ULA_saida [30] $end
$var wire 1 $ ULA_saida [29] $end
$var wire 1 % ULA_saida [28] $end
$var wire 1 & ULA_saida [27] $end
$var wire 1 ' ULA_saida [26] $end
$var wire 1 ( ULA_saida [25] $end
$var wire 1 ) ULA_saida [24] $end
$var wire 1 * ULA_saida [23] $end
$var wire 1 + ULA_saida [22] $end
$var wire 1 , ULA_saida [21] $end
$var wire 1 - ULA_saida [20] $end
$var wire 1 . ULA_saida [19] $end
$var wire 1 / ULA_saida [18] $end
$var wire 1 0 ULA_saida [17] $end
$var wire 1 1 ULA_saida [16] $end
$var wire 1 2 ULA_saida [15] $end
$var wire 1 3 ULA_saida [14] $end
$var wire 1 4 ULA_saida [13] $end
$var wire 1 5 ULA_saida [12] $end
$var wire 1 6 ULA_saida [11] $end
$var wire 1 7 ULA_saida [10] $end
$var wire 1 8 ULA_saida [9] $end
$var wire 1 9 ULA_saida [8] $end
$var wire 1 : ULA_saida [7] $end
$var wire 1 ; ULA_saida [6] $end
$var wire 1 < ULA_saida [5] $end
$var wire 1 = ULA_saida [4] $end
$var wire 1 > ULA_saida [3] $end
$var wire 1 ? ULA_saida [2] $end
$var wire 1 @ ULA_saida [1] $end
$var wire 1 A ULA_saida [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var wire 1 E devoe $end
$var wire 1 F devclrn $end
$var wire 1 G devpor $end
$var wire 1 H ww_devoe $end
$var wire 1 I ww_devclrn $end
$var wire 1 J ww_devpor $end
$var wire 1 K ww_clk $end
$var wire 1 L ww_ULA_saida [31] $end
$var wire 1 M ww_ULA_saida [30] $end
$var wire 1 N ww_ULA_saida [29] $end
$var wire 1 O ww_ULA_saida [28] $end
$var wire 1 P ww_ULA_saida [27] $end
$var wire 1 Q ww_ULA_saida [26] $end
$var wire 1 R ww_ULA_saida [25] $end
$var wire 1 S ww_ULA_saida [24] $end
$var wire 1 T ww_ULA_saida [23] $end
$var wire 1 U ww_ULA_saida [22] $end
$var wire 1 V ww_ULA_saida [21] $end
$var wire 1 W ww_ULA_saida [20] $end
$var wire 1 X ww_ULA_saida [19] $end
$var wire 1 Y ww_ULA_saida [18] $end
$var wire 1 Z ww_ULA_saida [17] $end
$var wire 1 [ ww_ULA_saida [16] $end
$var wire 1 \ ww_ULA_saida [15] $end
$var wire 1 ] ww_ULA_saida [14] $end
$var wire 1 ^ ww_ULA_saida [13] $end
$var wire 1 _ ww_ULA_saida [12] $end
$var wire 1 ` ww_ULA_saida [11] $end
$var wire 1 a ww_ULA_saida [10] $end
$var wire 1 b ww_ULA_saida [9] $end
$var wire 1 c ww_ULA_saida [8] $end
$var wire 1 d ww_ULA_saida [7] $end
$var wire 1 e ww_ULA_saida [6] $end
$var wire 1 f ww_ULA_saida [5] $end
$var wire 1 g ww_ULA_saida [4] $end
$var wire 1 h ww_ULA_saida [3] $end
$var wire 1 i ww_ULA_saida [2] $end
$var wire 1 j ww_ULA_saida [1] $end
$var wire 1 k ww_ULA_saida [0] $end
$var wire 1 l \clk~input_o\ $end
$var wire 1 m \ULA_saida[0]~output_o\ $end
$var wire 1 n \ULA_saida[1]~output_o\ $end
$var wire 1 o \ULA_saida[2]~output_o\ $end
$var wire 1 p \ULA_saida[3]~output_o\ $end
$var wire 1 q \ULA_saida[4]~output_o\ $end
$var wire 1 r \ULA_saida[5]~output_o\ $end
$var wire 1 s \ULA_saida[6]~output_o\ $end
$var wire 1 t \ULA_saida[7]~output_o\ $end
$var wire 1 u \ULA_saida[8]~output_o\ $end
$var wire 1 v \ULA_saida[9]~output_o\ $end
$var wire 1 w \ULA_saida[10]~output_o\ $end
$var wire 1 x \ULA_saida[11]~output_o\ $end
$var wire 1 y \ULA_saida[12]~output_o\ $end
$var wire 1 z \ULA_saida[13]~output_o\ $end
$var wire 1 { \ULA_saida[14]~output_o\ $end
$var wire 1 | \ULA_saida[15]~output_o\ $end
$var wire 1 } \ULA_saida[16]~output_o\ $end
$var wire 1 ~ \ULA_saida[17]~output_o\ $end
$var wire 1 !! \ULA_saida[18]~output_o\ $end
$var wire 1 "! \ULA_saida[19]~output_o\ $end
$var wire 1 #! \ULA_saida[20]~output_o\ $end
$var wire 1 $! \ULA_saida[21]~output_o\ $end
$var wire 1 %! \ULA_saida[22]~output_o\ $end
$var wire 1 &! \ULA_saida[23]~output_o\ $end
$var wire 1 '! \ULA_saida[24]~output_o\ $end
$var wire 1 (! \ULA_saida[25]~output_o\ $end
$var wire 1 )! \ULA_saida[26]~output_o\ $end
$var wire 1 *! \ULA_saida[27]~output_o\ $end
$var wire 1 +! \ULA_saida[28]~output_o\ $end
$var wire 1 ,! \ULA_saida[29]~output_o\ $end
$var wire 1 -! \ULA_saida[30]~output_o\ $end
$var wire 1 .! \ULA_saida[31]~output_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0B
1C
xD
1E
1F
1G
1H
1I
1J
0K
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#10000
1!
1K
1l
#20000
0!
0K
0l
#30000
1!
1K
1l
#40000
0!
0K
0l
#50000
1!
1K
1l
#60000
0!
0K
0l
#70000
1!
1K
1l
#80000
0!
0K
0l
#90000
1!
1K
1l
#100000
0!
0K
0l
#110000
1!
1K
1l
#120000
0!
0K
0l
#130000
1!
1K
1l
#140000
0!
0K
0l
#150000
1!
1K
1l
#160000
0!
0K
0l
#170000
1!
1K
1l
#180000
0!
0K
0l
#190000
1!
1K
1l
#200000
0!
0K
0l
#210000
1!
1K
1l
#220000
0!
0K
0l
#230000
1!
1K
1l
#240000
0!
0K
0l
#250000
1!
1K
1l
#260000
0!
0K
0l
#270000
1!
1K
1l
#280000
0!
0K
0l
#290000
1!
1K
1l
#300000
0!
0K
0l
#310000
1!
1K
1l
#320000
0!
0K
0l
#330000
1!
1K
1l
#340000
0!
0K
0l
#350000
1!
1K
1l
#360000
0!
0K
0l
#370000
1!
1K
1l
#380000
0!
0K
0l
#390000
1!
1K
1l
#400000
0!
0K
0l
#410000
1!
1K
1l
#420000
0!
0K
0l
#430000
1!
1K
1l
#440000
0!
0K
0l
#450000
1!
1K
1l
#460000
0!
0K
0l
#470000
1!
1K
1l
#480000
0!
0K
0l
#490000
1!
1K
1l
#500000
0!
0K
0l
#510000
1!
1K
1l
#520000
0!
0K
0l
#530000
1!
1K
1l
#540000
0!
0K
0l
#550000
1!
1K
1l
#560000
0!
0K
0l
#570000
1!
1K
1l
#580000
0!
0K
0l
#590000
1!
1K
1l
#600000
0!
0K
0l
#610000
1!
1K
1l
#620000
0!
0K
0l
#630000
1!
1K
1l
#640000
0!
0K
0l
#650000
1!
1K
1l
#660000
0!
0K
0l
#670000
1!
1K
1l
#680000
0!
0K
0l
#690000
1!
1K
1l
#700000
0!
0K
0l
#710000
1!
1K
1l
#720000
0!
0K
0l
#730000
1!
1K
1l
#740000
0!
0K
0l
#750000
1!
1K
1l
#760000
0!
0K
0l
#770000
1!
1K
1l
#780000
0!
0K
0l
#790000
1!
1K
1l
#800000
0!
0K
0l
#810000
1!
1K
1l
#820000
0!
0K
0l
#830000
1!
1K
1l
#840000
0!
0K
0l
#850000
1!
1K
1l
#860000
0!
0K
0l
#870000
1!
1K
1l
#880000
0!
0K
0l
#890000
1!
1K
1l
#900000
0!
0K
0l
#910000
1!
1K
1l
#920000
0!
0K
0l
#930000
1!
1K
1l
#940000
0!
0K
0l
#950000
1!
1K
1l
#960000
0!
0K
0l
#970000
1!
1K
1l
#980000
0!
0K
0l
#990000
1!
1K
1l
#1000000
