Classic Timing Analyzer report for CONGTRU4BIT
Tue May 29 14:09:28 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.297 ns   ; B[0] ; S[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+---------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To   ;
+-------+-------------------+-----------------+---------+------+
; N/A   ; None              ; 11.297 ns       ; B[0]    ; S[3] ;
; N/A   ; None              ; 10.776 ns       ; B[0]    ; S[2] ;
; N/A   ; None              ; 10.596 ns       ; B[1]    ; S[3] ;
; N/A   ; None              ; 10.527 ns       ; A[0]    ; S[3] ;
; N/A   ; None              ; 10.390 ns       ; B[0]    ; S[1] ;
; N/A   ; None              ; 10.217 ns       ; A[1]    ; S[3] ;
; N/A   ; None              ; 10.075 ns       ; B[1]    ; S[2] ;
; N/A   ; None              ; 10.006 ns       ; A[0]    ; S[2] ;
; N/A   ; None              ; 9.733 ns        ; A[2]    ; S[3] ;
; N/A   ; None              ; 9.696 ns        ; A[1]    ; S[2] ;
; N/A   ; None              ; 9.684 ns        ; B[1]    ; S[1] ;
; N/A   ; None              ; 9.620 ns        ; A[0]    ; S[1] ;
; N/A   ; None              ; 9.466 ns        ; B[0]    ; S[0] ;
; N/A   ; None              ; 9.307 ns        ; A[1]    ; S[1] ;
; N/A   ; None              ; 9.214 ns        ; A[2]    ; S[2] ;
; N/A   ; None              ; 9.190 ns        ; A[3]    ; S[3] ;
; N/A   ; None              ; 9.161 ns        ; CONTROL ; S[3] ;
; N/A   ; None              ; 9.127 ns        ; A[0]    ; S[0] ;
; N/A   ; None              ; 8.797 ns        ; B[3]    ; S[3] ;
; N/A   ; None              ; 8.640 ns        ; CONTROL ; S[2] ;
; N/A   ; None              ; 8.254 ns        ; CONTROL ; S[1] ;
; N/A   ; None              ; 8.056 ns        ; B[2]    ; S[3] ;
; N/A   ; None              ; 7.536 ns        ; B[2]    ; S[2] ;
+-------+-------------------+-----------------+---------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 29 14:09:28 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CONGTRU4BIT -c CONGTRU4BIT --timing_analysis_only
Info: Longest tpd from source pin "B[0]" to destination pin "S[3]" is 11.297 ns
    Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_AJ2; Fanout = 2; PIN Node = 'B[0]'
    Info: 2: + IC(5.050 ns) + CELL(0.419 ns) = 6.349 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 2; COMB Node = 'FA:inst8|inst5~0'
    Info: 3: + IC(0.254 ns) + CELL(0.420 ns) = 7.023 ns; Loc. = LCCOMB_X1_Y2_N2; Fanout = 2; COMB Node = 'FA:inst1|inst5~0'
    Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 7.699 ns; Loc. = LCCOMB_X1_Y2_N20; Fanout = 1; COMB Node = 'FA:inst2|inst5~0'
    Info: 5: + IC(0.249 ns) + CELL(0.275 ns) = 8.223 ns; Loc. = LCCOMB_X1_Y2_N6; Fanout = 1; COMB Node = 'FA:inst3|inst1~0'
    Info: 6: + IC(0.462 ns) + CELL(2.612 ns) = 11.297 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'S[3]'
    Info: Total cell delay = 5.026 ns ( 44.49 % )
    Info: Total interconnect delay = 6.271 ns ( 55.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Tue May 29 14:09:28 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


