<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
BERR <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
CPU_DTACK <= DUART_DTACK;
</td></tr><tr><td>
FDCPE_DUARTCS: FDCPE port map (DUARTCS,DUARTCS_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DUARTCS_D <= ((DUARTCS AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DUARTCS AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
</td></tr><tr><td>
HALT <= (SRESET AND BRESET);
</td></tr><tr><td>
</td></tr><tr><td>
LED(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED_I(1) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED(1) <= LED_I(1) when LED_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_OE(1) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED(2) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED_I(3) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED(3) <= LED_I(3) when LED_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_OE(3) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED(4) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED_I(5) <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED(5) <= LED_I(5) when LED_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_OE(5) <= '0';
</td></tr><tr><td>
FDCPE_RAMHCE0: FDCPE port map (RAMHCE(0),RAMHCE_D(0),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHCE_D(0) <= ((RAMHCE(0) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RAMHCE(0) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RAMHCE(0) AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_RAMHCE1: FDCPE port map (RAMHCE(1),RAMHCE_D(1),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHCE_D(1) <= ((NOT RAMHCE(1) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RAMHCE(1) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RAMHCE(1) AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_RAMHOE: FDCPE port map (RAMHOE,RAMHOE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMHOE_D <= ((NOT RAMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RAMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RAMHOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_RAMLCE0: FDCPE port map (RAMLCE(0),RAMLCE_D(0),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLCE_D(0) <= ((RAMLCE(0) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RAMLCE(0) AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_RAMLCE1: FDCPE port map (RAMLCE(1),RAMLCE_D(1),CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLCE_D(1) <= ((NOT RAMLCE(1) AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RAMLCE(1) AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_RAMLOE: FDCPE port map (RAMLOE,RAMLOE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RAMLOE_D <= ((NOT RAMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RAMLOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
</td></tr><tr><td>
RESET <= (SRESET AND BRESET);
</td></tr><tr><td>
FDCPE_ROMHCE: FDCPE port map (ROMHCE,ROMHCE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMHCE_D <= ((NOT ROMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMHOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_ROMHOE: FDCPE port map (ROMHOE,ROMHOE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMHOE_D <= ((NOT ROMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMHOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMHOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_ROMLCE: FDCPE port map (ROMLCE,ROMLCE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMLCE_D <= ((NOT ROMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMLOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_ROMLOE: FDCPE port map (ROMLOE,ROMLOE_D,CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROMLOE_D <= ((NOT ROMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMLOE AND decode_bus(5) AND NOT decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ROMLOE AND NOT decode_bus(5) AND decode_bus(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(2) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(1) AND NOT decode_bus(0) AND NOT decode_bus(3) AND NOT decode_bus(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT decode_bus(7)));
</td></tr><tr><td>
FDCPE_decode_bus0: FDCPE port map (decode_bus(0),ABUS(0),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus1: FDCPE port map (decode_bus(1),ABUS(1),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus2: FDCPE port map (decode_bus(2),ABUS(2),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus3: FDCPE port map (decode_bus(3),ABUS(3),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus4: FDCPE port map (decode_bus(4),ABUS(4),CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus5: FDCPE port map (decode_bus(5),UDS,CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus6: FDCPE port map (decode_bus(6),LDS,CLK,'0','0');
</td></tr><tr><td>
FDCPE_decode_bus7: FDCPE port map (decode_bus(7),AS,CLK,'0','0');
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
