// SPDX-License-Identifier: Apache-2.0
// Copyright (c) 2026 Nick Woolmer
// hipfire — see LICENSE and NOTICE in the project root.

//! DeepSeek V4 forward pass — skeleton.
//!
//! Layout-only: the function signatures and per-layer call sequence
//! are locked in; the bodies are `unimplemented!` until each piece
//! gets wired. Reading this file gives a future implementer (or
//! reviewer) the entire decode-step flow at a glance.
//!
//! The seven GPU-validated kernels referenced here:
//!   - `gpu.hc_compute_control`       (Phase 3)
//!   - `gpu.hc_sinkhorn_4x4`          (Phase 3)
//!   - `gpu.hc_mix_4stream`           (Phase 3)
//!   - `gpu.indexer_compressed_k_score`  (Phase 2)
//!   - `gpu.indexer_top_k`            (Phase 2)
//!   - `gpu.indexer_kv_gather`        (Phase 2)
//!   - `gpu.rope_tail_halfsplit`      (Phase 4)
//!
//! Existing hipfire-runtime kernels reused (no DeepSeek V4-specific impl):
//!   - RMSNorm
//!   - Quantized GEMV (MQ-family) for Q-LoRA, KV, O-LoRA, experts
//!   - Embedding lookup, lm_head matmul, sampler

use crate::backend::Mq2rBackend;
use crate::config_cache;
use crate::deepseek4::{DeepseekV4HeterogeneousWeights, DeepseekV4RoutedWeights};
use crate::heterogeneous::DeepseekV4HeterogeneousExecution;
use crate::{DeepseekV4Config, DeepseekV4State, DeepseekV4Weights};
use hipfire_dispatch::context::DispatchCtx;
use hipfire_dispatch::pipeline::superop::{
    self, ForwardBindings, OpBinding, OpFlavor, SuperOp, SuperOpKind,
};
use hipfire_dispatch::types::DispatchError;
use rdna_compute::replay::ReplayController;
use rdna_compute::{DType, Gpu, GpuTensor};

struct DenseActivationWriter {
    writer: std::io::BufWriter<std::fs::File>,
    k: usize,
    rows: u32,
}

struct DenseActivationDump {
    out_dir: std::path::PathBuf,
    writers: std::collections::BTreeMap<String, DenseActivationWriter>,
    finished: bool,
}

impl DenseActivationDump {
    fn new(out_dir: std::path::PathBuf) -> Result<Self, String> {
        std::fs::create_dir_all(&out_dir).map_err(|e| {
            format!(
                "create dense activation directory {}: {e}",
                out_dir.display()
            )
        })?;
        Ok(Self {
            out_dir,
            writers: std::collections::BTreeMap::new(),
            finished: false,
        })
    }

    fn record(&mut self, tensor_name: &str, k: usize, values: &[f32]) -> Result<(), String> {
        use std::io::Write;

        if self.finished {
            return Err("dense activation dump already finalized".to_string());
        }
        if k == 0 || values.len() % k != 0 {
            return Err(format!(
                "dense activation {tensor_name}: {} values are not whole K={k} rows",
                values.len()
            ));
        }
        let entry = if let Some(entry) = self.writers.get_mut(tensor_name) {
            entry
        } else {
            let key = tensor_name.replace(['/', '\\'], "_").replace("..", "_");
            let path = self.out_dir.join(format!("{key}.acts"));
            let file = std::fs::OpenOptions::new()
                .write(true)
                .create_new(true)
                .open(&path)
                .map_err(|e| format!("create dense activation dump {}: {e}", path.display()))?;
            let mut writer = std::io::BufWriter::new(file);
            writer
                .write_all(&0u32.to_le_bytes())
                .and_then(|_| writer.write_all(&(k as u32).to_le_bytes()))
                .map_err(|e| format!("write dense activation header {}: {e}", path.display()))?;
            self.writers.insert(
                tensor_name.to_string(),
                DenseActivationWriter { writer, k, rows: 0 },
            );
            self.writers
                .get_mut(tensor_name)
                .expect("dense activation writer inserted")
        };
        if entry.k != k {
            return Err(format!(
                "dense activation {tensor_name}: K changed from {} to {k}",
                entry.k
            ));
        }
        let rows: u32 = (values.len() / k)
            .try_into()
            .map_err(|_| format!("dense activation {tensor_name}: row count overflow"))?;
        entry.rows = entry
            .rows
            .checked_add(rows)
            .ok_or_else(|| format!("dense activation {tensor_name}: cumulative row overflow"))?;
        let bytes = unsafe {
            std::slice::from_raw_parts(values.as_ptr().cast::<u8>(), std::mem::size_of_val(values))
        };
        entry
            .writer
            .write_all(bytes)
            .map_err(|e| format!("append dense activation {tensor_name}: {e}"))
    }

    fn finish(&mut self) -> Result<(usize, u64), String> {
        use std::io::{Seek, SeekFrom, Write};

        if self.finished {
            return Ok((
                self.writers.len(),
                self.writers.values().map(|entry| entry.rows as u64).sum(),
            ));
        }
        let mut total_rows = 0u64;
        for (name, entry) in &mut self.writers {
            entry
                .writer
                .flush()
                .and_then(|_| entry.writer.seek(SeekFrom::Start(0)).map(|_| ()))
                .and_then(|_| entry.writer.write_all(&entry.rows.to_le_bytes()))
                .and_then(|_| entry.writer.write_all(&(entry.k as u32).to_le_bytes()))
                .and_then(|_| entry.writer.flush())
                .map_err(|e| format!("finalize dense activation {name}: {e}"))?;
            total_rows += entry.rows as u64;
        }
        self.finished = true;
        Ok((self.writers.len(), total_rows))
    }
}

fn dense_activation_dump() -> Result<Option<&'static std::sync::Mutex<DenseActivationDump>>, String>
{
    use std::sync::{Mutex, OnceLock};

    static DUMP: OnceLock<Result<Option<Mutex<DenseActivationDump>>, String>> = OnceLock::new();
    match DUMP.get_or_init(|| {
        let Some(path) = hipfire_config::developer_var_os("HIPFIRE_DS4_DENSE_ACT_DIR") else {
            return Ok(None);
        };
        if path.is_empty() {
            return Err("HIPFIRE_DS4_DENSE_ACT_DIR must not be empty".to_string());
        }
        DenseActivationDump::new(path.into()).map(|dump| Some(Mutex::new(dump)))
    }) {
        Ok(dump) => Ok(dump.as_ref()),
        Err(error) => Err(error.clone()),
    }
}

fn dense_activation_dump_enabled() -> Result<bool, String> {
    Ok(dense_activation_dump()?.is_some())
}

fn dump_dense_activation_if_enabled(
    gpu: &Gpu,
    tensor_name: &str,
    input: &GpuTensor,
    k: usize,
) -> Result<(), String> {
    dump_dense_activations_if_enabled(gpu, &[tensor_name], input, k)
}

/// Record one logical activation for every weight that consumes it. Keeping
/// this fan-out here matters for P3: several projections share the same
/// pre-rotation input, and downloading that input once is far cheaper than one
/// device synchronization and D2H copy per tensor name.
fn dump_dense_activations_if_enabled<S: AsRef<str>>(
    gpu: &Gpu,
    tensor_names: &[S],
    input: &GpuTensor,
    k: usize,
) -> Result<(), String> {
    let Some(dump) = dense_activation_dump()? else {
        return Ok(());
    };
    if tensor_names.is_empty() {
        return Ok(());
    }
    let values = gpu
        .download_f32(input)
        .map_err(|e| format!("download dense activation fan-out: {e:?}"))?;
    let mut dump = dump
        .lock()
        .map_err(|_| "dense activation dump mutex poisoned".to_string())?;
    for tensor_name in tensor_names {
        dump.record(tensor_name.as_ref(), k, &values)?;
    }
    Ok(())
}

/// Finalize the env-gated P3 activation dump produced by the decode path.
///
/// Each file uses the `collect_e8_hessian` input contract:
/// `[u32 n_rows][u32 K][f32 rows...]`. The row count is patched only here so
/// interrupted captures cannot masquerade as complete calibration inputs.
pub fn finish_dense_activation_dump() -> Result<(), String> {
    let Some(dump) = dense_activation_dump()? else {
        return Ok(());
    };
    let mut dump = dump
        .lock()
        .map_err(|_| "dense activation dump mutex poisoned".to_string())?;
    let out_dir = dump.out_dir.clone();
    let (files, rows) = dump.finish()?;
    eprintln!(
        "Finalized DeepSeek P3 dense activation dump: {files} files, {rows} rows ({})",
        out_dir.display()
    );
    Ok(())
}

/// Effective MoE route scale for a DeepSeek V4 artifact, as the forward path
/// will actually apply it.
///
/// Exposed so capture tools and manifests report the value that runs instead of
/// re-deriving the precedence rule. A copy of that rule in
/// `examples/ds4_quant_plog.rs` drifted from the source once already — it still
/// claimed the `.mq2r` default was 2.0 after the measured optimum moved to 1.8,
/// which silently mislabelled captures. There must be exactly one place that
/// decides this.
///
/// See [`config_cache::resolve_route_scale`] for the precedence and the
/// measurements behind each default.
pub fn effective_route_scale(cfg_routed_scaling_factor: f32, mq2r: bool) -> f32 {
    config_cache::route_scale(cfg_routed_scaling_factor, mq2r)
}

pub(crate) fn config_cache_log_gfx942_a2_levers(arch: &str, gfx942_route_v1: bool) {
    config_cache::log_gfx942_a2_levers(arch, gfx942_route_v1);
}

/// DeepSeek V4 GEMV dispatch: switch kernel based on weight dtype.
///
/// - `DType::MQ4G256` (default DeepSeek V4 non-expert quant): consume FWHT-rotated
///   input via `gemv_mq4g256_prerotated`. This is the existing fast path.
/// - `DType::F32` (set by `--non-expert-f16` quantizer flag, F16 source
///   converted to F32 on upload): consume plain RMSNorm'd input (no FWHT)
///   via `gemv_f32`. Used to faithfully reproduce antirez/ds4's PROVEN
///   recipe of keeping compressor / indexer / attn projections at F16
///   precision.
///
/// Caller passes BOTH the FWHT-rotated and plain inputs; helper picks
/// whichever the weight needs. `m` and `k` are passed-through for the
/// MQ4 path only — gemv_f32 derives them from the weight's shape.
/// True if `gemv_auto` for this weight dtype will read the FWHT-rotated
/// input (`x_rotated` arg), false if it only reads the plain input.
/// DeepSeek V4's mq2lloyd-q8 build has F16/Q8 everywhere except the routed
/// MoE experts (which take a separate path) — meaning most decode-path
/// rotations into `ffn_x_rot` / `silu_rot` / `q_lat_rot` / etc. are
/// DEAD WORK (kernel runs, output never read). Use this to skip them.
#[inline]
pub(crate) fn weight_needs_fwht(weight: &GpuTensor) -> bool {
    hipfire_dispatch::types::dtype_needs_rotation(weight.dtype)
}

#[inline]
fn mfp_e8_row_bytes(dtype: DType, k: usize) -> usize {
    debug_assert_eq!(k % 256, 0);
    match dtype {
        DType::MFP4G32E8 | DType::MFP3G32E8 | DType::MFP4G32E8SOA => dtype
            .row_bytes(k)
            .expect("E8 row geometry is defined for K > 0"),
        _ => unreachable!("mfp_e8_row_bytes called for {dtype:?}"),
    }
}

pub(crate) fn gemv_auto(
    gpu: &mut Gpu,
    mq2r_backend: Mq2rBackend,
    weight: &GpuTensor,
    x_rotated: &GpuTensor,
    x_plain: &GpuTensor,
    y: &GpuTensor,
    m: usize,
    k: usize,
) -> Result<(), String> {
    use hipfire_dispatch::context::DispatchCtx;
    use hipfire_dispatch::families::gemv::WeightRef;

    let gemv = hipfire_runtime::llama::gemv_family();
    let ctx = DispatchCtx::new(gpu);
    let x = if weight_needs_fwht(weight) {
        x_rotated
    } else {
        x_plain
    };
    let wr = WeightRef {
        buf: weight,
        dtype: weight.dtype,
        m,
        k,
        row_stride: 0,
        rotation: None,
        awq_scale: None,
    };
    // DeepSeek prepares and reuses the FWHT input in architecture-owned
    // scratch. `run_auto` treats its input as plain and rotates every typed MQ
    // weight itself. Passing `x_rotated` through it therefore double-rotates
    // MQ2RXT's typed MQ4 activation. The historical DS4 MQ4 path did not expose
    // this because its weight dtype was `Raw`. Dispatch every typed format that
    // consumes the architecture-prepared activation explicitly; legacy
    // Q8/F16/Raw behavior remains unchanged.
    if weight.dtype == DType::MQ4G256 {
        return gpu
            .gemv_mq4g256_prerotated(weight, x_rotated, y, m, k)
            .map_err(|e| format!("gemv MQ4 prerotated: {e:?}"));
    }
    if matches!(
        weight.dtype,
        DType::MFP4G32E8 | DType::MFP4G32E8SOA | DType::MFP3G32E8
    ) {
        return match weight.dtype {
            DType::MFP4G32E8 => gpu
                .gemv_mfp4g32_e8_prerotated(weight, x_rotated, y, m, k)
                .map_err(|e| format!("gemv MFP4-E8: {e:?}")),
            DType::MFP4G32E8SOA if config_cache::e8_u4_on(&gpu.arch, mq2r_backend.is_gfx1151()) => {
                if mq2r_backend.is_gfx1151() {
                    gpu.gemv_mfp4g32_e8_soa_u4_buffer_cpol_gfx1151(0, weight, x_rotated, y, m, k)
                } else {
                    gpu.gemv_mfp4g32_e8_soa_u4(weight, x_rotated, y, m, k)
                }
                .map_err(|e| format!("gemv MFP4-E8-SoA-U4: {e:?}"))
            }
            DType::MFP4G32E8SOA => gpu
                .gemv_mfp4g32_e8_soa_prerotated(weight, x_rotated, y, m, k)
                .map_err(|e| format!("gemv MFP4-E8-SoA: {e:?}")),
            DType::MFP3G32E8 => gpu
                .gemv_mfp3g32_e8_prerotated(weight, x_rotated, y, m, k)
                .map_err(|e| format!("gemv MFP3-E8: {e:?}")),
            _ => unreachable!(),
        };
    }
    gemv.run_auto(&ctx, gpu, &wr, x, y)
        .map_err(|e| format!("gemv dispatch: {e}"))
}

/// Batched twin of `gemv_auto` for Phase B2 chunk forward.
///
/// Same dispatch shape but each call processes `batch_size` inputs against
/// a single weight matrix. Output `y` is row-major `[batch_size, m]` —
/// matches what concatenating `batch_size` sequential gemv_auto outputs
/// would produce.
///
/// Inputs:
///   - `x_rotated_batch`: `[batch_size, k]` FWHT-rotated (consumed by the
///     MQ4 path only)
///   - `x_plain_batch`:   `[batch_size, k]` plain RMSNorm'd (consumed by
///     the F32 and Q8 paths)
///
/// Backed by the existing GEMM-batched kernels:
///   - F32  → `gemm_f32_batched` (M_kernel=batch, N_kernel=output_dim)
///   - Q8_0 → `gemm_q8_0_batched_chunked` (handles batch > 64 via internal
///            sub-batching; same MAX_BATCH=64 as the underlying kernel)
///   - Raw (MQ4G256) → `gemm_hfq4g256` (consumes pre-rotated x)
///
/// At batch_size == 1 each path reduces to the equivalent of one
/// sequential gemv_auto call against the same weight; per-row outputs
/// match within FMA-order ε.
#[allow(dead_code, clippy::too_many_arguments)]
fn gemv_auto_batched(
    gpu: &mut Gpu,
    mq2r_backend: Mq2rBackend,
    weight: &GpuTensor,
    x_rotated_batch: &GpuTensor,
    x_plain_batch: &GpuTensor,
    y: &GpuTensor,
    m: usize,
    k: usize,
    batch_size: usize,
) -> Result<(), String> {
    gemv_auto_batched_wmma(
        gpu,
        mq2r_backend,
        weight,
        x_rotated_batch,
        x_plain_batch,
        y,
        m,
        k,
        batch_size,
        /*x_f16_scratch=*/ None,
    )
}

/// `gemv_auto_batched` plus an opt-in WMMA path. When `x_f16_scratch`
/// Determinism-bisection helper: when `HIPFIRE_DEEPSEEK4_DUMP_STATE=<dir>` is
/// set, this writes the entire device buffer to `<dir>/<tag>.bin` after a
/// device-sync. Two same-seed runs with different output dirs can then be
/// compared with `cmp -l a/x.bin b/x.bin` to find the first byte that
/// differs — pinpointing which kernel introduces non-determinism.
fn dump_buf(gpu: &mut Gpu, tag: &str, buf: &rdna_compute::GpuTensor) {
    let dir = match hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_DUMP_STATE") {
        Ok(d) => d,
        Err(_) => return,
    };
    let _ = gpu.hip.device_synchronize();
    let n = buf.byte_size();
    let mut host = vec![0u8; n];
    if gpu.hip.memcpy_dtoh(&mut host, &buf.buf).is_ok() {
        let path = format!("{dir}/{tag}.bin");
        if let Err(e) = std::fs::write(&path, &host) {
            eprintln!("[dump_buf] write {path}: {e}");
        }
    }
}

/// Opt-in per-layer residual L2 dump for prod-vs-parent trajectory compare.
///
/// Set `HIPFIRE_DEEPSEEK4_LAYER_NORM=1`. Emits one line per layer after the
/// FFN HC mix:
/// `PROD_LAYER_NORM pos=<p> layer=<l> l2=<f64> nelems=<n>`.
/// Absolute norms are single-token (`hc_mult * hidden`); compare consecutive
/// layer *ratios* against the parent multi-row trajectory.
///
/// The most recent position's series is also retained in process memory for
/// [`take_layer_norm_trace`].
fn dump_residual_layer_norm(
    gpu: &mut Gpu,
    state: &DeepseekV4State,
    layer_idx: usize,
    position: u32,
) {
    use std::sync::LazyLock;
    static ON: LazyLock<bool> = LazyLock::new(|| {
        hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_LAYER_NORM")
            .ok()
            .as_deref()
            == Some("1")
    });
    if !*ON {
        return;
    }
    let Some(streams) = state.residual_streams.as_ref() else {
        return;
    };
    let _ = gpu.hip.device_synchronize();
    let Ok(v) = gpu.download_f32(streams) else {
        return;
    };
    let l2: f64 = v
        .iter()
        .map(|&x| {
            let x = x as f64;
            x * x
        })
        .sum::<f64>()
        .sqrt();
    eprintln!(
        "PROD_LAYER_NORM pos={position} layer={layer_idx} l2={l2:.9e} nelems={}",
        v.len()
    );
    // Retain last-seen position's full series (overwrite on position change).
    if let Ok(mut g) = LAYER_NORM_TRACE.lock() {
        if g.position != Some(position) {
            g.position = Some(position);
            g.l2.clear();
        }
        if g.l2.len() == layer_idx {
            g.l2.push(l2);
        } else if layer_idx < g.l2.len() {
            g.l2[layer_idx] = l2;
        } else {
            g.l2.resize(layer_idx + 1, f64::NAN);
            g.l2[layer_idx] = l2;
        }
    }
}

#[derive(Default, Clone, Debug)]
struct LayerNormTrace {
    position: Option<u32>,
    l2: Vec<f64>,
}

static LAYER_NORM_TRACE: std::sync::LazyLock<std::sync::Mutex<LayerNormTrace>> =
    std::sync::LazyLock::new(|| std::sync::Mutex::new(LayerNormTrace::default()));

/// Drain the most recent `HIPFIRE_DEEPSEEK4_LAYER_NORM` series
/// `(position, per_layer_l2)`. Empty when the env gate is off or no layer
/// has run yet.
pub fn take_layer_norm_trace() -> Option<(u32, Vec<f64>)> {
    let mut g = LAYER_NORM_TRACE.lock().ok()?;
    let pos = g.position?;
    if g.l2.is_empty() {
        return None;
    }
    let l2 = std::mem::take(&mut g.l2);
    g.position = None;
    Some((pos, l2))
}

/// Opt-in per-stage residual/activation L2 for spike-layer localization.
/// `HIPFIRE_DEEPSEEK4_STAGE_NORM=1` plus optional
/// `HIPFIRE_DEEPSEEK4_STAGE_LAYERS=25,26,27` (default those three).
fn dump_stage_norm(gpu: &mut Gpu, tag: &str, buf: &GpuTensor, layer_idx: usize, position: u32) {
    use std::sync::LazyLock;
    static ON: LazyLock<bool> = LazyLock::new(|| {
        hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_STAGE_NORM")
            .ok()
            .as_deref()
            == Some("1")
    });
    if !*ON {
        return;
    }
    static LAYERS: LazyLock<Vec<usize>> = LazyLock::new(|| {
        hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_STAGE_LAYERS")
            .ok()
            .map(|s| {
                s.split(',')
                    .filter_map(|t| t.trim().parse().ok())
                    .collect::<Vec<_>>()
            })
            .filter(|v| !v.is_empty())
            .unwrap_or_else(|| vec![25, 26, 27])
    });
    if !LAYERS.contains(&layer_idx) {
        return;
    }
    let _ = gpu.hip.device_synchronize();
    let Ok(v) = gpu.download_f32(buf) else {
        return;
    };
    let l2: f64 = v
        .iter()
        .map(|&x| {
            let x = x as f64;
            x * x
        })
        .sum::<f64>()
        .sqrt();
    eprintln!(
        "PROD_STAGE_NORM pos={position} layer={layer_idx} stage={tag} l2={l2:.9e} nelems={}",
        v.len()
    );
}

/// Opt-in dump of indexer top-k + compressed KV L2 after `indexer_forward`.
/// `HIPFIRE_DEEPSEEK4_DUMP_INDEXER=1`; optional
/// `HIPFIRE_DEEPSEEK4_DUMP_INDEXER_LAYERS=2,4,26` (default those).
fn dump_indexer_state(
    gpu: &mut Gpu,
    state: &DeepseekV4State,
    layer_idx: usize,
    position: u32,
    n_scored: usize,
) {
    use std::sync::LazyLock;
    static ON: LazyLock<bool> = LazyLock::new(|| {
        hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_DUMP_INDEXER")
            .ok()
            .as_deref()
            == Some("1")
    });
    if !*ON {
        return;
    }
    static LAYERS: LazyLock<Vec<usize>> = LazyLock::new(|| {
        hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_DUMP_INDEXER_LAYERS")
            .ok()
            .map(|s| {
                s.split(',')
                    .filter_map(|t| t.trim().parse().ok())
                    .collect::<Vec<_>>()
            })
            .filter(|v| !v.is_empty())
            .unwrap_or_else(|| vec![2, 4, 26])
    });
    if !LAYERS.contains(&layer_idx) {
        return;
    }
    let _ = gpu.hip.device_synchronize();
    let idx = &state._indexer[layer_idx];
    // topk_idx_indices is DType::F32 storage holding i32 bit patterns.
    let topk_head = match idx.topk_idx_indices.as_ref() {
        Some(t) => match gpu.download_f32(t) {
            Ok(v) => {
                let idxs: Vec<i32> = v
                    .iter()
                    .map(|x| i32::from_le_bytes(x.to_bits().to_le_bytes()))
                    .collect();
                let n_pos = idxs.iter().filter(|&&i| i >= 0).count();
                let head = idxs
                    .iter()
                    .take(32)
                    .map(|i| i.to_string())
                    .collect::<Vec<_>>()
                    .join(",");
                format!("n_pos={n_pos} head=[{head}]")
            }
            Err(_) => String::from("?"),
        },
        None => String::from("none"),
    };
    let main_l2 = idx
        .main_kv_cache
        .as_ref()
        .and_then(|t| gpu.download_f32(t).ok())
        .map(|v| {
            let n = n_scored.saturating_mul(512).min(v.len());
            v[..n]
                .iter()
                .map(|&x| {
                    let x = x as f64;
                    x * x
                })
                .sum::<f64>()
                .sqrt()
        })
        .unwrap_or(f64::NAN);
    let idx_l2 = idx
        .indexer_kv_cache
        .as_ref()
        .and_then(|t| gpu.download_f32(t).ok())
        .map(|v| {
            let n = n_scored.saturating_mul(512).min(v.len());
            v[..n]
                .iter()
                .map(|&x| {
                    let x = x as f64;
                    x * x
                })
                .sum::<f64>()
                .sqrt()
        })
        .unwrap_or(f64::NAN);
    eprintln!(
        "PROD_INDEXER pos={position} layer={layer_idx} n_scored={n_scored} \
         main_kv_l2={main_l2:.9e} idx_kv_l2={idx_l2:.9e} {topk_head}"
    );
}

#[inline]
fn e8_prefill_batch_tiles(batch_size: usize, b2_available: bool, b4_available: bool) -> usize {
    if batch_size > 32 && b4_available {
        4
    } else if batch_size > 16 && b2_available {
        2
    } else {
        1
    }
}

/// Override `HIPFIRE_DEEPSEEK4_E8_BATCHED_GEMV` for the rest of the process.
///
/// Exists so a bench can measure the WMMA and batched-GEMV arms against one
/// loaded copy of the trunk. `0` restores the WMMA path for every batch size.
pub fn set_e8_batched_gemv_max_batch(n: usize) {
    config_cache::E8_BATCHED_GEMV_MAX.store(n, std::sync::atomic::Ordering::Relaxed);
}

/// Whether this dense projection should take the batched E8 decode GEMV
/// instead of the WMMA token tile.
///
/// Gated on an explicit batch ceiling because the crossover is real in both
/// directions: measured on gfx1151 at M=K=4096 the batched GEMV runs 3.72x the
/// WMMA tile at B=1 and 1.40x at B=6, but only 0.60x at B=16, where the tile is
/// finally full and its 16x arithmetic reuse wins.
#[inline]
fn e8_batched_gemv_applies(arch: &str, batch_size: usize, k: usize) -> bool {
    arch == "gfx1151"
        && batch_size <= config_cache::e8_batched_gemv_max_batch()
        && k % 256 == 0
        && Gpu::E8_BATCHED_GEMV_BATCHES.contains(&batch_size)
}

/// Admit the cooperative E8 producer/consumer kernel only for the exact
/// gfx1151 DS4 prefill shapes that cleared the bit-exact micro gate.
///
/// The kernel makes four waves share one decoded 16x128 weight slab. That
/// pays on the wide/down projections below at the production 1,024-token
/// chunk, but not on the 1,024x4,096 attention projection. Keep tails and
/// every unmeasured shape on the established B4 kernel.
#[inline]
fn e8_prefill_coop4_applies(arch: &str, m: usize, k: usize, batch_size: usize) -> bool {
    arch == "gfx1151"
        && batch_size == 1024
        && matches!(
            (m, k),
            (32768, 1024) | (4096, 8192) | (2048, 4096) | (4096, 2048)
        )
}

/// Measured token-tile width for the exact gfx1201 MQ2R TP prefill route.
///
/// At the production 1,024-token chunk, retaining more query tiles per wave
/// amortizes the decoded E8 weight fragment.  The wide screen measured B8 for
/// TP3's wq_b/wo_b/shared-down shapes, B4 for wq_a and the 768-row shared-up
/// shard, and B2 for the 512-row shared-up shard.  Full-width wq_b is large
/// enough to keep the higher-register B16 schedule occupied.  Smaller/tail
/// batches retain the established selector until they are measured directly.
#[inline]
fn gfx1201_e8_prefill_batch_rows(m: usize, batch_size: usize, wide: bool) -> usize {
    if wide && batch_size == 1024 && m >= 16384 {
        16
    } else if wide && batch_size == 1024 && m >= 2048 {
        8
    } else if wide && batch_size == 1024 && m >= 768 {
        4
    } else if wide && batch_size == 1024 && m >= 512 {
        2
    } else if m >= 8192 {
        4
    } else if m == 4096 {
        2
    } else {
        1
    }
}

/// F16×F16→F32 batched GEMM, arch-routed.
///
/// `gemm_f16_x_f16_wmma` is built on the wave32 RDNA3 WMMA builtin and will
/// not even COMPILE for CDNA3, so gfx942 takes the MFMA port instead. Same
/// math, same operand/output layouts, same `[batch, M]` F32 result — this is
/// purely an ISA-level swap. Every F16×F16 call site must go through here so
/// the DeepSeek V4 DSpark path stays runnable on MI300X.
fn gemm_f16_x_f16_auto(
    gpu: &mut Gpu,
    weight_f16: &GpuTensor,
    x_f16: &GpuTensor,
    y_f32: &GpuTensor,
    m: usize,
    k: usize,
    batch_size: usize,
) -> hip_bridge::HipResult<()> {
    if gpu.arch_caps.is_gfx942() {
        gpu.gemm_f16_x_f16_mfma_gfx942(weight_f16, x_f16, y_f32, m, k, batch_size)
    } else {
        gpu.gemm_f16_x_f16_wmma(weight_f16, x_f16, y_f32, m, k, batch_size)
    }
}

pub(crate) fn gemv_auto_batched_wmma(
    gpu: &mut Gpu,
    mq2r_backend: Mq2rBackend,
    weight: &GpuTensor,
    x_rotated_batch: &GpuTensor,
    x_plain_batch: &GpuTensor,
    y: &GpuTensor,
    m: usize,
    k: usize,
    batch_size: usize,
    x_f16_scratch: Option<&GpuTensor>,
) -> Result<(), String> {
    let e8_b2 = config_cache::e8_prefill_b2_on(&gpu.arch, mq2r_backend.is_gfx1151());
    let e8_b4 = config_cache::e8_prefill_b4_on(&gpu.arch, mq2r_backend.is_gfx1151());
    let e8_tiles = e8_prefill_batch_tiles(batch_size, e8_b2, e8_b4);
    match weight.dtype {
        DType::MFP4G32E8SOA
            if mq2r_backend.is_gfx1201()
                && gpu.arch_caps.is_gfx1201()
                && k % 256 == 0
                && x_f16_scratch.is_some() =>
        {
            let scratch = x_f16_scratch.unwrap();
            gpu.deepseek4_convert_f32_to_f16(x_rotated_batch, scratch, (batch_size * k) as i64)
                .map_err(|e| format!("convert_f32_to_f16 (gfx1201 E8 WMMA): {e:?}"))?;
            let wide = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_GFX1201_E8_WIDE")
                .as_deref()
                != Ok("0");
            match gfx1201_e8_prefill_batch_rows(m, batch_size, wide) {
                16 => gpu
                    .gemm_mfp4g32_e8_soa_wmma_b16_gfx1201_f16(weight, scratch, y, m, k, batch_size)
                    .map_err(|e| format!("gemm gfx1201 MFP4-E8-SoA WMMA B16: {e:?}")),
                8 => gpu
                    .gemm_mfp4g32_e8_soa_wmma_b8_gfx1201_f16(weight, scratch, y, m, k, batch_size)
                    .map_err(|e| format!("gemm gfx1201 MFP4-E8-SoA WMMA B8: {e:?}")),
                4 => gpu
                    .gemm_mfp4g32_e8_soa_wmma_b4_gfx1201_f16(weight, scratch, y, m, k, batch_size)
                    .map_err(|e| format!("gemm gfx1201 MFP4-E8-SoA WMMA B4: {e:?}")),
                2 => gpu
                    .gemm_mfp4g32_e8_soa_wmma_b2_gfx1201_f16(weight, scratch, y, m, k, batch_size)
                    .map_err(|e| format!("gemm gfx1201 MFP4-E8-SoA WMMA B2: {e:?}")),
                _ => gpu
                    .gemm_mfp4g32_e8_soa_wmma_gfx1201_f16(weight, scratch, y, m, k, batch_size)
                    .map_err(|e| format!("gemm gfx1201 MFP4-E8-SoA WMMA B1: {e:?}")),
            }
        }
        DType::MFP4G32E8SOA if e8_batched_gemv_applies(&gpu.arch, batch_size, k) => gpu
            .gemv_mfp4g32_e8_soa_batched_gfx1151(weight, x_rotated_batch, y, batch_size, m, k)
            .map_err(|e| format!("gemv MFP4-E8-SoA batched B{batch_size}: {e:?}")),
        DType::MFP4G32E8SOA
            if e8_tiles == 4 && e8_prefill_coop4_applies(&gpu.arch, m, k, batch_size) =>
        {
            gpu.gemm_mfp4g32_e8_soa_wmma_coop4(weight, x_rotated_batch, y, m, k, batch_size)
                .map_err(|e| format!("gemm MFP4-E8-SoA WMMA cooperative B4: {e:?}"))
        }
        DType::MFP4G32E8SOA if e8_tiles == 4 => gpu
            .gemm_mfp4g32_e8_soa_wmma_b4(weight, x_rotated_batch, y, m, k, batch_size)
            .map_err(|e| format!("gemm MFP4-E8-SoA WMMA B4: {e:?}")),
        DType::MFP4G32E8SOA if e8_tiles == 2 => gpu
            .gemm_mfp4g32_e8_soa_wmma_b2(weight, x_rotated_batch, y, m, k, batch_size)
            .map_err(|e| format!("gemm MFP4-E8-SoA WMMA B2: {e:?}")),
        DType::MFP4G32E8SOA if gpu.arch == "gfx1151" => gpu
            .gemm_mfp4g32_e8_soa_wmma(weight, x_rotated_batch, y, m, k, batch_size)
            .map_err(|e| format!("gemm MFP4-E8-SoA WMMA B1: {e:?}")),
        DType::MFP4G32E8 | DType::MFP4G32E8SOA | DType::MFP3G32E8 => {
            if weight.dtype == DType::MFP4G32E8SOA
                && gpu
                    .rocblas_gemm_mfp4e8_soa_prefill_auto(
                        weight,
                        x_rotated_batch,
                        y,
                        m,
                        k,
                        batch_size,
                    )
                    .map_err(|e| format!("rocBLAS MFP4-E8-SoA prefill: {e:?}"))?
            {
                return Ok(());
            }
            // AoS and non-gfx1151 SoA retain the correctness fallback until an
            // architecture-specific dense batched kernel is admitted.
            for b in 0..batch_size {
                let x_rot = x_rotated_batch.sub_offset(b * k, k);
                let x_plain = x_plain_batch.sub_offset(b * k, k);
                let y_row = y.sub_offset(b * m, m);
                gemv_auto(gpu, mq2r_backend, weight, &x_rot, &x_plain, &y_row, m, k)?;
            }
            Ok(())
        }
        DType::F32 => {
            if hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_F32_TRACE").is_ok() {
                use std::sync::atomic::{AtomicUsize, Ordering};
                static N: AtomicUsize = AtomicUsize::new(0);
                let c = N.fetch_add(1, Ordering::Relaxed);
                if c < 8 {
                    eprintln!(
                        "[F32_TRACE #{c}] m={m} k={k} B={batch_size} weight.shape={:?}",
                        weight.shape
                    );
                }
            }
            gpu.gemm_f32_register_tiled(weight, x_plain_batch, y, m, k, batch_size)
                .map_err(|e| format!("gemm_f32_register_tiled: {e:?}"))
        }
        DType::Q8_0 => {
            // Kernel selection (i8-MMQ / f16-WMMA / scalar) lives in the
            // dispatch layer (rdna-compute), not here — the resolver reads arch
            // caps + flags + shape. See `gemm_q8_0_wmma_prefill_auto`.
            gpu.gemm_q8_0_wmma_prefill_auto(
                weight,
                x_plain_batch,
                x_f16_scratch,
                y,
                m,
                k,
                batch_size,
            )
            .map_err(|e| format!("gemm_q8_0_wmma_prefill_auto: {e:?}"))
        }
        DType::F16 => {
            // gfx12/RDNA4: route through the VALIDATED gfx12 f16 WMMA kernel
            // `gemm_f16_wmma_mb8` (takes F32 X directly, has a known-good
            // `_gfx12` port) rather than `gemm_f16_x_f16_wmma`'s gfx12 port.
            // Same math (Y[b,m]=Σ_k W[m,k]·X[b,k], f16 WMMA). On gfx11 keep the
            // original f16×f16 path (caller-converted X scratch).
            if gpu.arch_caps.has_wmma_w32_gfx12() {
                return gpu
                    .gemm_f16_wmma_mb8(weight, x_plain_batch, y, m, k, batch_size)
                    .map_err(|e| format!("gemm_f16_wmma_mb8 (gfx12 f16): {e:?}"));
            }
            if let Some(scratch) = x_f16_scratch {
                let n = (batch_size * k) as i64;
                gpu.deepseek4_convert_f32_to_f16(x_plain_batch, scratch, n)
                    .map_err(|e| format!("convert_f32_to_f16 (F16 weight): {e:?}"))?;
                // gfx11 → WMMA, gfx942 → MFMA (see `gemm_f16_x_f16_auto`).
                gemm_f16_x_f16_auto(gpu, weight, scratch, y, m, k, batch_size)
                    .map_err(|e| format!("gemm_f16_x_f16 (F16 weight): {e:?}"))
            } else {
                Err("F16 weight requires an F16 GEMM path with x_f16_scratch".to_string())
            }
        }
        DType::MQ4G256 if gpu.arch == "gfx1151" && batch_size <= 8 => gpu
            .gemm_hfq4g256(weight, x_rotated_batch, y, m, k, batch_size)
            .map_err(|e| format!("gemm_hfq4g256 small-B: {e:?}")),
        _ => {
            // `gemm_hfq4g256_wmma` is a wave32-WMMA kernel and does not
            // COMPILE on CDNA3, so `has_wmma()` (false on gfx942) must gate
            // it — otherwise DeepSeek V4 dies at JIT rather than taking the
            // `gemm_hfq4g256` fallback below. Measured perf-neutral on
            // gfx942: AR 31.80 tok/s with the fallback vs 31.78 with WMMA.
            let wmma_on = gpu.arch_caps.has_wmma()
                && hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_HFQ4_WMMA")
                    .map(|s| s != "0")
                    .unwrap_or(true);
            if wmma_on {
                if let Some(scratch) = x_f16_scratch {
                    let n = (batch_size * k) as i64;
                    gpu.deepseek4_convert_f32_to_f16(x_rotated_batch, scratch, n)
                        .map_err(|e| format!("convert_f32_to_f16 (HFQ4 WMMA): {e:?}"))?;
                    return gpu
                        .gemm_hfq4g256_wmma(weight, scratch, y, m, k, batch_size)
                        .map_err(|e| format!("gemm_hfq4g256_wmma: {e:?}"));
                }
            }
            gpu.gemm_hfq4g256(weight, x_rotated_batch, y, m, k, batch_size)
                .map_err(|e| format!("gemm_hfq4g256: {e:?}"))
        }
    }
}

#[allow(clippy::too_many_arguments)]
fn gemv_auto_batched_pair_b3(
    gpu: &mut Gpu,
    weight0: &GpuTensor,
    weight1: &GpuTensor,
    x_rotated_batch: &GpuTensor,
    y0: &GpuTensor,
    y1: &GpuTensor,
    m: usize,
    k: usize,
    batch_size: usize,
) -> Result<bool, String> {
    let enabled = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_E8_BATCHED_PAIR_B3")
        .ok()
        .as_deref()
        != Some("0");
    if !enabled
        || gpu.arch != "gfx1151"
        || batch_size != 3
        || k % 256 != 0
        || weight0.dtype != DType::MFP4G32E8SOA
        || weight1.dtype != DType::MFP4G32E8SOA
    {
        return Ok(false);
    }
    gpu.gemv_mfp4g32_e8_soa_batched_pair_b3_gfx1151(
        weight0,
        weight1,
        x_rotated_batch,
        y0,
        y1,
        m,
        k,
    )
    .map_err(|e| format!("paired MFP4-E8-SoA batched B3: {e:?}"))?;
    Ok(true)
}

/// Hoist every independent E8 projection of the attention input into one B3
/// grid. This is deliberately DS4/gfx1151-local: later stages receive a flag
/// proving their output was populated and otherwise retain the original calls.
#[allow(clippy::too_many_arguments)]
fn attention_input_e8_pack_b3(
    cfg: &DeepseekV4Config,
    layer: &crate::deepseek4::DeepseekV4LayerWeights,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    layer_idx: usize,
    batch_size: usize,
) -> Result<bool, String> {
    let enabled = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_E8_ATTN_PACK_B3")
        .ok()
        .as_deref()
        != Some("0");
    let hidden = cfg.hidden_size;
    if !enabled
        || gpu.arch != "gfx1151"
        || layer_idx >= cfg.num_hidden_layers
        || batch_size != 3
        || hidden % 256 != 0
    {
        return Ok(false);
    }

    let Some(wq_a) = layer.wq_a.as_ref() else {
        return Ok(false);
    };
    let Some(wkv) = layer.wkv.as_ref() else {
        return Ok(false);
    };
    let mut weights = [wq_a; 7];
    let mut outputs = [&pbs.q_lat_batch; 7];
    let mut rows = [0usize; 7];
    weights[0] = wq_a;
    outputs[0] = &pbs.q_lat_batch;
    rows[0] = cfg.q_lora_rank;
    weights[1] = wkv;
    outputs[1] = &pbs.kv_batch;
    rows[1] = cfg.num_key_value_heads * cfg.head_dim;

    let ratio = layer.compress_ratio as usize;
    if ratio > 0 {
        let Some(comp_wkv) = layer.compressor_wkv.as_ref() else {
            return Ok(false);
        };
        let Some(comp_wgate) = layer.compressor_wgate.as_ref() else {
            return Ok(false);
        };
        let comp_f16_wmma = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_COMP_F16_WMMA")
            .map(|value| value != "0")
            .unwrap_or(true);
        let have_idx_f16 = ratio != 4
            || (layer.indexer_compressor_wkv_f16.is_some()
                && layer.indexer_compressor_wgate_f16.is_some());
        let use_f16_wmma = comp_f16_wmma
            && layer.compressor_wkv_f16.is_some()
            && layer.compressor_wgate_f16.is_some()
            && have_idx_f16;
        if use_f16_wmma {
            return Ok(false);
        }

        let main_rows = if ratio == 4 {
            2 * cfg.head_dim
        } else {
            cfg.head_dim
        };
        weights[2] = comp_wkv;
        outputs[2] = &pbs.comp_main_kv_batch;
        rows[2] = main_rows;
        weights[3] = comp_wgate;
        outputs[3] = &pbs.comp_main_score_batch;
        rows[3] = main_rows;

        if ratio == 4 {
            let Some(weights_proj) = layer.indexer_weights_proj.as_ref() else {
                return Ok(false);
            };
            let Some(idx_wkv) = layer.indexer_compressor_wkv.as_ref() else {
                return Ok(false);
            };
            let Some(idx_wgate) = layer.indexer_compressor_wgate.as_ref() else {
                return Ok(false);
            };
            weights[4] = weights_proj;
            outputs[4] = &pbs.idx_w_batch;
            rows[4] = cfg.index_n_heads;
            weights[5] = idx_wkv;
            outputs[5] = &pbs.comp_idx_kv_batch;
            rows[5] = 2 * cfg.index_head_dim;
            weights[6] = idx_wgate;
            outputs[6] = &pbs.comp_idx_score_batch;
            rows[6] = 2 * cfg.index_head_dim;
        }
    }

    if weights
        .iter()
        .zip(rows)
        .any(|(weight, rows)| rows != 0 && weight.dtype != DType::MFP4G32E8SOA)
    {
        return Ok(false);
    }
    gpu.gemv_mfp4g32_e8_soa_batched_pack_b3_gfx1151(weights, &pbs.tmp_batch, outputs, rows, hidden)
        .map_err(|error| format!("packed attention-input MFP4-E8 B3 l{layer_idx}: {error:?}"))?;
    Ok(true)
}

/// DeepSeek V4 Compressor decode step (phase 3b scaffold — not yet wired).
///
/// Implements the upstream `Compressor.forward` decode case
/// (start_pos != 0):
///
///   kv = wkv @ x_rotated     [coff * head_dim]
///   score = wgate @ x_rotated [coff * head_dim]
///   score += ape[pos % ratio]
///   kv_state[ratio + pos%ratio]    = kv     (overlap=true)
///   score_state[ratio + pos%ratio] = score
///   if (pos+1) % ratio == 0:
///     overlap_concat → [2*ratio, head_dim]  for kv and score
///     softmax_pool   → [head_dim] compressed
///     rmsnorm (compressor.norm)
///     if is_indexer: tail RoPE (compress_rope_theta = 160000)
///     kv_cache[pos // ratio] = compressed
///     shift kv_state[:ratio] = kv_state[ratio:]  (and score_state)
///
/// Parameterized by `is_indexer`:
///   - false → main attn compressor; head_dim = cfg.head_dim = 512;
///     no RoPE on output; targets `state._indexer[l].main_*`
///   - true  → indexer's sub-compressor; head_dim = idx_head_dim = 128;
///     applies tail RoPE with cfg.compress_rope_theta;
///     targets `state._indexer[l].indexer_*`
///
pub(crate) fn compressor_cache_uses_vmm(gpu: &Gpu) -> bool {
    // Keep this model-owned route chip-strict. gfx1100 and every other
    // architecture retain the existing dense grow-and-copy fallback.
    gpu.arch_caps.is_gfx1151() || gpu.arch_caps.is_gfx1201()
}

fn ensure_cache_tensor_rows(
    gpu: &mut Gpu,
    slot: &mut Option<GpuTensor>,
    logical_rows: usize,
    required_rows: usize,
    row_elems: usize,
    dtype: DType,
    access_devices: &[i32],
    label: &str,
) -> Result<bool, String> {
    let required_rows = required_rows.min(logical_rows).max(1);
    let use_vmm = compressor_cache_uses_vmm(gpu);
    let mut changed = false;

    if slot.is_none() {
        let tensor = if use_vmm {
            // Reserve the model horizon but map nothing until the request
            // preflight below computes the needed prefix.
            unsafe { gpu.alloc_vmm_tensor(&[logical_rows, row_elems], dtype, 0, access_devices) }
                .map_err(|e| format!("reserve VMM {label}: {e:?}"))?
        } else {
            gpu.zeros(&[required_rows, row_elems], dtype)
                .map_err(|e| format!("alloc {label}: {e:?}"))?
        };
        *slot = Some(tensor);
        changed = true;
    }

    let tensor = slot.as_mut().expect("cache tensor just materialized");
    if let Some(mapped) = gpu.vmm_mapped_bytes(tensor) {
        let granularity = gpu
            .vmm_granularity(tensor)
            .ok_or_else(|| format!("{label}: VMM allocation has no granularity"))?;
        let row_bytes = row_elems
            .checked_mul(dtype.size())
            .ok_or_else(|| format!("{label}: row-byte overflow"))?;
        let plan = hipfire_runtime::kv_backend::KvChunkPlan::new(
            row_bytes,
            logical_rows,
            crate::deepseek4::INITIAL_COMPRESSED_ROWS.min(logical_rows),
            granularity,
            hipfire_runtime::kv_backend::DEFAULT_VMM_PHYSICAL_CHUNK_BYTES,
        )
        .map_err(|e| format!("{label}: VMM growth plan: {e}"))?;
        if let Some(growth) = plan
            .growth(mapped, required_rows)
            .map_err(|e| format!("{label}: VMM growth: {e}"))?
        {
            gpu.grow_vmm_tensor(tensor, growth.size_bytes, access_devices)
                .map_err(|e| format!("map VMM {label}: {e:?}"))?;
            changed = true;
        }
        return Ok(changed);
    }

    if tensor.shape.first().copied().unwrap_or(0) >= required_rows {
        return Ok(changed);
    }

    // Fallback for architectures without a certified DS4 VMM route: preserve
    // cache contents while growing the pointer-changing dense allocation.
    let replacement = gpu
        .zeros(&[required_rows, row_elems], dtype)
        .map_err(|e| format!("grow {label}: {e:?}"))?;
    let copy_bytes = tensor.byte_size();
    gpu.hip
        .memcpy_dtod(&replacement.buf, &tensor.buf, copy_bytes)
        .map_err(|e| format!("copy old {label}: {e:?}"))?;
    let old = std::mem::replace(tensor, replacement);
    gpu.free_tensor(old)
        .map_err(|e| format!("free old {label}: {e:?}"))?;
    Ok(true)
}

fn ensure_indexer_scratch_rows(
    gpu: &mut Gpu,
    layer: &mut crate::deepseek4::IndexerLayerState,
    required_rows: usize,
    layer_idx: usize,
) -> Result<bool, String> {
    fn replace_if_short(
        gpu: &mut Gpu,
        slot: &mut Option<GpuTensor>,
        required_rows: usize,
        label: &str,
    ) -> Result<bool, String> {
        if slot
            .as_ref()
            .is_some_and(|tensor| tensor.shape.first().copied().unwrap_or(0) >= required_rows)
        {
            return Ok(false);
        }
        let replacement = gpu
            .alloc_tensor(&[required_rows], DType::F32)
            .map_err(|e| format!("alloc {label}: {e:?}"))?;
        if let Some(old) = slot.replace(replacement) {
            gpu.free_tensor(old)
                .map_err(|e| format!("free old {label}: {e:?}"))?;
        }
        Ok(true)
    }

    let score_grew = replace_if_short(
        gpu,
        &mut layer.index_score,
        required_rows,
        &format!("index_score l{layer_idx}"),
    )?;
    // Allocate both merge-tree workspaces with the same stable stride. The
    // product route selects them automatically on gfx1151 MQ2R, while other
    // routes simply retain inexpensive unused scratch.
    let scores_ws_grew = replace_if_short(
        gpu,
        &mut layer.topk_ws_scores,
        required_rows,
        &format!("topk_ws_scores l{layer_idx}"),
    )?;
    let indices_ws_grew = replace_if_short(
        gpu,
        &mut layer.topk_ws_indices,
        required_rows,
        &format!("topk_ws_indices l{layer_idx}"),
    )?;
    Ok(score_grew || scores_ws_grew || indices_ws_grew)
}

const COMPRESSOR_GROWTH_HEADROOM_BYTES: usize = 512 * 1024 * 1024;

fn checked_add_growth(total: &mut usize, bytes: usize, label: &str) -> Result<(), String> {
    *total = total
        .checked_add(bytes)
        .ok_or_else(|| format!("DeepSeek V4 growth-byte overflow at {label}"))?;
    Ok(())
}

fn cache_growth_bytes(
    gpu: &Gpu,
    slot: &Option<GpuTensor>,
    logical_rows: usize,
    required_rows: usize,
    row_elems: usize,
    dtype: DType,
    default_granularity: usize,
    label: &str,
) -> Result<usize, String> {
    let row_bytes = row_elems
        .checked_mul(dtype.size())
        .ok_or_else(|| format!("{label}: row-byte overflow"))?;
    if !compressor_cache_uses_vmm(gpu) {
        return match slot {
            Some(tensor) if tensor.shape.first().copied().unwrap_or(0) >= required_rows => Ok(0),
            _ => required_rows
                .checked_mul(row_bytes)
                .ok_or_else(|| format!("{label}: dense growth-byte overflow")),
        };
    }

    let (mapped, granularity) = slot
        .as_ref()
        .and_then(|tensor| Some((gpu.vmm_mapped_bytes(tensor)?, gpu.vmm_granularity(tensor)?)))
        .unwrap_or((0, default_granularity));
    let plan = hipfire_runtime::kv_backend::KvChunkPlan::new(
        row_bytes,
        logical_rows,
        crate::deepseek4::INITIAL_COMPRESSED_ROWS.min(logical_rows),
        granularity,
        hipfire_runtime::kv_backend::DEFAULT_VMM_PHYSICAL_CHUNK_BYTES,
    )
    .map_err(|e| format!("{label}: VMM admission plan: {e}"))?;
    Ok(plan
        .growth(mapped, required_rows.min(logical_rows).max(1))
        .map_err(|e| format!("{label}: VMM admission growth: {e}"))?
        .map_or(0, |growth| growth.size_bytes))
}

/// Refuse a growth request before mutating any cache allocation when its
/// complete physical footprint cannot fit. This keeps the session retryable
/// with a smaller request or lower-precision cache instead of leaving a
/// partially mapped cache after a late-layer allocation failure.
fn admit_compressor_growth(
    cfg: &DeepseekV4Config,
    state: &DeepseekV4State,
    gpu: &Gpu,
    pbs: Option<&PrefillBatchScratch>,
    required_tokens: usize,
) -> Result<(), String> {
    let target_rows = state.compressor_capacity.rows_for_tokens(required_tokens)?;
    let prepared_target = state
        .compressor_capacity
        .prepared_target_for_tokens(required_tokens)?;
    let default_granularity = if compressor_cache_uses_vmm(gpu) {
        gpu.vmm_recommended_granularity()
            .map_err(|e| format!("query {} VMM granularity: {e:?}", gpu.arch))?
    } else {
        1
    };
    let mut growth_bytes = 0usize;

    for (layer_idx, layer) in state._indexer.iter().enumerate() {
        let ratio = layer.compress_ratio as usize;
        if ratio == 0 {
            continue;
        }
        let logical_rows = state.compressor_capacity.max_tokens().div_ceil(ratio);
        let required_layer_rows = prepared_target.div_ceil(ratio).max(1);
        let local_logical_rows = state.compressor_cache_placement.local_rows(logical_rows);
        let local_required_rows = state
            .compressor_cache_placement
            .local_rows(required_layer_rows)
            .max(1);
        checked_add_growth(
            &mut growth_bytes,
            cache_growth_bytes(
                gpu,
                &layer.main_kv_cache,
                local_logical_rows,
                local_required_rows,
                cfg.head_dim,
                state.compressor_cache_dtype,
                default_granularity,
                &format!("main_kv_cache l{layer_idx}"),
            )?,
            "main_kv_cache",
        )?;
        if ratio == 4 {
            checked_add_growth(
                &mut growth_bytes,
                cache_growth_bytes(
                    gpu,
                    &layer.indexer_kv_cache,
                    local_logical_rows,
                    local_required_rows,
                    cfg.index_head_dim,
                    state.compressor_cache_dtype,
                    default_granularity,
                    &format!("indexer_kv_cache l{layer_idx}"),
                )?,
                "indexer_kv_cache",
            )?;
            for (slot, label) in [
                (&layer.index_score, "index_score"),
                (&layer.topk_ws_scores, "topk_ws_scores"),
                (&layer.topk_ws_indices, "topk_ws_indices"),
            ] {
                if !slot
                    .as_ref()
                    .is_some_and(|tensor| tensor.shape.first().copied().unwrap_or(0) >= target_rows)
                {
                    checked_add_growth(
                        &mut growth_bytes,
                        target_rows
                            .checked_mul(std::mem::size_of::<f32>())
                            .ok_or_else(|| {
                                format!("{label} l{layer_idx}: scratch growth-byte overflow")
                            })?,
                        label,
                    )?;
                }
            }
        }
    }

    if let Some(pbs) = pbs.filter(|pbs| target_rows > pbs.idx_score_capacity) {
        let bytes = pbs
            .max_batch
            .checked_mul(target_rows)
            .and_then(|elements| elements.checked_mul(std::mem::size_of::<f32>()))
            .ok_or_else(|| "idx_scores_batch growth-byte overflow".to_string())?;
        checked_add_growth(&mut growth_bytes, bytes, "idx_scores_batch")?;
    }

    let (free_bytes, total_bytes) = gpu
        .hip
        .get_vram_info()
        .map_err(|e| format!("query VRAM before DeepSeek V4 cache growth: {e:?}"))?;
    let required_with_headroom = growth_bytes
        .checked_add(COMPRESSOR_GROWTH_HEADROOM_BYTES)
        .ok_or_else(|| "DeepSeek V4 admission-byte overflow".to_string())?;
    if required_with_headroom > free_bytes {
        return Err(format!(
            "DeepSeek V4 {:?} compressed cache cannot admit {required_tokens} tokens atomically: growth {:.2} GiB + {:.2} GiB headroom exceeds {:.2} GiB free ({:.2} GiB addressable); use a lower-precision compressor cache or a shorter request",
            state.compressor_cache_dtype,
            growth_bytes as f64 / (1024.0 * 1024.0 * 1024.0),
            COMPRESSOR_GROWTH_HEADROOM_BYTES as f64 / (1024.0 * 1024.0 * 1024.0),
            free_bytes as f64 / (1024.0 * 1024.0 * 1024.0),
            total_bytes as f64 / (1024.0 * 1024.0 * 1024.0),
        ));
    }
    Ok(())
}

/// Ensure every compressed cache covers a complete request before prefill or
/// decode capture starts. Returns whether the launch/scratch bucket changed.
pub fn ensure_compressor_capacity(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    required_tokens: usize,
) -> Result<bool, String> {
    if required_tokens <= state.compressor_capacity.prepared_tokens() {
        return Ok(false);
    }
    admit_compressor_growth(cfg, state, gpu, None, required_tokens)?;
    let mut next_plan = state.compressor_capacity;
    let bucket_grew = next_plan.activate_for_tokens(required_tokens)?;
    let active_rows = next_plan.active_rows();
    let prepared_target = next_plan.prepared_target_for_tokens(required_tokens)?;
    let mut layout_grew = bucket_grew;
    let access_devices =
        &state.compressor_cache_access_devices[..state.compressor_cache_access_count];
    let placement = state.compressor_cache_placement;

    for (layer_idx, layer) in state._indexer.iter_mut().enumerate() {
        let ratio = layer.compress_ratio as usize;
        if ratio == 0 {
            continue;
        }
        let logical_rows = next_plan.max_tokens().div_ceil(ratio);
        let required_layer_rows = prepared_target.div_ceil(ratio).max(1);
        let local_logical_rows = placement.local_rows(logical_rows);
        let local_required_rows = placement.local_rows(required_layer_rows).max(1);
        layout_grew |= ensure_cache_tensor_rows(
            gpu,
            &mut layer.main_kv_cache,
            local_logical_rows,
            local_required_rows,
            cfg.head_dim,
            state.compressor_cache_dtype,
            access_devices,
            &format!("main_kv_cache l{layer_idx}"),
        )?;
        if ratio == 4 {
            layout_grew |= ensure_cache_tensor_rows(
                gpu,
                &mut layer.indexer_kv_cache,
                local_logical_rows,
                local_required_rows,
                cfg.index_head_dim,
                state.compressor_cache_dtype,
                access_devices,
                &format!("indexer_kv_cache l{layer_idx}"),
            )?;
            layout_grew |= ensure_indexer_scratch_rows(gpu, layer, active_rows, layer_idx)?;
        }
    }

    next_plan.mark_prepared(prepared_target);
    state.compressor_capacity = next_plan;
    if layout_grew {
        state.ar_forward_warmed_up = false;
        gpu.invalidate_for_layout_growth();
        eprintln!(
            "[DeepSeek V4] compressed capacity prepared through {prepared_target} tokens ({active_rows} active ratio-4 rows)",
        );
    }
    Ok(layout_grew)
}

/// Request-boundary preflight for both persistent caches and batched score
/// scratch. This is the canonical automatic sizing entry point.
pub fn ensure_request_capacity(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    pbs: &mut PrefillBatchScratch,
    required_tokens: usize,
) -> Result<bool, String> {
    let target_rows = state.compressor_capacity.rows_for_tokens(required_tokens)?;
    if required_tokens <= state.compressor_capacity.prepared_tokens()
        && target_rows <= pbs.idx_score_capacity
    {
        return Ok(false);
    }
    admit_compressor_growth(cfg, state, gpu, Some(pbs), required_tokens)?;
    let scratch_grew = pbs.ensure_idx_score_capacity(gpu, target_rows)?;
    let cache_grew = ensure_compressor_capacity(cfg, state, gpu, required_tokens)?;
    Ok(scratch_grew || cache_grew)
}

pub(crate) fn refresh_compressor_cache_shard_tables(states: &mut [DeepseekV4State]) -> Result<(), String> {
    let world = states.len();
    if !matches!(world, 3 | 4) {
        return Err(format!(
            "DeepSeek V4 compressor shard table requires TP3/TP4 (got TP{world})"
        ));
    }
    if states.iter().all(|state| {
        matches!(
            state.compressor_cache_placement,
            crate::deepseek4::CompressorCachePlacement::Replicated
        )
    }) {
        for state in states.iter_mut() {
            for layer in &mut state._indexer {
                layer.main_kv_cache_shards = [0; 4];
                layer.indexer_kv_cache_shards = [0; 4];
                layer.cache_shard_count = 0;
            }
        }
        return Ok(());
    }
    for (rank, state) in states.iter().enumerate() {
        let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
            state.compressor_cache_placement
        else {
            return Err(format!(
                "DeepSeek V4 compressor shard table rank {rank} is not block-cyclic"
            ));
        };
        if shard.rank() != rank || shard.world() != world {
            return Err(format!(
                "DeepSeek V4 compressor shard topology mismatch at rank {rank}: placement={shard:?}, world={world}"
            ));
        }
    }

    let n_layers = states[0]._indexer.len();
    if states.iter().any(|state| state._indexer.len() != n_layers) {
        return Err("DeepSeek V4 compressor shard layer-count mismatch".to_string());
    }
    for layer_idx in 0..n_layers {
        let ratio = states[0]._indexer[layer_idx].compress_ratio;
        if ratio == 0 {
            continue;
        }
        let mut main_ptrs = [0usize; 4];
        let mut indexer_ptrs = [0usize; 4];
        for rank in 0..world {
            let layer = &states[rank]._indexer[layer_idx];
            main_ptrs[rank] = layer
                .main_kv_cache
                .as_ref()
                .ok_or_else(|| format!("TP{world} rank {rank} main cache missing l{layer_idx}"))?
                .buf
                .as_ptr() as usize;
            if ratio == 4 {
                indexer_ptrs[rank] = layer
                    .indexer_kv_cache
                    .as_ref()
                    .ok_or_else(|| {
                        format!("TP{world} rank {rank} indexer cache missing l{layer_idx}")
                    })?
                    .buf
                    .as_ptr() as usize;
            }
        }
        for state in states.iter_mut() {
            let layer = &mut state._indexer[layer_idx];
            layer.main_kv_cache_shards = main_ptrs;
            layer.indexer_kv_cache_shards = indexer_ptrs;
            layer.cache_shard_count = world;
        }
    }
    Ok(())
}

#[allow(dead_code, clippy::too_many_arguments)]
fn compressor_forward(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    x_rotated: &GpuTensor,
    position: u32,
    is_indexer: bool,
) -> Result<(), String> {
    compressor_forward_impl(
        cfg, weights, state, gpu, layer_idx, x_rotated, position, is_indexer,
        /*pre_batched=*/ None, /*state_buffer_driven=*/ true,
    )
}

/// Decode/graph variant whose two E8 projections were populated by a shared
/// attention-input pack. All compressor state updates remain on the incumbent
/// path; only the redundant GEMV launches are skipped.
#[allow(clippy::too_many_arguments)]
fn compressor_forward_preprojected(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    position: u32,
    is_indexer: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let proj_dim = if is_indexer {
        2 * cfg.index_head_dim
    } else if layer.compress_ratio == 4 {
        2 * cfg.head_dim
    } else {
        cfg.head_dim
    };
    let kv = state._indexer[layer_idx]
        .comp_kv_buf
        .as_ref()
        .ok_or_else(|| format!("preprojected comp kv missing l{layer_idx}"))?
        .sub_offset(0, proj_dim);
    let score = state._indexer[layer_idx]
        .comp_score_buf
        .as_ref()
        .ok_or_else(|| format!("preprojected comp score missing l{layer_idx}"))?
        .sub_offset(0, proj_dim);
    let null_x = state
        .tmp
        .as_ref()
        .ok_or_else(|| format!("compressor preprojected: state.tmp missing l{layer_idx}"))?
        .sub_offset(0, cfg.hidden_size);
    compressor_forward_impl(
        cfg,
        weights,
        state,
        gpu,
        layer_idx,
        &null_x,
        position,
        is_indexer,
        Some((&kv, &score, 0)),
        /*state_buffer_driven=*/ true,
    )
}

/// Variant of `compressor_forward` that uses pre-batched wkv/wgate
/// outputs computed once per (layer, compressor) for all B positions
/// in a chunk. Skips the per-position GEMVs entirely; the caller is
/// responsible for running gemv_auto_batched on the full tmp/tmp_plain
/// batch and providing the resulting (kv, score) buffers with a
/// per-position offset into the [B, proj_dim] view.
#[allow(dead_code, clippy::too_many_arguments)]
fn compressor_forward_prebatched(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    position: u32,
    is_indexer: bool,
    kv_batch: &GpuTensor,
    score_batch: &GpuTensor,
    batch_offset: usize,
    state_buffer_driven: bool,
) -> Result<(), String> {
    let null_x = state
        .tmp
        .as_ref()
        .ok_or_else(|| format!("compressor_forward_prebatched: state.tmp missing l{layer_idx}"))?
        .sub_offset(0, cfg.hidden_size);
    compressor_forward_impl(
        cfg,
        weights,
        state,
        gpu,
        layer_idx,
        &null_x,
        position,
        is_indexer,
        Some((kv_batch, score_batch, batch_offset)),
        state_buffer_driven,
    )
}

#[allow(dead_code, clippy::too_many_arguments)]
fn compressor_forward_impl(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    x_rotated: &GpuTensor,
    position: u32,
    is_indexer: bool,
    pre_batched: Option<(&GpuTensor, &GpuTensor, usize)>,
    state_buffer_driven: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let ratio = layer.compress_ratio as usize;
    if ratio == 0 {
        return Ok(());
    }
    if is_indexer && ratio != 4 {
        return Ok(());
    }

    let overlap = ratio == 4;
    let coff: usize = if overlap { 2 } else { 1 };
    let head_dim = if is_indexer {
        cfg.index_head_dim
    } else {
        cfg.head_dim
    };
    let proj_dim = coff * head_dim;
    let state_rows = coff * ratio; // 8 for ratio=4 overlap, 128 for ratio=128

    // Pick weights based on which compressor (main vs indexer).
    let (wkv, wgate, norm, ape) = if is_indexer {
        (
            layer
                .indexer_compressor_wkv
                .as_ref()
                .ok_or_else(|| format!("idx_comp_wkv l{layer_idx}"))?,
            layer
                .indexer_compressor_wgate
                .as_ref()
                .ok_or_else(|| format!("idx_comp_wgate l{layer_idx}"))?,
            layer
                .indexer_compressor_norm
                .as_ref()
                .ok_or_else(|| format!("idx_comp_norm l{layer_idx}"))?,
            layer
                .indexer_compressor_ape
                .as_ref()
                .ok_or_else(|| format!("idx_comp_ape l{layer_idx}"))?,
        )
    } else {
        (
            layer
                .compressor_wkv
                .as_ref()
                .ok_or_else(|| format!("comp_wkv l{layer_idx}"))?,
            layer
                .compressor_wgate
                .as_ref()
                .ok_or_else(|| format!("comp_wgate l{layer_idx}"))?,
            layer
                .compressor_norm
                .as_ref()
                .ok_or_else(|| format!("comp_norm l{layer_idx}"))?,
            layer
                .compressor_ape
                .as_ref()
                .ok_or_else(|| format!("comp_ape l{layer_idx}"))?,
        )
    };

    let max_compressed = state.compressor_capacity.active_rows();
    let local_max_compressed = state
        .compressor_cache_placement
        .local_rows(max_compressed)
        .max(1);
    let compressor_cache_dtype = state.compressor_cache_dtype;

    // Lazy-allocate state buffers per (layer, compressor-type).
    {
        let l_state = &mut state._indexer[layer_idx];
        if compressor_cache_dtype == DType::F16 && l_state.comp_cache_row_f32.is_none() {
            l_state.comp_cache_row_f32 = Some(
                gpu.zeros(&[cfg.head_dim], DType::F32)
                    .map_err(|e| format!("alloc comp cache staging row l{layer_idx}: {e:?}"))?,
            );
        }
        if is_indexer {
            if l_state.indexer_kv_state.is_none() {
                l_state.indexer_kv_state = Some(
                    gpu.zeros(&[state_rows, proj_dim], DType::F32)
                        .map_err(|e| format!("alloc idx kv_state l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.indexer_score_state.is_none() {
                l_state.indexer_score_state = Some(
                    // -inf init: unfilled pool slots (e.g. block 0's missing
                    // overlap prev-window) must get zero softmax weight, per the
                    // reference `score_state = torch.full(-inf)`.
                    gpu.full_f32(&[state_rows, proj_dim], f32::NEG_INFINITY)
                        .map_err(|e| format!("alloc idx score_state l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.indexer_kv_cache.is_none() {
                l_state.indexer_kv_cache = Some(
                    gpu.zeros(&[local_max_compressed, head_dim], compressor_cache_dtype)
                        .map_err(|e| format!("alloc idx kv_cache l{layer_idx}: {e:?}"))?,
                );
            }
        } else {
            if l_state.main_kv_state.is_none() {
                l_state.main_kv_state = Some(
                    gpu.zeros(&[state_rows, proj_dim], DType::F32)
                        .map_err(|e| format!("alloc main kv_state l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.main_score_state.is_none() {
                l_state.main_score_state = Some(
                    // -inf init (reference `score_state = torch.full(-inf)`):
                    // unfilled overlap slots get zero softmax weight.
                    gpu.full_f32(&[state_rows, proj_dim], f32::NEG_INFINITY)
                        .map_err(|e| format!("alloc main score_state l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.main_kv_cache.is_none() {
                l_state.main_kv_cache = Some(
                    gpu.zeros(&[local_max_compressed, head_dim], compressor_cache_dtype)
                        .map_err(|e| format!("alloc main kv_cache l{layer_idx}: {e:?}"))?,
                );
            }
        }
    }

    // Per-step scratch — lazy-alloc on layer's IndexerLayerState.
    {
        let l_state = &mut state._indexer[layer_idx];
        if l_state.comp_kv_buf.is_none() {
            l_state.comp_kv_buf = Some(
                gpu.alloc_tensor(&[proj_dim], DType::F32)
                    .map_err(|e| format!("alloc comp_kv_buf l{layer_idx}: {e:?}"))?,
            );
        }
        if l_state.comp_score_buf.is_none() {
            l_state.comp_score_buf = Some(
                gpu.alloc_tensor(&[proj_dim], DType::F32)
                    .map_err(|e| format!("alloc comp_score_buf l{layer_idx}: {e:?}"))?,
            );
        }
        if overlap && l_state.comp_concat_kv.is_none() {
            l_state.comp_concat_kv = Some(
                gpu.alloc_tensor(&[2 * ratio, head_dim], DType::F32)
                    .map_err(|e| format!("alloc comp_concat_kv l{layer_idx}: {e:?}"))?,
            );
        }
        if overlap && l_state.comp_concat_score.is_none() {
            l_state.comp_concat_score = Some(
                gpu.alloc_tensor(&[2 * ratio, head_dim], DType::F32)
                    .map_err(|e| format!("alloc comp_concat_score l{layer_idx}: {e:?}"))?,
            );
        }
    }

    let hidden = cfg.hidden_size;
    let pos = position as usize;
    let slot = if overlap {
        ratio + pos % ratio
    } else {
        pos % ratio
    };

    // 1. kv = wkv @ x_rotated; score = wgate @ x_rotated
    //    Dispatch: MQ4 path uses x_rotated (FWHT'd); F16 path uses
    //    tmp_plain (plain RMSNorm, no FWHT — see q_lora step 1b).
    // If pre_batched is Some, the caller has already run the GEMVs
    // for all B positions; we just point kv/score at the b-th slice.
    let owned_kv_buf;
    let owned_score_buf;
    let (kv_buf, score_buf) = if let Some((kv_b, score_b, b_off)) = pre_batched {
        owned_kv_buf = kv_b.sub_offset(b_off * proj_dim, proj_dim);
        owned_score_buf = score_b.sub_offset(b_off * proj_dim, proj_dim);
        (&owned_kv_buf, &owned_score_buf)
    } else {
        let kvb = state._indexer[layer_idx].comp_kv_buf.as_ref().unwrap();
        let scb = state._indexer[layer_idx].comp_score_buf.as_ref().unwrap();
        let tmp_plain = state.tmp_plain.as_ref().ok_or_else(|| {
            format!("comp l{layer_idx}: tmp_plain missing (q_lora must run first)")
        })?;
        gemv_auto(
            gpu,
            weights.mq2r_backend,
            wkv,
            x_rotated,
            tmp_plain,
            kvb,
            proj_dim,
            hidden,
        )?;
        gemv_auto(
            gpu,
            weights.mq2r_backend,
            wgate,
            x_rotated,
            tmp_plain,
            scb,
            proj_dim,
            hidden,
        )?;
        (kvb, scb)
    };

    // 2. score += ape[pos % ratio]
    //
    // APE (Absolute Position Encoding) is stored as F32 on device after
    // `upload_global_f16_as_f32` at load time. Shape: [ratio, proj_dim].
    // The row at index `pos % ratio` is the positional bias for this
    // slot within the current compression window. Adding it to `score`
    // BEFORE the softmax-pool is what lets the pool distinguish slot 0
    // from slot 1/.../ratio-1 — without it the pool is content-only and
    // distant-token recall degrades to fuzzy paraphrasing
    // (`mariozechner` → `marioze`, `v20.19.6` → `v20.19.20`, etc.). This
    // was a known TODO that has now landed.
    // DIAGNOSTIC: disabled while debugging illegal-memory-access crash.
    // The APE load to F32 stays — only the add is gated.
    // The per-layer scratch buffers (comp_kv_buf / comp_score_buf) are
    // lazy-alloced at the *first* call's proj_dim. For ratio=4 layers we
    // call compressor_forward twice per layer (main then indexer), and
    // the indexer's proj_dim is smaller — but the score buffer already
    // exists at the main proj_dim. `score_buf.numel()` therefore over-
    // states the live length; we must clamp to `proj_dim` (the GEMV
    // write length) so add_inplace_f32 doesn't run past the ape row.
    let score_view = score_buf.sub_offset(0, proj_dim);
    if pre_batched.is_some() && !state_buffer_driven {
        let ape_row_idx = pos % ratio;
        let ape_row = ape.sub_offset(ape_row_idx * proj_dim, proj_dim);
        gpu.add_inplace_f32(&score_view, &ape_row)
            .map_err(|e| format!("comp ape add l{layer_idx}: {e:?}"))?;
    } else {
        let attn_buf = state.attn_state_buf.as_ref().ok_or_else(|| {
            format!(
                "comp l{layer_idx}: attn_state_buf missing (precompute_attn_state must run first)"
            )
        })?;
        let ring_off = if ratio == 4 { 6usize } else { 8usize };
        let ring_slot_buf = attn_buf.sub_offset(ring_off, 1);
        gpu.compressor_add_ape_f32_buf(
            &score_view,
            ape,
            &ring_slot_buf,
            proj_dim as i32,
            ratio as i32,
        )
        .map_err(|e| format!("comp ape add buf l{layer_idx}: {e:?}"))?;
    }

    // Stage-bisect dump: HIPFIRE_COMP_DUMP="<pos>,<layer>" prints each
    // pipeline stage's output fingerprint at that (position, layer) so the
    // first cross-arch divergent op can be identified. Diagnostic only.
    let comp_dump_here = hipfire_config::developer_var("HIPFIRE_COMP_DUMP")
        .ok()
        .and_then(|s| {
            let mut it = s.split(',');
            let p: u32 = it.next()?.trim().parse().ok()?;
            let l: usize = it.next()?.trim().parse().ok()?;
            Some((p, l))
        })
        .map(|(p, l)| p == position && l == layer_idx)
        .unwrap_or(false);
    let comp_dbg = |gpu: &Gpu, name: &str, t: &GpuTensor, n: usize| {
        if !comp_dump_here {
            return;
        }
        let _ = gpu.hip.device_synchronize();
        if let Ok(v) = gpu.download_f32(t) {
            let l2: f64 = v
                .iter()
                .take(n)
                .map(|&x| (x as f64) * (x as f64))
                .sum::<f64>()
                .sqrt();
            let head: Vec<String> = v.iter().take(6).map(|x| format!("{x:.6e}")).collect();
            eprintln!(
                "COMPDUMP l{layer_idx} pos={position} idx={is_indexer} {name}: l2={l2:.9e} head={}",
                head.join(",")
            );
        }
    };
    comp_dbg(&*gpu, "kv_buf(gemv)", kv_buf, proj_dim);
    comp_dbg(&*gpu, "score_buf(gemv+ape)", score_buf, proj_dim);

    // Compressor commit + compress pipeline.
    //
    // Two paths share the same dataflow but differ in how slot indices
    // reach the kernels:
    //
    // - `pre_batched=Some` (prefill batched per-position fallback):
    //   slot indices are baked into memcpy_dtod_auto offsets host-side.
    //   `compressed_slot >= max_compressed` and `(pos+1) % ratio != 0`
    //   short-circuit via host-side return.
    //
    // - `pre_batched=None` (decode, captured under HIP graphs):
    //   slot indices are read from `state.attn_state_buf`. ring_slot lives
    //   at offset 6 (ratio=4) or 8 (ratio=128); commit_slot at offset 7
    //   (ratio=4) or 9 (ratio=128). The buf-variant kernels early-return
    //   on commit_slot < 0, so the captured graph can include every
    //   commit kernel at every replay and they no-op on non-commit
    //   positions.
    let l_state = &state._indexer[layer_idx];
    let kv_state = if is_indexer {
        l_state.indexer_kv_state.as_ref().unwrap()
    } else {
        l_state.main_kv_state.as_ref().unwrap()
    };
    let score_state = if is_indexer {
        l_state.indexer_score_state.as_ref().unwrap()
    } else {
        l_state.main_score_state.as_ref().unwrap()
    };
    let kv_cache = if is_indexer {
        l_state.indexer_kv_cache.as_ref().unwrap()
    } else {
        l_state.main_kv_cache.as_ref().unwrap()
    };

    // Per-layer compressor rope pos comes from the pre-computed pos_array.
    // Slot 1 = main_comp_rope_pos, slot 2 = indexer_comp_rope_pos.
    let rope_pos_slot = if is_indexer { 2 } else { 1 };
    let pos_buf = pos_slot(state, layer_idx, rope_pos_slot)?;

    let (freq_base, freq_scale, ext_factor, attn_factor, corr_low, corr_high) = if is_indexer {
        (
            cfg.compress_rope_theta,
            1.0_f32,
            0.0_f32,
            1.0_f32,
            0.0_f32,
            0.0_f32,
        )
    } else {
        layer_rope_params(cfg, layer.compress_ratio)
    };
    let do_rope = true;

    // Capture attn_state_buf slot views BEFORE borrowing l_state — we
    // need a non-overlapping immutable borrow of state.
    let attn_buf_view = if !state_buffer_driven {
        None
    } else {
        let attn_buf = state.attn_state_buf.as_ref().ok_or_else(|| {
            format!(
                "comp l{layer_idx}: attn_state_buf missing (precompute_attn_state must run first)"
            )
        })?;
        let (ring_off, commit_off, shift_off) = if ratio == 4 {
            (6usize, 7usize, 10usize)
        } else {
            (8usize, 9usize, 11usize)
        };
        Some((
            attn_buf.sub_offset(ring_off, 1),
            attn_buf.sub_offset(commit_off, 1),
            attn_buf.sub_offset(shift_off, 1),
        ))
    };

    if !state_buffer_driven {
        // ---- Prebatched prefill path (host-side gating, memcpy ring writes) ----
        let kv_dst = kv_state.sub_offset(slot * proj_dim, proj_dim);
        let score_dst = score_state.sub_offset(slot * proj_dim, proj_dim);
        gpu.memcpy_dtod_auto(&kv_dst.buf, &kv_buf.buf, proj_dim * 4)
            .map_err(|e| format!("comp kv-store l{layer_idx}: {e:?}"))?;
        gpu.memcpy_dtod_auto(&score_dst.buf, &score_buf.buf, proj_dim * 4)
            .map_err(|e| format!("comp score-store l{layer_idx}: {e:?}"))?;
        comp_dbg(&*gpu, "kv_state(ring)", kv_state, state_rows * proj_dim);
        comp_dbg(
            &*gpu,
            "score_state(ring)",
            score_state,
            state_rows * proj_dim,
        );

        let should_compress = (pos + 1).is_multiple_of(ratio);
        if !should_compress {
            return Ok(());
        }
        let global_compressed_slot = pos / ratio;
        if global_compressed_slot >= max_compressed {
            return Ok(());
        }
        let local_compressed_slot = state
            .compressor_cache_placement
            .global_to_local(global_compressed_slot);

        // Long-lived cache storage is owner-only on the exact gfx1201 TP
        // route. The compressor rings below remain replicated and therefore
        // shift on every rank even when this rank does not own the cache row.
        if let Some(compressed_slot) = local_compressed_slot {
            let kv_cache_slot = kv_cache.sub_offset(compressed_slot * head_dim, head_dim);
            let cache_is_f16 = kv_cache.dtype == DType::F16;
            let commit_stage;
            let commit_f32 = if cache_is_f16 {
                commit_stage = l_state
                    .comp_cache_row_f32
                    .as_ref()
                    .ok_or_else(|| format!("comp F16 staging row missing l{layer_idx}"))?
                    .sub_offset(0, head_dim);
                &commit_stage
            } else {
                &kv_cache_slot
            };

            if overlap {
                let concat_kv = l_state.comp_concat_kv.as_ref().unwrap();
                let concat_score = l_state.comp_concat_score.as_ref().unwrap();
                gpu.compressor_overlap_concat_f32(
                    kv_state,
                    concat_kv,
                    ratio as i32,
                    head_dim as i32,
                )
                .map_err(|e| format!("comp concat_kv l{layer_idx}: {e:?}"))?;
                gpu.compressor_overlap_concat_f32(
                    score_state,
                    concat_score,
                    ratio as i32,
                    head_dim as i32,
                )
                .map_err(|e| format!("comp concat_score l{layer_idx}: {e:?}"))?;
                comp_dbg(&*gpu, "concat_kv", concat_kv, 2 * ratio * head_dim);
                comp_dbg(&*gpu, "concat_score", concat_score, 2 * ratio * head_dim);
                gpu.compressor_softmax_pool_f32(
                    concat_kv,
                    concat_score,
                    commit_f32,
                    (2 * ratio) as i32,
                    head_dim as i32,
                )
                .map_err(|e| format!("comp pool l{layer_idx}: {e:?}"))?;
            } else {
                gpu.compressor_softmax_pool_f32(
                    kv_state,
                    score_state,
                    commit_f32,
                    ratio as i32,
                    head_dim as i32,
                )
                .map_err(|e| format!("comp pool no-overlap l{layer_idx}: {e:?}"))?;
            }
            comp_dbg(&*gpu, "kv_cache(pool)", commit_f32, head_dim);
            gpu.rmsnorm_f32(commit_f32, norm, commit_f32, cfg.rms_norm_eps)
                .map_err(|e| format!("comp rmsnorm l{layer_idx}: {e:?}"))?;
            comp_dbg(&*gpu, "kv_cache(rmsnorm)", commit_f32, head_dim);
            if do_rope && cache_is_f16 {
                let commit_slot_buf = state
                    .attn_state_buf
                    .as_ref()
                    .ok_or_else(|| format!("comp l{layer_idx}: attn_state_buf missing"))?
                    .sub_offset(if ratio == 4 { 7 } else { 9 }, 1);
                gpu.rope_tail_yarn_interleaved_staged_buf(
                    commit_f32,
                    &pos_buf,
                    &commit_slot_buf,
                    head_dim as i32,
                    cfg.qk_rope_head_dim as i32,
                    freq_base,
                    freq_scale,
                    ext_factor,
                    attn_factor,
                    corr_low,
                    corr_high,
                )
                .map_err(|e| format!("comp staged rope l{layer_idx}: {e:?}"))?;
            } else if do_rope && is_indexer {
                // Use the same device-slot-driven symbol as capture/replay.
                // The separate plain-RoPE symbol rounds differently on gfx1151
                // despite equivalent algebra, poisoning future indexer state
                // after the first compression boundary.
                let commit_slot_buf = state
                    .attn_state_buf
                    .as_ref()
                    .ok_or_else(|| format!("comp l{layer_idx}: attn_state_buf missing"))?
                    .sub_offset(7, 1);
                gpu.rope_tail_yarn_interleaved_at_slot_buf(
                    kv_cache,
                    &pos_buf,
                    &commit_slot_buf,
                    head_dim as i32,
                    cfg.qk_rope_head_dim as i32,
                    cfg.compress_rope_theta,
                    1.0,
                    0.0,
                    1.0,
                    0.0,
                    0.0,
                )
                .map_err(|e| format!("comp rope slot l{layer_idx}: {e:?}"))?;
            } else if do_rope {
                gpu.rope_tail_yarn_interleaved(
                    weights.mq2r_backend.is_gfx1151(),
                    &kv_cache_slot,
                    &kv_cache_slot,
                    &pos_buf,
                    1,
                    0,
                    head_dim as i32,
                    cfg.qk_rope_head_dim as i32,
                    freq_base,
                    freq_scale,
                    ext_factor,
                    attn_factor,
                    corr_low,
                    corr_high,
                    /*inverse=*/ 0,
                )
                .map_err(|e| format!("comp main rope l{layer_idx}: {e:?}"))?;
            }
            comp_dbg(&*gpu, "kv_cache(rope)", commit_f32, head_dim);
            if cache_is_f16 {
                gpu.cast_f32_to_f16(commit_f32, &kv_cache_slot)
                    .map_err(|e| format!("comp cache f16 store l{layer_idx}: {e:?}"))?;
            }
        }
        if overlap {
            let shift_bytes = ratio * proj_dim * 4;
            let src_view = kv_state.sub_offset(ratio * proj_dim, ratio * proj_dim);
            let dst_view = kv_state.sub_offset(0, ratio * proj_dim);
            gpu.memcpy_dtod_auto(&dst_view.buf, &src_view.buf, shift_bytes)
                .map_err(|e| format!("comp kv_state shift l{layer_idx}: {e:?}"))?;
            let src_view = score_state.sub_offset(ratio * proj_dim, ratio * proj_dim);
            let dst_view = score_state.sub_offset(0, ratio * proj_dim);
            gpu.memcpy_dtod_auto(&dst_view.buf, &src_view.buf, shift_bytes)
                .map_err(|e| format!("comp score_state shift l{layer_idx}: {e:?}"))?;
        }
        return Ok(());
    }

    // ---- Decode / graph-captured path (state-buffer-driven slots) ----
    let (ring_slot_buf, commit_slot_buf, shift_slot_buf) =
        attn_buf_view.expect("attn_buf_view populated when !pre_batched.is_some()");

    // Ring write — unconditional within graph, no-op on -1 sentinel.
    gpu.state_ring_write_f32_buf(kv_buf, kv_state, &ring_slot_buf, proj_dim as i32)
        .map_err(|e| format!("comp ring write kv l{layer_idx}: {e:?}"))?;
    gpu.state_ring_write_f32_buf(score_buf, score_state, &ring_slot_buf, proj_dim as i32)
        .map_err(|e| format!("comp ring write score l{layer_idx}: {e:?}"))?;
    comp_dbg(&*gpu, "kv_state(ring)", kv_state, state_rows * proj_dim);
    comp_dbg(
        &*gpu,
        "score_state(ring)",
        score_state,
        state_rows * proj_dim,
    );

    // L1 (gfx942 MQ2R ordinary HIP): host-gate commit-stage work on non-commit
    // positions. Ring writes above remain unconditional every token.
    //
    // Host condition `(pos+1) % ratio != 0` is equivalent to
    // `fill_attn_state_host` writing commit_slot = -1, which is the device
    // sentinel every buf-variant commit kernel early-returns on. Prefill
    // already host-gates the same boundary (`should_compress` above).
    // Forced OFF during hipGraph capture so the captured graph retains the
    // full fixed node set and stays sentinel-driven on replay.
    if config_cache::gfx942_compressor_gate_on(&gpu.arch, cfg.mq2r)
        && !gpu.graphs.capture_mode
        && !(pos + 1).is_multiple_of(ratio)
    {
        let _ = (commit_slot_buf, max_compressed, do_rope);
        return Ok(());
    }

    // Compress event — concat (overlap only) is unconditional within graph;
    // pool/rmsnorm/rope/shift all sentinel-gate on commit_slot_buf.
    let cache_is_f16 = kv_cache.dtype == DType::F16;
    let commit_stage;
    let commit_f32 = if cache_is_f16 {
        commit_stage = l_state
            .comp_cache_row_f32
            .as_ref()
            .ok_or_else(|| format!("comp F16 staging row missing l{layer_idx}"))?
            .sub_offset(0, head_dim);
        &commit_stage
    } else {
        kv_cache
    };
    if overlap {
        let concat_kv = l_state.comp_concat_kv.as_ref().unwrap();
        let concat_score = l_state.comp_concat_score.as_ref().unwrap();
        gpu.compressor_overlap_concat_f32(kv_state, concat_kv, ratio as i32, head_dim as i32)
            .map_err(|e| format!("comp concat_kv l{layer_idx}: {e:?}"))?;
        gpu.compressor_overlap_concat_f32(score_state, concat_score, ratio as i32, head_dim as i32)
            .map_err(|e| format!("comp concat_score l{layer_idx}: {e:?}"))?;
        comp_dbg(&*gpu, "concat_kv", concat_kv, 2 * ratio * head_dim);
        comp_dbg(&*gpu, "concat_score", concat_score, 2 * ratio * head_dim);
        if cache_is_f16 {
            gpu.compressor_softmax_pool_f32_staged_buf(
                concat_kv,
                concat_score,
                commit_f32,
                &commit_slot_buf,
                (2 * ratio) as i32,
                head_dim as i32,
            )
            .map_err(|e| format!("comp pool staged buf l{layer_idx}: {e:?}"))?;
        } else {
            gpu.compressor_softmax_pool_f32_buf(
                concat_kv,
                concat_score,
                kv_cache,
                &commit_slot_buf,
                (2 * ratio) as i32,
                head_dim as i32,
            )
            .map_err(|e| format!("comp pool buf l{layer_idx}: {e:?}"))?;
        }
    } else {
        if cache_is_f16 {
            gpu.compressor_softmax_pool_f32_staged_buf(
                kv_state,
                score_state,
                commit_f32,
                &commit_slot_buf,
                ratio as i32,
                head_dim as i32,
            )
            .map_err(|e| format!("comp pool staged buf no-overlap l{layer_idx}: {e:?}"))?;
        } else {
            gpu.compressor_softmax_pool_f32_buf(
                kv_state,
                score_state,
                kv_cache,
                &commit_slot_buf,
                ratio as i32,
                head_dim as i32,
            )
            .map_err(|e| format!("comp pool buf no-overlap l{layer_idx}: {e:?}"))?;
        }
    }
    // Debug-only view of the row this position commits into. Built lazily
    // and bounds-checked on purpose: once `pos / ratio >= max_compressed`
    // the compressor is saturated, `fill_attn_state_host` writes the -1
    // commit sentinel, and every buf-variant kernel above and below
    // early-returns — but row `pos / ratio` does not exist in `kv_cache`.
    // An eager `sub_offset` here therefore panicked
    // ("tensor sub-view exceeds accessible buffer prefix") at the first
    // decode past `max_compressed * ratio`, turning the compressor's
    // designed graceful saturation into a hard wall — and it did so to
    // feed a tracer that is off in every non-diagnostic run.
    let comp_dbg_commit_row = |gpu: &Gpu, name: &str| {
        if !comp_dump_here {
            return;
        }
        let global_slot = pos / ratio;
        if global_slot >= max_compressed {
            return;
        }
        let Some(slot) = state
            .compressor_cache_placement
            .global_to_local(global_slot)
        else {
            return;
        };
        if cache_is_f16 {
            comp_dbg(gpu, name, commit_f32, head_dim);
        } else {
            comp_dbg(
                gpu,
                name,
                &kv_cache.sub_offset(slot * head_dim, head_dim),
                head_dim,
            );
        }
    };
    comp_dbg_commit_row(&*gpu, "kv_cache(pool)");
    if cache_is_f16 {
        gpu.rmsnorm_f32_staged_buf(
            commit_f32,
            norm,
            &commit_slot_buf,
            head_dim as i32,
            cfg.rms_norm_eps,
        )
        .map_err(|e| format!("comp rmsnorm staged buf l{layer_idx}: {e:?}"))?;
    } else {
        gpu.rmsnorm_f32_at_slot_buf(
            kv_cache,
            norm,
            &commit_slot_buf,
            head_dim as i32,
            cfg.rms_norm_eps,
        )
        .map_err(|e| format!("comp rmsnorm buf l{layer_idx}: {e:?}"))?;
    }
    comp_dbg_commit_row(&*gpu, "kv_cache(rmsnorm)");
    if do_rope {
        if cache_is_f16 {
            gpu.rope_tail_yarn_interleaved_staged_buf(
                commit_f32,
                &pos_buf,
                &commit_slot_buf,
                head_dim as i32,
                cfg.qk_rope_head_dim as i32,
                freq_base,
                freq_scale,
                ext_factor,
                attn_factor,
                corr_low,
                corr_high,
            )
            .map_err(|e| format!("comp rope staged buf l{layer_idx}: {e:?}"))?;
        } else {
            gpu.rope_tail_yarn_interleaved_at_slot_buf(
                kv_cache,
                &pos_buf,
                &commit_slot_buf,
                head_dim as i32,
                cfg.qk_rope_head_dim as i32,
                freq_base,
                freq_scale,
                ext_factor,
                attn_factor,
                corr_low,
                corr_high,
            )
            .map_err(|e| format!("comp rope buf l{layer_idx}: {e:?}"))?;
        }
    }
    comp_dbg_commit_row(&*gpu, "kv_cache(rope)");
    if cache_is_f16 {
        gpu.cast_f32_to_f16_at_slot_buf(commit_f32, kv_cache, &commit_slot_buf, head_dim as i32)
            .map_err(|e| format!("comp cache f16 store buf l{layer_idx}: {e:?}"))?;
    }
    if overlap {
        gpu.state_overlap_shift_f32_buf(kv_state, &shift_slot_buf, ratio as i32, proj_dim as i32)
            .map_err(|e| format!("comp kv_state shift buf l{layer_idx}: {e:?}"))?;
        gpu.state_overlap_shift_f32_buf(
            score_state,
            &shift_slot_buf,
            ratio as i32,
            proj_dim as i32,
        )
        .map_err(|e| format!("comp score_state shift buf l{layer_idx}: {e:?}"))?;
    }

    let _ = position; // consumed via attn_state_buf
    Ok(())
}

/// Batched compressor commit + compress for a whole chunk of B
/// positions in a single layer (Phase A, 2026-05-20).
///
/// Replaces the per-batch-position loop of `compressor_forward_prebatched`
/// when `start_pos % R == 0` (aligned chunks). For ratio=4 layers
/// at B=64, this collapses ~256 launches/layer (64 × 2 ring writes
/// + 16 × 6 compress-event kernels) into ~6 batched launches:
///   - 1× compressor_compress_aligned_batched_f32
///   - 1× rmsnorm_batched (on N_events × head_dim)
///   - 1× rope_tail_(yarn_)interleaved_batched
///   - 1× memcpy_dtod to update ring state for next chunk
///
/// For the no-event case (B < R, e.g. ratio=128 layers at B=64):
///   - 1× compressor_ring_write_batched_f32
///
/// Bisect at B=1 must remain byte-eq vs the per-position path.
#[inline]
fn compressor_chunk_can_use_existing_batched_path(
    start_pos: u32,
    batch_size: usize,
    ratio: usize,
) -> bool {
    if ratio == 0 {
        return false;
    }
    let slot_base = start_pos as usize % ratio;
    if slot_base == 0 {
        // The existing kernel handles any number of events when the chunk
        // begins on a compressor-window boundary.
        return true;
    }
    // An unaligned chunk is still safe for the existing batched ring-write
    // path when it ends before the next compression event. This is the common
    // DSpark verify case for ratio-128 layers: B is only a few tokens, so
    // falling back to one compressor launch chain per token was pure overhead.
    let positions_until_event = ratio - slot_base;
    batch_size < positions_until_event
}

#[allow(dead_code, clippy::too_many_arguments)]
fn compressor_forward_batched(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    layer_idx: usize,
    start_pos: u32,
    batch_size: usize,
    is_indexer: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let ratio = layer.compress_ratio as usize;
    if ratio == 0 {
        return Ok(());
    }
    if is_indexer && ratio != 4 {
        return Ok(());
    }

    let overlap = ratio == 4;
    let coff: usize = if overlap { 2 } else { 1 };
    let head_dim = if is_indexer {
        cfg.index_head_dim
    } else {
        cfg.head_dim
    };
    let proj_dim = coff * head_dim;
    let state_rows = coff * ratio;

    let max_compressed = state.compressor_capacity.active_rows();
    let local_max_compressed = state
        .compressor_cache_placement
        .local_rows(max_compressed)
        .max(1);
    let compressor_cache_dtype = state.compressor_cache_dtype;

    // Lazy-alloc state buffers (mirror compressor_forward_impl exactly).
    {
        let l_state = &mut state._indexer[layer_idx];
        if compressor_cache_dtype == DType::F16 && l_state.comp_cache_row_f32.is_none() {
            l_state.comp_cache_row_f32 = Some(
                gpu.zeros(&[cfg.head_dim], DType::F32)
                    .map_err(|e| format!("alloc comp cache staging row l{layer_idx}: {e:?}"))?,
            );
        }
        if is_indexer {
            if l_state.indexer_kv_state.is_none() {
                l_state.indexer_kv_state = Some(
                    gpu.zeros(&[state_rows, proj_dim], DType::F32)
                        .map_err(|e| format!("alloc idx kv_state l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.indexer_score_state.is_none() {
                l_state.indexer_score_state = Some(
                    // -inf init: unfilled pool slots (e.g. block 0's missing
                    // overlap prev-window) must get zero softmax weight, per the
                    // reference `score_state = torch.full(-inf)`.
                    gpu.full_f32(&[state_rows, proj_dim], f32::NEG_INFINITY)
                        .map_err(|e| format!("alloc idx score_state l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.indexer_kv_cache.is_none() {
                l_state.indexer_kv_cache = Some(
                    gpu.zeros(&[local_max_compressed, head_dim], compressor_cache_dtype)
                        .map_err(|e| format!("alloc idx kv_cache l{layer_idx}: {e:?}"))?,
                );
            }
        } else {
            if l_state.main_kv_state.is_none() {
                l_state.main_kv_state = Some(
                    gpu.zeros(&[state_rows, proj_dim], DType::F32)
                        .map_err(|e| format!("alloc main kv_state l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.main_score_state.is_none() {
                l_state.main_score_state = Some(
                    // -inf init (reference `score_state = torch.full(-inf)`):
                    // unfilled overlap slots get zero softmax weight.
                    gpu.full_f32(&[state_rows, proj_dim], f32::NEG_INFINITY)
                        .map_err(|e| format!("alloc main score_state l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.main_kv_cache.is_none() {
                l_state.main_kv_cache = Some(
                    gpu.zeros(&[local_max_compressed, head_dim], compressor_cache_dtype)
                        .map_err(|e| format!("alloc main kv_cache l{layer_idx}: {e:?}"))?,
                );
            }
        }
    }

    // Select the right wkv/wgate-output buffer + ring state + cache.
    let (kv_batch_full, score_batch_full) = if is_indexer {
        (&pbs.comp_idx_kv_batch, &pbs.comp_idx_score_batch)
    } else {
        (&pbs.comp_main_kv_batch, &pbs.comp_main_score_batch)
    };
    let norm = if is_indexer {
        layer
            .indexer_compressor_norm
            .as_ref()
            .ok_or_else(|| format!("idx_comp_norm l{layer_idx}"))?
    } else {
        layer
            .compressor_norm
            .as_ref()
            .ok_or_else(|| format!("comp_norm l{layer_idx}"))?
    };
    let ape = if is_indexer {
        layer
            .indexer_compressor_ape
            .as_ref()
            .ok_or_else(|| format!("idx_comp_ape l{layer_idx}"))?
    } else {
        layer
            .compressor_ape
            .as_ref()
            .ok_or_else(|| format!("comp_ape l{layer_idx}"))?
    };

    // Apply per-slot APE to the batched score buffer. This MUST happen
    // before any kernel that reads score_batch_full (compress, ring-write,
    // or state-update memcpy) — those kernels consume the APE-applied
    // scores, mirroring the sequential per-position path in
    // `compressor_forward_impl`.
    //
    // The batched score buffer is allocated at `[max_batch, 2 * head_dim]`
    // but the GEMV writes `proj_dim` floats per slot (head_dim for
    // ratio=128, 2*head_dim for ratio=4 overlap). The APE add reads the
    // same `proj_dim` columns of each slot, so the unused tail half
    // (ratio=128 layers only) stays untouched.
    gpu.compressor_add_ape_batched_f32(
        score_batch_full,
        ape,
        batch_size as i32,
        proj_dim as i32,
        ratio as i32,
        start_pos as i32,
    )
    .map_err(|e| format!("comp ape batched l{layer_idx}: {e:?}"))?;

    let slot_base = (start_pos as usize) % ratio;
    // first chunk position whose absolute (p+1) % R == 0:
    // first_event_chunk_pos = R - 1 - slot_base.
    let first_event_chunk_pos = if slot_base == 0 {
        ratio - 1
    } else {
        ratio - slot_base - 1
    };
    let n_events = if first_event_chunk_pos < batch_size {
        (batch_size - first_event_chunk_pos).div_ceil(ratio)
    } else {
        0
    };

    let aligned = slot_base == 0;
    let compressed_slot_base = (start_pos as usize) / ratio;

    // Check kv_cache capacity for this chunk's events.
    let n_events_capped = if compressed_slot_base + n_events > max_compressed {
        max_compressed.saturating_sub(compressed_slot_base)
    } else {
        n_events
    };

    // ALIGNED PATH: B*R-aligned chunk start, do batched compress.
    if aligned && n_events_capped > 0 {
        let kv_state = if is_indexer {
            state._indexer[layer_idx].indexer_kv_state.as_ref().unwrap()
        } else {
            state._indexer[layer_idx].main_kv_state.as_ref().unwrap()
        };
        let score_state = if is_indexer {
            state._indexer[layer_idx]
                .indexer_score_state
                .as_ref()
                .unwrap()
        } else {
            state._indexer[layer_idx].main_score_state.as_ref().unwrap()
        };
        let kv_cache = if is_indexer {
            state._indexer[layer_idx].indexer_kv_cache.as_ref().unwrap()
        } else {
            state._indexer[layer_idx].main_kv_cache.as_ref().unwrap()
        };

        if let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
            state.compressor_cache_placement
        {
            let last_slot = compressed_slot_base + n_events_capped - 1;
            if shard.owner(compressed_slot_base) != shard.owner(last_slot) {
                return Err(format!(
                    "compressor chunk crosses a TP cache ownership block: l{layer_idx}, start_slot={compressed_slot_base}, events={n_events_capped}, block_rows={}",
                    shard.block_rows()
                ));
            }
        }
        let local_compressed_slot_base = state
            .compressor_cache_placement
            .global_to_local(compressed_slot_base);

        if let Some(local_compressed_slot_base) = local_compressed_slot_base {
            // `prev_kv` / `prev_score` for event 0 = first R rows of ring state.
            // For overlap=1: ring rows 0..R hold the prior chunk's last NEW window
            //   (FIRST half is the OLD-contribution; SECOND half unused).
            // For chunk 0 (start_pos=0): ring state is zeros — correct: OLD == 0.
            let prev_kv = kv_state.sub_offset(0, ratio * proj_dim);
            let prev_score = score_state.sub_offset(0, ratio * proj_dim);

            let kv_cache_out = kv_cache.sub_offset(
                local_compressed_slot_base * head_dim,
                n_events_capped * head_dim,
            );
            let cache_is_f16 = kv_cache.dtype == DType::F16;
            let staged_out;
            let commit_out = if cache_is_f16 {
                staged_out = pbs
                    .comp_cache_batch_f32
                    .sub_offset(0, n_events_capped * head_dim);
                &staged_out
            } else {
                &kv_cache_out
            };

            gpu.compressor_compress_aligned_batched_f32(
                &prev_kv,
                &prev_score,
                kv_batch_full,
                score_batch_full,
                commit_out,
                ratio as i32,
                head_dim as i32,
                n_events_capped as i32,
                if overlap { 1 } else { 0 },
                batch_size as i32,
            )
            .map_err(|e| format!("compressor_compress_aligned_batched l{layer_idx}: {e:?}"))?;

            // RMSNorm batched over n_events × head_dim.
            gpu.rmsnorm_batched(
                commit_out,
                norm,
                commit_out,
                n_events_capped,
                head_dim,
                cfg.rms_norm_eps,
            )
            .map_err(|e| format!("comp rmsnorm batched l{layer_idx}: {e:?}"))?;

            // Tail RoPE batched. Per event we want a per-event position.
            // Build the position array on host and upload once.
            // See note in `update_pos_array_host` — "start" matches reference
            // ds4 (`comp_pos = pos + 1 - ratio`). Default to that; "mid" / "end"
            // remain available via env var for diagnostic A/B.
            let rope_pos_mode = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_COMP_ROPE_POS")
                .ok()
                .unwrap_or_else(|| "start".to_string());
            let positions_host: Vec<i32> = (0..n_events_capped)
                .map(|k| {
                    let absolute_event_pos =
                        first_event_chunk_pos + k * ratio + (start_pos as usize);
                    if is_indexer {
                        // Indexer always uses start-of-window.
                        (absolute_event_pos / ratio * ratio) as i32
                    } else {
                        match rope_pos_mode.as_str() {
                            "end" => absolute_event_pos as i32,
                            "mid" => ((absolute_event_pos / ratio * ratio) + ratio / 2) as i32,
                            _ => (absolute_event_pos / ratio * ratio) as i32,
                        }
                    }
                })
                .collect();
            // Use the existing pbs.positions field as scratch (it's [max_batch] F32).
            // We need at least n_events_capped slots. n_events_capped <= max_batch
            // because each event consumes R positions of input. Safe.
            let pos_bytes: &[u8] = unsafe {
                std::slice::from_raw_parts(
                    positions_host.as_ptr() as *const u8,
                    n_events_capped * 4,
                )
            };
            gpu.memcpy_htod_auto(&pbs.comp_positions.buf, pos_bytes)
                .map_err(|e| format!("htod comp positions l{layer_idx}: {e:?}"))?;

            if is_indexer {
                gpu.rope_tail_interleaved_batched(
                    commit_out,
                    commit_out,
                    &pbs.comp_positions,
                    1,
                    0,
                    head_dim as i32,
                    cfg.qk_rope_head_dim as i32,
                    cfg.compress_rope_theta,
                    n_events_capped as i32,
                )
                .map_err(|e| format!("comp idx rope batched l{layer_idx}: {e:?}"))?;
            } else {
                let (freq_base, freq_scale, ext_factor, attn_factor, corr_low, corr_high) =
                    layer_rope_params(cfg, layer.compress_ratio);
                gpu.rope_tail_yarn_interleaved_batched(
                    commit_out,
                    commit_out,
                    &pbs.comp_positions,
                    1,
                    0,
                    head_dim as i32,
                    cfg.qk_rope_head_dim as i32,
                    freq_base,
                    freq_scale,
                    ext_factor,
                    attn_factor,
                    corr_low,
                    corr_high,
                    /*inverse=*/ 0,
                    n_events_capped as i32,
                )
                .map_err(|e| format!("comp main rope batched l{layer_idx}: {e:?}"))?;
            }
            if cache_is_f16 {
                gpu.cast_f32_to_f16(commit_out, &kv_cache_out)
                    .map_err(|e| format!("comp cache f16 store batched l{layer_idx}: {e:?}"))?;
            }
        }

        // Update ring state for next chunk: kv_state[0..R] ← last NEW window's
        // positions from kv_batch_full. For overlap=1 the last NEW window is
        // chunk positions [(n_events - 1) * R + first_event_chunk_pos - R + 1
        // .. n_events * R + first_event_chunk_pos]. With aligned (slot_base=0,
        // first_event_chunk_pos = R-1), that simplifies to
        // chunk positions [(n_events - 1) * R .. n_events * R - 1].
        //
        // For overlap=0 (ratio=128), no shift-state needed for the next chunk:
        // the ring still holds in-progress NEW positions (which the no-event
        // path will scatter). But here n_events > 0 only happens for
        // overlap=1 at our typical B=64 ratio=4 case.
        if overlap {
            let last_new_start_b = (n_events_capped - 1) * ratio;
            // Source slice: kv_batch_full[last_new_start_b..last_new_start_b + R]
            let src_kv = kv_batch_full.sub_offset(last_new_start_b * proj_dim, ratio * proj_dim);
            let src_score =
                score_batch_full.sub_offset(last_new_start_b * proj_dim, ratio * proj_dim);
            let dst_kv = kv_state.sub_offset(0, ratio * proj_dim);
            let dst_score = score_state.sub_offset(0, ratio * proj_dim);
            let bytes = ratio * proj_dim * 4;
            gpu.memcpy_dtod_auto(&dst_kv.buf, &src_kv.buf, bytes)
                .map_err(|e| format!("comp state update kv l{layer_idx}: {e:?}"))?;
            gpu.memcpy_dtod_auto(&dst_score.buf, &src_score.buf, bytes)
                .map_err(|e| format!("comp state update score l{layer_idx}: {e:?}"))?;
        }

        return Ok(());
    }

    // NO-EVENT PATH (n_events == 0): just scatter all B positions into the
    // ring state for the next chunk to pick up.
    // Also covers the non-aligned case as a safe fallback for now.
    if !aligned || n_events_capped == 0 {
        let kv_state = if is_indexer {
            state._indexer[layer_idx].indexer_kv_state.as_ref().unwrap()
        } else {
            state._indexer[layer_idx].main_kv_state.as_ref().unwrap()
        };
        let score_state = if is_indexer {
            state._indexer[layer_idx]
                .indexer_score_state
                .as_ref()
                .unwrap()
        } else {
            state._indexer[layer_idx].main_score_state.as_ref().unwrap()
        };

        gpu.compressor_ring_write_batched_f32(
            kv_batch_full,
            score_batch_full,
            kv_state,
            score_state,
            batch_size as i32,
            proj_dim as i32,
            ratio as i32,
            slot_base as i32,
            if overlap { 1 } else { 0 },
        )
        .map_err(|e| format!("comp ring write batched l{layer_idx}: {e:?}"))?;

        // If aligned but n_events==0 (impossible by construction), or
        // non-aligned (we should add per-position compress-event handling
        // for any events that DO fire in this chunk). For our DeepSeek V4 bench
        // start_pos is always a multiple of B which is a multiple of 4,
        // so this path is hit only for ratio=128 layers at B<128. No
        // compress events to handle.
        if !aligned && n_events_capped > 0 {
            return Err(format!(
                "compressor_forward_batched: non-aligned chunks with compress events \
                 not yet supported (l{layer_idx}, start_pos={start_pos}, B={batch_size}, ratio={ratio})"
            ));
        }
    }

    Ok(())
}

/// DeepSeek V4 indexer scoring + top-K selection (phase 4b).
///
/// Run after `compressor_forward(is_indexer=true)` for layers with
/// `compress_ratio == 4`. Produces `state._indexer[l].topk_idx_indices`,
/// the indices into `indexer_kv_cache` that the modified main attention
/// (phase 5) will gather K/V from.
///
/// Pipeline:
///   q_idx     = indexer_wq_b @ q_lat_rot                  → [H, D]
///   tail-rope on q_idx (compress_rope_theta, current pos) → [H, D]
///   idx_w     = indexer_weights_proj @ state.tmp          → [H]
///   scores[n] = sum_h relu(q_idx[h] · K_cache[n]) * idx_w[h]
///   topk      = top-K(scores) — combined, not per-head
///
/// Returns the actual number of compressed slots scored (0 means no
/// scoring possible because the cache is still empty at this pos).
#[allow(dead_code, clippy::too_many_arguments)]
fn indexer_forward(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    position: u32,
    idx_weights_preprojected: bool,
) -> Result<usize, String> {
    let layer = weights.resolve_layer(layer_idx);
    if layer.compress_ratio != 4 {
        return Ok(0);
    }

    let h = cfg.index_n_heads;
    let d = cfg.index_head_dim;
    let k = cfg.index_topk;
    let pos = position as usize;
    let ratio = 4usize;

    // Compressed-slot count = number of writes already committed.
    // Writes happen when `(pos+1) % ratio == 0`. Just-finished pos:
    //   n_filled = (pos + 1) / ratio  (integer)
    let n_filled = (pos + 1) / ratio;
    // HIP-graphs note: the host-side `if n_filled == 0 { return 0 }`
    // early return was removed. The buf-variant kernels handle n=0
    // gracefully (relu_score writes -inf sentinels, top_k writes -1
    // sentinels, downstream gather kernels skip -1 idx). Always
    // running the kernels means the captured graph contains them
    // whether warmup hit them or not, fixing graph replay at early
    // positions.
    let max_compressed = state.compressor_capacity.active_rows();
    let n = n_filled.min(max_compressed);

    // F3/G1 two-stage top-K selection, computed ONCE: gates both the lazy
    // workspace alloc below and the top-K dispatch further down. Selected
    // only when the arch lever is on AND the cap is large enough for the
    // merge tree's extra launches to pay for themselves. Single-head only:
    // the workspace has no head dimension and ds4 passes n_idx_heads == 1.
    let two_stage_topk = (config_cache::gfx942_indexer_topk_two_stage_on(
        &gpu.arch,
        weights.mq2r_backend.is_gfx942(),
    ) || config_cache::gfx1151_indexer_topk_two_stage_on(&gpu.arch)
        || config_cache::gfx1100_indexer_topk_two_stage_on(&gpu.arch)
        || config_cache::gfx1201_indexer_topk_two_stage_on(&gpu.arch))
        && two_stage_topk_capacity_eligible(&gpu.arch, max_compressed);

    let wq_b = layer
        .indexer_wq_b
        .as_ref()
        .ok_or_else(|| format!("idx_wq_b l{layer_idx}"))?;
    let weights_proj = layer
        .indexer_weights_proj
        .as_ref()
        .ok_or_else(|| format!("idx_weights_proj l{layer_idx}"))?;

    // Lazy-alloc scratch on this layer's indexer state.
    {
        let l_state = &mut state._indexer[layer_idx];
        if l_state.q_idx.is_none() {
            l_state.q_idx = Some(
                gpu.alloc_tensor(&[h, d], DType::F32)
                    .map_err(|e| format!("alloc q_idx l{layer_idx}: {e:?}"))?,
            );
        }
        if l_state.idx_weights.is_none() {
            l_state.idx_weights = Some(
                gpu.alloc_tensor(&[h], DType::F32)
                    .map_err(|e| format!("alloc idx_weights l{layer_idx}: {e:?}"))?,
            );
        }
        if l_state.index_score.is_none() {
            l_state.index_score = Some(
                gpu.alloc_tensor(&[max_compressed], DType::F32)
                    .map_err(|e| format!("alloc index_score l{layer_idx}: {e:?}"))?,
            );
        }
        if l_state.topk_idx_indices.is_none() {
            l_state.topk_idx_indices = Some(
                gpu.alloc_tensor(&[k], DType::F32)
                    .map_err(|e| format!("alloc topk_idx l{layer_idx}: {e:?}"))?,
            );
        }
        // Two-stage workspace (~2*max_compressed*4 B per layer) is spent ONLY
        // when the path can actually dispatch — not when both levers are off.
        if two_stage_topk {
            if l_state.topk_ws_scores.is_none() {
                l_state.topk_ws_scores = Some(
                    gpu.alloc_tensor(&[max_compressed], DType::F32)
                        .map_err(|e| format!("alloc topk_ws_scores l{layer_idx}: {e:?}"))?,
                );
            }
            if l_state.topk_ws_indices.is_none() {
                l_state.topk_ws_indices = Some(
                    gpu.alloc_tensor(&[max_compressed], DType::F32)
                        .map_err(|e| format!("alloc topk_ws_indices l{layer_idx}: {e:?}"))?,
                );
            }
        }
    }

    // 1. q_idx = wq_b @ q_lat_rot   (MQ4 prerotated GEMV: M = H*D, K = q_lora_rank)
    let q_lat = state
        .q_lat
        .as_ref()
        .ok_or_else(|| "indexer: q_lat not allocated".to_string())?;
    let q_lat_rot = state
        .q_lat_rot
        .as_ref()
        .ok_or_else(|| "indexer: q_lat_rot not allocated".to_string())?;
    let q_idx = state._indexer[layer_idx].q_idx.as_ref().unwrap();
    gemv_auto(
        gpu,
        weights.mq2r_backend,
        wq_b,
        q_lat_rot,
        q_lat,
        q_idx,
        h * d,
        cfg.q_lora_rank,
    )?;

    // 2. Tail RoPE on q_idx with compress_rope_theta (matching is_indexer=true
    //    K-side compressor's RoPE). Use main `pos_buf` (already holds current
    //    position from apply_tail_rope). qk_rope_head_dim applies on each head.
    let pos_buf = state
        .pos_buf
        .as_ref()
        .ok_or_else(|| "indexer: pos_buf missing".to_string())?;
    let head_parallel_rope = config_cache::gfx1201_indexer_rope_heads_on(&gpu.arch, cfg.mq2r)
        && weights.mq2r_backend.is_gfx1201()
        && h == 64
        && d == 128
        && cfg.qk_rope_head_dim == 64;
    if head_parallel_rope {
        gpu.rope_tail_interleaved_h64d128r64_gfx1201(q_idx, pos_buf, cfg.compress_rope_theta, 32)
            .map_err(|e| format!("idx rope gfx1201 l{layer_idx}: {e:?}"))?;
    } else {
        gpu.rope_tail_interleaved(
            q_idx,
            q_idx,
            pos_buf,
            h as i32,
            0,
            d as i32,
            cfg.qk_rope_head_dim as i32,
            cfg.compress_rope_theta,
        )
        .map_err(|e| format!("idx rope l{layer_idx}: {e:?}"))?;
    }

    // 3. idx_w = weights_proj @ state.tmp  → [H]
    let tmp = state
        .tmp
        .as_ref()
        .ok_or_else(|| "indexer: state.tmp missing".to_string())?;
    let tmp_plain = state
        .tmp_plain
        .as_ref()
        .ok_or_else(|| "indexer: tmp_plain missing".to_string())?;
    let idx_w = state._indexer[layer_idx].idx_weights.as_ref().unwrap();
    if !idx_weights_preprojected {
        gemv_auto(
            gpu,
            weights.mq2r_backend,
            weights_proj,
            tmp,
            tmp_plain,
            idx_w,
            h,
            cfg.hidden_size,
        )?;
    }

    // 4. Score: combined relu-weighted dot products.
    // HIP-graphs-safe: read N (n_compressed_4) from attn_state_buf[2]
    // instead of baking it as i32 kernarg + sub_offset(0, n*d) view.
    // We pass the FULL kv_cache and scores pointers; the buf kernel
    // bounds work to the first N positions and writes -inf to out-of-
    // range scores so top_k_buf ignores them.
    let kv_cache = state._indexer[layer_idx]
        .indexer_kv_cache
        .as_ref()
        .ok_or_else(|| "indexer: kv_cache missing".to_string())?;
    let scores = state._indexer[layer_idx].index_score.as_ref().unwrap();
    let attn_buf = state
        .attn_state_buf
        .as_ref()
        .ok_or_else(|| "indexer: attn_state_buf missing".to_string())?;
    let n_buf = attn_buf.sub_offset(2, 1); // n_compressed_4
    let k_buf = attn_buf.sub_offset(4, 1); // k_active_4
    if let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
        state.compressor_cache_placement
    {
        if kv_cache.dtype == DType::F16 {
            return Err(format!(
                "F16 compressor cache does not support block-cyclic placement l{layer_idx}"
            ));
        }
        let l_state = &state._indexer[layer_idx];
        if l_state.cache_shard_count != shard.world() {
            return Err(format!(
                "indexer shard table missing l{layer_idx}: have {}, want {}",
                l_state.cache_shard_count,
                shard.world()
            ));
        }
        gpu.indexer_relu_score_f32_buf_sharded_gfx1201(
            q_idx,
            &l_state.indexer_kv_cache_shards,
            idx_w,
            scores,
            &n_buf,
            max_compressed as i32,
            h as i32,
            d as i32,
            shard.world() as i32,
            shard.block_rows() as i32,
        )
        .map_err(|e| format!("idx score sharded buf l{layer_idx}: {e:?}"))?;
    } else if kv_cache.dtype == DType::F16 {
        gpu.indexer_relu_score_f16_buf(
            q_idx,
            kv_cache,
            idx_w,
            scores,
            &n_buf,
            max_compressed as i32,
            h as i32,
            d as i32,
        )
        .map_err(|e| format!("idx score f16 buf l{layer_idx}: {e:?}"))?;
    } else {
        gpu.indexer_relu_score_f32_buf(
            q_idx,
            kv_cache,
            idx_w,
            scores,
            &n_buf,
            max_compressed as i32,
            h as i32,
            d as i32,
        )
        .map_err(|e| format!("idx score buf l{layer_idx}: {e:?}"))?;
    }

    // 5. Top-K: read N + K from device buffers.
    let topk = state._indexer[layer_idx].topk_idx_indices.as_ref().unwrap();
    // F3/G1: two-stage merge tree, when its arch lever is on and the cap
    // clears the threshold. A selected-and-succeeded two-stage suppresses
    // both fallbacks below the same way `gfx942_parallel` does.
    let two_stage = if two_stage_topk {
        let ws_scores = state._indexer[layer_idx].topk_ws_scores.as_ref().unwrap();
        let ws_indices = state._indexer[layer_idx].topk_ws_indices.as_ref().unwrap();
        gpu.indexer_top_k_two_stage(
            scores,
            ws_scores,
            ws_indices,
            topk,
            &n_buf,
            &k_buf,
            max_compressed as i32,
            k as i32,
        )
        .map_err(|e| format!("idx top_k two-stage l{layer_idx}: {e:?}"))?;
        true
    } else {
        false
    };
    let gfx942_parallel = !two_stage
        && config_cache::gfx942_indexer_topk_parallel_on(
            &gpu.arch,
            weights.mq2r_backend.is_gfx942(),
        )
        && weights.mq2r_backend.try_indexer_top_k_buf_parallel(
            gpu,
            scores,
            topk,
            &n_buf,
            &k_buf,
            /*n_idx_heads=*/ 1,
            k as i32,
            config_cache::gfx942_indexer_topk_bounded_on(
                &gpu.arch,
                weights.mq2r_backend.is_gfx942(),
            ),
        )?;
    if !two_stage && !gfx942_parallel {
        gpu.indexer_top_k_buf(
            gpu.arch.eq_ignore_ascii_case("gfx1151") || gpu.arch.eq_ignore_ascii_case("gfx1201"),
            scores,
            topk,
            &n_buf,
            &k_buf,
            /*n_idx_heads=*/ 1,
            max_compressed as i32,
            k as i32,
        )
        .map_err(|e| format!("idx top_k buf l{layer_idx}: {e:?}"))?;
    }
    let _ = n; // legacy host-computed; not used after migration

    Ok(n)
}

/// Keep gfx1151's initial 2,048-row bucket on its certified one-launch
/// parallel top-K route. Selecting the merge tree from bucket capacity alone
/// added three launches per ratio-4 layer even at tiny `n`, changing the
/// short-context tape from 2,320/32 to 2,383/34 and dropping retained PM4 to
/// linear AQL. The first automatic growth bucket (4,096 rows) is the point at
/// which the long-context two-stage route becomes eligible; capacity growth
/// already rearms graph/replay state before that route is captured.
fn two_stage_topk_capacity_eligible(arch: &str, max_compressed: usize) -> bool {
    max_compressed >= config_cache::indexer_topk_two_stage_min()
        && (!matches!(arch, "gfx1151" | "gfx1201")
            || max_compressed > crate::deepseek4::INITIAL_COMPRESSED_ROWS)
}

/// Single-token decode step. Takes the token id of the previous
/// position, returns the logits over `vocab_size`.
///
/// Caller is responsible for sampler integration and KV-state
/// advancement.
#[allow(unused_variables, dead_code)]
pub fn decode_step(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    token_id: u32,
    position: u32,
) -> Result<Vec<f32>, String> {
    ensure_compressor_capacity(cfg, state, gpu, (position as usize).saturating_add(1))?;
    // HIP-graphs prerequisite: lift the ~130 per-token pos_buf
    // `memcpy_htod` calls out of the per-layer code into a single
    // bulk write at decode-step entry. Per-layer kernels then read
    // their slot via `pos_slot(state, layer_idx, slot)`.
    precompute_positions(cfg, state, gpu, position)?;
    // Stage current token_id to device for the GPU hash-router
    // (consumed by `hash_router_normalize_f32_buf` on hash layers).
    precompute_token_id(state, gpu, token_id)?;

    // 1. Token embedding → initial residual streams.
    //    DeepSeek V4 uses `hc_mult = 4` parallel streams. Init pattern is
    //    [embed, 0, 0, 0] (paper-specified; verify against the DeepSeek V4
    //    reference code before optimising).
    init_residual_streams(cfg, weights, state, gpu, token_id)?;

    let _ = decode_step_body(cfg, weights, state, gpu, token_id, position)?;
    let logits = state.logits.as_ref().unwrap();
    gpu.download_f32(logits)
        .map_err(|e| format!("download logits: {e:?}"))
}

/// Direct-HIP heterogeneous token step for the frozen gfx1100+gfx1151 MQ2R
/// route. Dense state and all non-routed arithmetic remain canonical on
/// gfx1100. The layer loop transfers only the prepared FWHT activation and
/// the six normalized routes to gfx1151, then returns a routed-only F32
/// partial for the original ordered add and HC mix.
#[allow(clippy::too_many_arguments)]
pub(crate) fn decode_step_heterogeneous(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4HeterogeneousWeights,
    state: &mut DeepseekV4State,
    dense_gpu: &mut Gpu,
    routed_gpu: &mut Gpu,
    execution: &mut DeepseekV4HeterogeneousExecution,
    token_id: u32,
    position: u32,
    abort_requested: &dyn Fn() -> bool,
) -> Result<Option<Vec<f32>>, String> {
    if dense_gpu.arch != "gfx1100" || routed_gpu.arch != "gfx1151" {
        return Err(format!(
            "deepseek4 heterogeneous decode requires gfx1100+gfx1151, got {}+{}",
            dense_gpu.arch, routed_gpu.arch
        ));
    }
    if dense_gpu.replay.is_enabled()
        || routed_gpu.replay.is_enabled()
        || dense_gpu.graphs.capture_mode
        || routed_gpu.graphs.capture_mode
    {
        return Err("deepseek4 heterogeneous G4 admits direct HIP only".into());
    }
    if !config_cache::moe_on() {
        return Err("deepseek4 heterogeneous route requires routed MoE enabled".into());
    }

    let dense_weights = &weights.dense.inner;
    ensure_compressor_capacity(cfg, state, dense_gpu, (position as usize).saturating_add(1))?;
    precompute_positions(cfg, state, dense_gpu, position)?;
    precompute_token_id(state, dense_gpu, token_id)?;
    init_residual_streams(cfg, dense_weights, state, dense_gpu, token_id)?;
    ensure_ffn_split_resource(cfg, state, dense_gpu)?;

    for layer_idx in 0..cfg.num_hidden_layers {
        if abort_requested() {
            return Ok(None);
        }
        ds4_attn_block_heterogeneous(
            cfg,
            dense_weights,
            state,
            dense_gpu,
            execution,
            layer_idx,
            position,
        )?;
        mhc_pre(
            cfg,
            dense_weights,
            state,
            dense_gpu,
            layer_idx,
            /*is_attn=*/ false,
        )?;
        ffn_prepare(cfg, dense_weights, state, dense_gpu, layer_idx)?;
        heterogeneous_select_routes(cfg, dense_weights, state, dense_gpu, layer_idx, token_id)?;

        let epoch = execution.next_epoch()?;
        heterogeneous_publish_routes(cfg, state, dense_gpu, routed_gpu, execution, epoch)?;

        // Same dense stream, immediately after publication. The routed stream
        // wakes when the signal is visible, so this shared projection and the
        // selected experts execute concurrently without a host wait.
        ffn_shared_project(cfg, dense_weights, state, dense_gpu, layer_idx)?;

        heterogeneous_run_selected(
            cfg,
            &weights.routed,
            state.ffn_routed_overlap.as_ref().unwrap(),
            dense_gpu.device_id,
            routed_gpu,
            execution,
            layer_idx,
            epoch,
        )?;
        heterogeneous_join(cfg, state, dense_gpu, execution, layer_idx, epoch)?;
        // The callback may have latched while either branch was in flight.
        // Observe it only after the join so no cross-device signal or packet
        // remains outstanding when the serving layer resets request state.
        if abort_requested() {
            return Ok(None);
        }
        hc_ffn_mix(cfg, dense_weights, state, dense_gpu, layer_idx)?;
        dump_residual_layer_norm(dense_gpu, state, layer_idx, position);
    }

    final_norm_and_head(cfg, dense_weights, state, dense_gpu)?;
    state.n_tokens += 1;
    dense_gpu
        .download_f32(state.logits.as_ref().unwrap())
        .map(Some)
        .map_err(|error| format!("download heterogeneous logits: {error:?}"))
}

/// HIP-graphs-aware decode_step. Opt-in via `HIPFIRE_DEEPSEEK4_GRAPH=1`.
///
/// Three-state machine driven by `state.ar_forward_warmed_up` and
/// `gpu.graphs.graph_exec`:
///   1. !warmed_up                   → direct dispatch (warmup so JIT
///                                       and lazy alloc happen out of
///                                       the captured region), set flag
///   2. warmed_up && no graph        → wrap layer loop + head in
///                                       `begin_graph_capture`/`end_graph_capture`,
///                                       instantiate, run it once
///   3. graph already instantiated   → update `pos_array_host[]` on
///                                       the host (stable Box source),
///                                       `graph_launch()` re-runs the
///                                       captured ops which re-read
///                                       pos_array_host; download logits
///
/// Returns logits same as `decode_step`. Falls back to plain
/// `decode_step` when `HIPFIRE_DEEPSEEK4_GRAPH` is unset / "0".
fn ensure_ffn_overlap_resources(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
) -> Result<(), String> {
    let mut created = false;
    if state.ffn_routed_overlap.is_none() {
        state.ffn_routed_overlap = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc ffn_routed_overlap: {e:?}"))?,
        );
        created = true;
    }
    if state.ffn_overlap_stream.is_none() {
        state.ffn_overlap_stream = Some(
            gpu.hip
                .stream_create()
                .map_err(|e| format!("create FFN overlap stream: {e:?}"))?,
        );
        created = true;
    }
    if state.ffn_overlap_fork_event.is_none() {
        state.ffn_overlap_fork_event = Some(
            gpu.hip
                .event_create()
                .map_err(|e| format!("create FFN overlap fork event: {e:?}"))?,
        );
        created = true;
    }
    if state.ffn_overlap_join_event.is_none() {
        state.ffn_overlap_join_event = Some(
            gpu.hip
                .event_create()
                .map_err(|e| format!("create FFN overlap join event: {e:?}"))?,
        );
        created = true;
    }
    if created {
        eprintln!("[DeepSeek V4] FFN overlap resources ready");
    }
    Ok(())
}

/// Materialize the primary and side streams before ordinary gfx942 decode.
/// The gfx1151 graph path creates its primary capture stream separately, so
/// this wrapper does not alter that route's launch ordering.
fn ensure_gfx942_ffn_overlap_resources(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
) -> Result<(), String> {
    if gpu.active_stream.is_none() {
        gpu.active_stream = Some(
            gpu.hip
                .stream_create()
                .map_err(|e| format!("create gfx942 FFN primary stream: {e:?}"))?,
        );
    }
    ensure_ffn_overlap_resources(cfg, state, gpu)
}

fn ensure_ffn_split_resource(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
) -> Result<(), String> {
    if state.ffn_routed_overlap.is_none() {
        state.ffn_routed_overlap = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc Redline FFN routed partial: {e:?}"))?,
        );
    }
    Ok(())
}

pub fn decode_step_with_graph(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    token_id: u32,
    position: u32,
) -> Result<Vec<f32>, String> {
    use std::sync::OnceLock;
    // Mapping and any launch-geometry bucket transition must complete before
    // HipGraph/Redline decides whether to capture or replay this step.
    ensure_compressor_capacity(cfg, state, gpu, (position as usize).saturating_add(1))?;
    // State-dependent kernargs (SWA slot/n_valid, indexer n_compressed/k_active,
    // compressor ring/commit slots) all live in `state.attn_state_buf` and
    // `state.pos_array_device` device buffers now. The captured graph re-reads
    // those on every replay → byte-equivalent against direct dispatch out to
    // 200+ steps on gfx1151 (graph_drift_check). Default ON for RDNA3+
    // (gfx11xx/gfx12xx) where graph capture is mature; opt out with
    // `HIPFIRE_DEEPSEEK4_GRAPH=0`. Force on for older archs with
    // `HIPFIRE_DEEPSEEK4_GRAPH=1` (untested — beware kernarg-bake regressions).
    static GRAPH_OPT_ENV: OnceLock<Option<bool>> = OnceLock::new();
    let env_override = *GRAPH_OPT_ENV.get_or_init(|| {
        match hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_GRAPH")
            .ok()
            .as_deref()
        {
            Some("1") => Some(true),
            Some("0") => Some(false),
            _ => None,
        }
    });
    let graph_on = env_override.unwrap_or_else(|| {
        let a = gpu.arch.as_str();
        a.starts_with("gfx11") || a.starts_with("gfx12")
    });
    // The gfx942 concurrency route is ordinary HIP with two streams. Create
    // the resources before the direct decode return below; stream creation or
    // allocation inside graph capture would be illegal.
    if config_cache::gfx942_ffn_overlap_on(weights.mq2r_backend.is_gfx942()) {
        ensure_gfx942_ffn_overlap_resources(cfg, state, gpu)?;
    }
    // DeepSeek V4 retained replay is explicit-opt-in while the MQ2R fixture is
    // being certified. Its dynamic token/position state is staged outside the
    // tape, matching the mature HipGraph boundary. The HC ping-pong route is a
    // hard prerequisite: without it, 86 D2D copies live inside the body but
    // outside Redline's typed-kernel tape. The two-stream FFN overlap is also
    // held off for the conservative single-queue tape; it can be reintroduced
    // only after the serial route passes multi-position parity.
    if gpu.replay.is_enabled() {
        let retained_eligible = config_cache::hc_pingpong_on(&gpu.arch, cfg.mq2r)
            && !config_cache::ffn_overlap_on(&gpu.arch, cfg.mq2r);
        gpu.replay.set_forward_eligible(retained_eligible);
        if !retained_eligible {
            let reason = "DeepSeek V4 retained replay requires \
                          HIPFIRE_DEEPSEEK4_HC_PINGPONG=1 and \
                          HIPFIRE_DEEPSEEK4_FFN_OVERLAP=0";
            gpu.replay.poison(reason);
            eprintln!("[DeepSeek V4 redline] falling back to HIP: {reason}");
        } else {
            if config_cache::redline_ffn_split_on(&gpu.arch, cfg.mq2r) {
                ensure_ffn_split_resource(cfg, state, gpu)?;
            }
            // First eligible token remains ordinary HIP so all lazy state,
            // kernels, and the ping-pong allocation exist before recording.
            if !state.ar_forward_warmed_up {
                state.ar_forward_warmed_up = true;
                return decode_step(cfg, weights, state, gpu, token_id, position);
            }

            // External adapter boundary: dynamic scalar/position values are
            // refreshed before either capture or replay.
            precompute_positions(cfg, state, gpu, position)?;
            precompute_token_id(state, gpu, token_id)?;
            let retained_embedding = config_cache::retained_embedding_on(&gpu.arch, cfg.mq2r);
            if !retained_embedding {
                init_residual_streams(cfg, weights, state, gpu, token_id)?;

                // Ownership now crosses from HIP's queue to Redline's ROCr
                // queue. Keep the conservative full-device handoff for the
                // legacy external embedding route.
                gpu.hip
                    .device_synchronize()
                    .map_err(|e| format!("DeepSeek V4 redline adapter sync: {e:?}"))?;
            }

            gpu.replay
                .begin_auto_capture_if_armed()
                .map_err(|reason| format!("DeepSeek V4 redline begin capture: {reason}"))?;

            // Diagnostic oracle: once a retained route is ready, relaunch its
            // exact captured blobs through HIP instead of lowering them to an
            // HSA executable. This separates a bad capture/dynamic-state
            // contract from an AQL/PM4 loader or queue-state mismatch.
            if hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_REDLINE_HIP_BLOB")
                .ok()
                .as_deref()
                == Some("1")
                && (gpu.replay.should_route_aql() || gpu.replay.should_route_pm4())
            {
                let launches = gpu.replay.recorded_launches().len();
                gpu.replay_recorded_hip_prefix(launches)
                    .map_err(|e| format!("DeepSeek V4 retained HIP-blob replay: {e:?}"))?;
                if cfg.load_dspark {
                    let streams = state.residual_streams.as_ref().unwrap();
                    let mtp_hidden = state.mtp_last_hidden.as_ref().unwrap();
                    gpu.memcpy_dtod_auto(
                        &mtp_hidden.buf,
                        &streams.buf,
                        cfg.hc_mult * cfg.hidden_size * 4,
                    )
                    .map_err(|e| format!("DeepSeek V4 retained HIP-blob MTP snapshot: {e:?}"))?;
                }
                state.n_tokens += 1;
                return gpu
                    .download_f32(state.logits.as_ref().unwrap())
                    .map_err(|e| format!("download logits (retained HIP blob): {e:?}"));
            }

            let replay_result = if gpu.replay.should_route_aql() {
                Some(unsafe { gpu.replay.replay_linear_aql(position as usize) })
            } else {
                None
            };
            if let Some(result) = replay_result {
                if let Err(reason) = result {
                    gpu.replay
                        .poison(format!("DeepSeek V4 retained AQL replay failed: {reason}"));
                    return Err(reason);
                }
                // The MTP snapshot is the one intentional D2D adapter outside
                // the retained body. Plain AR never consumes it.
                if cfg.load_dspark {
                    let streams = state.residual_streams.as_ref().unwrap();
                    let mtp_hidden = state.mtp_last_hidden.as_ref().unwrap();
                    gpu.memcpy_dtod_auto(
                        &mtp_hidden.buf,
                        &streams.buf,
                        cfg.hc_mult * cfg.hidden_size * 4,
                    )
                    .map_err(|e| format!("DeepSeek V4 redline MTP snapshot: {e:?}"))?;
                }
                state.n_tokens += 1;
                return gpu
                    .download_f32(state.logits.as_ref().unwrap())
                    .map_err(|e| format!("download logits (retained AQL): {e:?}"));
            }

            let replay_result = if gpu.replay.should_route_pm4() {
                Some(unsafe { gpu.replay.replay_pm4(position as usize) })
            } else {
                None
            };
            if let Some(result) = replay_result {
                if let Err(reason) = result {
                    gpu.replay
                        .poison(format!("DeepSeek V4 retained PM4 replay failed: {reason}"));
                    return Err(reason);
                }
                if cfg.load_dspark {
                    let streams = state.residual_streams.as_ref().unwrap();
                    let mtp_hidden = state.mtp_last_hidden.as_ref().unwrap();
                    gpu.memcpy_dtod_auto(
                        &mtp_hidden.buf,
                        &streams.buf,
                        cfg.hc_mult * cfg.hidden_size * 4,
                    )
                    .map_err(|e| format!("DeepSeek V4 redline MTP snapshot: {e:?}"))?;
                }
                state.n_tokens += 1;
                return gpu
                    .download_f32(state.logits.as_ref().unwrap())
                    .map_err(|e| format!("download logits (retained PM4): {e:?}"));
            }

            // On the buffer-driven route, embedding is the first typed tape
            // dispatch. The token-id H2D above is synchronous, so no HIP queue
            // work remains to hand off to Redline.
            if retained_embedding {
                let token_embd = weights
                    .token_embd
                    .as_ref()
                    .ok_or_else(|| "retained embedding: token_embd missing".to_string())?;
                let streams = state
                    .residual_streams
                    .as_ref()
                    .ok_or_else(|| "retained embedding: residual streams missing".to_string())?;
                let token_id_buf = state
                    .token_id_buf
                    .as_ref()
                    .ok_or_else(|| "retained embedding: token-id buffer missing".to_string())?;
                gpu.embedding_lookup_q8_buf_broadcast(
                    token_embd,
                    streams,
                    token_id_buf,
                    cfg.hidden_size,
                    cfg.hc_mult,
                )
                .map_err(|e| format!("DeepSeek V4 retained embedding: {e:?}"))?;
            }

            // Recording warmup executes through ordinary HIP while
            // launch_maybe_blob records the exact typed kernel sequence.
            let _ = decode_step_body(cfg, weights, state, gpu, token_id, position)?;
            if gpu.replay.should_auto_finalize_capture() {
                gpu.hip
                    .device_synchronize()
                    .map_err(|e| format!("DeepSeek V4 redline capture sync: {e:?}"))?;
                let capture = gpu
                    .replay
                    .finish_capture()
                    .map_err(|reason| format!("DeepSeek V4 redline finish capture: {reason}"))?;
                if hipfire_config::developer_var("HIPFIRE_DS4_REPLAY_INVENTORY")
                    .ok()
                    .as_deref()
                    == Some("1")
                {
                    let mut inventory = std::collections::BTreeMap::<
                        (&str, usize, [u32; 3], [u32; 3]),
                        usize,
                    >::new();
                    for launch in gpu.replay.recorded_launches() {
                        *inventory
                            .entry((
                                launch.kernel.as_str(),
                                launch.kernarg.len(),
                                launch.grid,
                                launch.block,
                            ))
                            .or_default() += 1;
                    }
                    for ((kernel, kernarg, grid, block), count) in inventory {
                        eprintln!(
                            "DS4REPLAY kernel={kernel} count={count} kernarg={kernarg} \
                             grid={grid:?} block={block:?}"
                        );
                    }
                }
                let launches = gpu.replay.recorded_launches().len();
                let prepare = if gpu.replay.uses_pm4_transport() {
                    gpu.replay
                        .prepare_pm4_prefix(gpu.device_id as usize, launches)
                        .map(|_| ())
                } else {
                    gpu.replay
                        .prepare_linear_aql(gpu.device_id as usize)
                        .map(|_| ())
                };
                match prepare {
                    Ok(()) => eprintln!(
                        "[DeepSeek V4 redline] retained route ready: capture={capture:?} identity={:?}",
                        gpu.replay.prepared_route_identity()
                    ),
                    Err(reason) => {
                        gpu.replay.poison(format!(
                            "DeepSeek V4 Redline prepare after warmup failed: {reason}"
                        ));
                        eprintln!("[DeepSeek V4 redline] falling back to HIP: {reason}");
                    }
                }
            }
            return gpu
                .download_f32(state.logits.as_ref().unwrap())
                .map_err(|e| format!("download logits (retained capture): {e:?}"));
        }
    }
    // Note: prior to bc6353e the hash-routed MoE path did a d2h of
    // router scores inside the layer body — that broke HIP graph
    // capture. Replaced by `hash_router_normalize_f32_buf` which
    // reads token_id from a device buffer (staged by
    // `precompute_token_id` at decode entry), so MoE+hash layers
    // are now graph-safe and no guard is needed.
    if !graph_on {
        return decode_step(cfg, weights, state, gpu, token_id, position);
    }

    // Stream/event creation and the routed-partial allocation are illegal
    // during capture. Materialize them on the direct warmup call instead.
    if config_cache::ffn_overlap_on(&gpu.arch, cfg.mq2r) {
        ensure_ffn_overlap_resources(cfg, state, gpu)?;
    }

    // ── Warmup phase: direct dispatch, no capture ──────────────────
    if !state.ar_forward_warmed_up {
        state.ar_forward_warmed_up = true;
        return decode_step(cfg, weights, state, gpu, token_id, position);
    }

    // From here on we need an explicit stream for capture/replay.
    if gpu.active_stream.is_none() {
        let s = gpu
            .hip
            .stream_create()
            .map_err(|e| format!("decode_step_with_graph: stream_create: {e:?}"))?;
        gpu.active_stream = Some(s);
    }

    // Embedding lookup and pos-array host write run OUTSIDE the captured
    // region. token_id is baked into the embedding kernel arg, so capture
    // would lock the graph to a single token. Pos-array host source must
    // be a stable `Box<[i32]>` — the captured memcpy re-reads it on each
    // replay. We update those host bytes BEFORE launching the graph.
    init_residual_streams(cfg, weights, state, gpu, token_id)?;

    if gpu.graphs.graph_exec.is_none() {
        // ── Capture phase ──────────────────────────────────────────
        // precompute_positions + precompute_token_id are called INSIDE
        // the capture so the captured memcpy nodes re-read their stable
        // host sources on each replay.
        gpu.graphs
            .begin_graph_capture(&gpu.hip, gpu.device_id, gpu.active_stream.as_ref().unwrap())
            .map_err(|e| format!("begin_graph_capture: {e:?}"))?;
        precompute_positions(cfg, state, gpu, position)?;
        precompute_token_id(state, gpu, token_id)?;
        let _ = decode_step_body(cfg, weights, state, gpu, token_id, position)?;
        gpu.graphs
            .end_graph_capture(&gpu.hip, gpu.device_id, gpu.active_stream.as_ref().unwrap())
            .map_err(|e| format!("end_graph_capture: {e:?}"))?;
        // Captured kernels were RECORDED, not executed. Launch the
        // freshly-instantiated graph once so this position's forward
        // actually runs and `state.logits` gets fresh values.
        gpu.graphs
            .graph_launch(&gpu.hip, gpu.device_id, gpu.active_stream.as_ref().unwrap())
            .map_err(|e| format!("graph_launch (capture-end): {e:?}"))?;
        eprintln!(
            "[DeepSeek V4 hipGraph] captured forward — {} kernarg blobs retained",
            gpu.graphs.capture_blobs.len()
        );
    } else {
        // ── Replay phase ───────────────────────────────────────────
        // Host-only update of the stable pos_array_host[], attn_state
        // _host[], and token_id_host[]. The captured memcpy nodes
        // re-read these bytes on graph_launch and propagate them to
        // the device-side pos_array_device / attn_state_buf /
        // token_id_buf which all per-layer kernels read.
        update_pos_array_host(cfg, state, position);
        // attn_state depends on state.n_tokens BEFORE increment (the
        // current position being processed). decode_step normally
        // increments state.n_tokens at the END of the body, so replay
        // sees the right pre-increment value.
        update_attn_state_host(cfg, state, state.n_tokens as u32);
        update_token_id_host(state, token_id);
        gpu.graphs
            .graph_launch(&gpu.hip, gpu.device_id, gpu.active_stream.as_ref().unwrap())
            .map_err(|e| format!("graph_launch (replay): {e:?}"))?;
        state.n_tokens += 1;
    }

    // Logits download is outside the captured region (sync memcpy_dtoh
    // on the null stream — completes after the captured kernels finish
    // because the captured stream is observed by the device).
    let logits = state.logits.as_ref().unwrap();
    gpu.download_f32(logits)
        .map_err(|e| format!("download logits (graph path): {e:?}"))
}

/// Update `state.attn_state_host = [slot, n_valid]` and copy to the
/// device buffer. Called from `precompute_positions` (which is itself
/// inside the captured region during graph capture) so the captured
/// memcpy node re-reads the stable host source on every replay.
///
/// `slot = state.n_tokens % sliding_window`
/// `n_valid = min(state.n_tokens + 1, sliding_window)`
///
/// Layer-independent: all 43 layers read the same two values.
pub(crate) fn precompute_attn_state(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
) -> Result<(), String> {
    if state.attn_state_buf.is_none() {
        state.attn_state_buf = Some(
            gpu.alloc_tensor(&[12], DType::F32)
                .map_err(|e| format!("alloc attn_state_buf: {e:?}"))?,
        );
    }
    if state.attn_state_host.is_none() {
        state.attn_state_host = Some(Box::new([0i32; 12]));
    }
    fill_attn_state_host(cfg, state, state.n_tokens as u32);
    let host = state.attn_state_host.as_ref().unwrap();
    let dev = state.attn_state_buf.as_ref().unwrap();
    let bytes = unsafe { std::slice::from_raw_parts(host.as_ptr() as *const u8, 12 * 4) };
    gpu.memcpy_htod_auto(&dev.buf, bytes)
        .map_err(|e| format!("htod attn_state: {e:?}"))
}

/// Internal helper: fill `state.attn_state_host[0..12]` from `position`
/// using DeepSeek V4's compress-ratio + index_topk constants. Used by both
/// `precompute_attn_state` (decode entry) and `update_attn_state_host`
/// (graph replay path).
#[inline]
fn capped_compressed_count(position: i32, ratio: i32, max_compressed: i32) -> i32 {
    debug_assert!(position >= 0);
    debug_assert!(ratio > 0);
    debug_assert!(max_compressed >= 0);
    ((position + 1) / ratio).min(max_compressed)
}

fn fill_attn_state_host(cfg: &DeepseekV4Config, state: &mut DeepseekV4State, position: u32) {
    let win = cfg.sliding_window as i32;
    let topk = cfg.index_topk as i32; // DeepSeek V4: 512
    let pos = position as i32;
    let max_compressed = state.compressor_capacity.active_rows() as i32;
    let swa_slot = pos % win;
    let n_valid_swa = (pos + 1).min(win);
    let n_compressed_4 = capped_compressed_count(pos, 4, max_compressed);
    let n_compressed_128 = capped_compressed_count(pos, 128, max_compressed);
    let k_active_4 = topk.min(n_compressed_4);
    let k_active_128 = topk.min(n_compressed_128);
    // Compressor ring/commit slots. For overlap=true (ratio=4 in DeepSeek V4),
    // the state ring is sized [2*ratio, proj_dim] and writes go to the
    // second half: `ring + ratio + (pos % ratio)`. Commit slot is
    // pos/ratio at commit positions, -1 otherwise (commit kernels
    // early-return on -1).
    let ring_slot_4 = 4 + (pos % 4);
    let global_commit_slot_4 = if (pos + 1) % 4 == 0 {
        let s = pos / 4;
        if s < max_compressed {
            s
        } else {
            -1
        }
    } else {
        -1
    };
    let ring_slot_128 = pos % 128; // overlap=false (ratio=128)
    let global_commit_slot_128 = if (pos + 1) % 128 == 0 {
        let s = pos / 128;
        if s < max_compressed {
            s
        } else {
            -1
        }
    } else {
        -1
    };
    let commit_slot_4 = if global_commit_slot_4 >= 0 {
        state
            .compressor_cache_placement
            .global_to_local(global_commit_slot_4 as usize)
            .map(|slot| slot as i32)
            .unwrap_or(-1)
    } else {
        -1
    };
    let commit_slot_128 = if global_commit_slot_128 >= 0 {
        state
            .compressor_cache_placement
            .global_to_local(global_commit_slot_128 as usize)
            .map(|slot| slot as i32)
            .unwrap_or(-1)
    } else {
        -1
    };
    let host = state
        .attn_state_host
        .as_mut()
        .expect("fill_attn_state_host: attn_state_host not initialised");
    host[0] = swa_slot;
    host[1] = n_valid_swa;
    host[2] = n_compressed_4;
    host[3] = n_compressed_128;
    host[4] = k_active_4;
    host[5] = k_active_128;
    host[6] = ring_slot_4;
    host[7] = commit_slot_4;
    host[8] = ring_slot_128;
    host[9] = commit_slot_128;
    // Cache writes use rank-local slots above. Ring state remains replicated,
    // so its overlap shift must fire on every rank at each global commit.
    host[10] = global_commit_slot_4;
    host[11] = global_commit_slot_128;
}

/// Update host-only `attn_state_host[]` (no device copy). Used by the
/// HIP-graphs replay path — the captured memcpy node re-reads this
/// buffer when graph_launch fires.
pub(crate) fn update_attn_state_host(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    position: u32,
) {
    fill_attn_state_host(cfg, state, position);
}

/// Host-only update of `state.pos_array_host[]` for the given position.
/// Used by the HIP-graphs replay path; the captured memcpy node will
/// re-read these bytes when `graph_launch` runs.
pub(crate) fn update_pos_array_host(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    position: u32,
) {
    let pos_array_host = state.pos_array_host.as_mut().expect(
        "update_pos_array_host: pos_array_host not initialised (call precompute_positions first)",
    );
    fill_pos_array_host(cfg, pos_array_host, position);
}

/// Shared host-side fill of the per-layer `[qk_pos, main_comp_rope_pos,
/// indexer_comp_rope_pos]` triples. Called by both `precompute_positions`
/// (initial alloc + htod path) and `update_pos_array_host` (graph-replay
/// host-only path).
///
/// Reference ds4 uses `comp_pos = pos + 1 - ratio` at compress events
/// (i.e. start of the just-closed window). Equivalent to
/// `pos / ratio * ratio` when `(pos+1) % ratio == 0`, which is exactly
/// when an event fires. "start" matches the reference; "mid" / "end"
/// remain available for diagnostic A/B via `HIPFIRE_DEEPSEEK4_COMP_ROPE_POS`.
///
/// Why one helper: prior to this refactor `precompute_positions` and
/// `update_pos_array_host` carried independently-edited copies of this
/// loop with DIFFERENT defaults (capture path: "mid", replay path:
/// "start"). The captured graph then read one rope_pos at capture time
/// and a different value at replay time, drifting compressor RoPE
/// across the capture/replay boundary.
fn fill_pos_array_host(cfg: &DeepseekV4Config, pos_array_host: &mut [i32], position: u32) {
    let comp_rope_mode = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_COMP_ROPE_POS").ok();
    let comp_rope_mode = comp_rope_mode.as_deref();
    for layer_idx in 0..=cfg.num_hidden_layers {
        let ratio = if layer_idx < cfg.num_hidden_layers {
            cfg.compress_ratios[layer_idx] as usize
        } else {
            0
        };
        let base = layer_idx * POS_SLOTS_PER_LAYER;
        pos_array_host[base] = position as i32;
        if ratio > 0 {
            let main_rope_pos: i32 = match comp_rope_mode {
                Some("end") => position as i32,
                Some("mid") => (((position as usize) / ratio * ratio) + ratio / 2) as i32,
                _ => ((position as usize) / ratio * ratio) as i32,
            };
            let indexer_rope_pos = ((position as usize) / ratio * ratio) as i32;
            pos_array_host[base + 1] = main_rope_pos;
            pos_array_host[base + 2] = indexer_rope_pos;
        } else {
            pos_array_host[base + 1] = 0;
            pos_array_host[base + 2] = 0;
        }
    }
}

/// Captured-region body of `decode_step`: the per-layer forward loop
/// + final norm + head. Token-id-dependent embedding lookup and
/// position-array setup must be done BEFORE calling this — they are
/// non-graph-safe (token_id is kernarg, position-array htod source must
/// stay alive across replays).
///
/// `position` is still passed through so position-derived sizing logic
/// (e.g. `n_filled = (pos + 1) / ratio` in `indexer_forward`) gets the
/// real value — these are HOST computations that select which slots of
/// the captured kernel to read, not kernarg-side position writes.
///
/// Public so the HIP-graphs capture/replay wrapper can call it directly.
pub fn decode_step_body(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    token_id: u32,
    position: u32,
) -> Result<Vec<f32>, String> {
    let skip_ffn = config_cache::skip_ffn();

    // #397 Ship 6 — forward-as-pipeline. The per-layer decode routes through the
    // super-op executor (run_layer_program) by DEFAULT; HIPFIRE_FORWARD_LOWERED=0
    // opts back to the hand loop. Validated byte-identical on hipx (the only box
    // deepseek4 fits) in both plain AR and MTP spec-decode modes.
    if ds4_forward_lowered_enabled() {
        return decode_step_body_lowered(cfg, weights, state, gpu, token_id, position);
    }

    // 2. Per-layer forward.
    for layer_idx in 0..cfg.num_hidden_layers {
        let layer = weights.resolve_layer(layer_idx);
        let _l_state = &mut state._indexer[layer_idx];
        let _l_attn = &mut state._attention[layer_idx];

        // ── 2a. Attention block ───────────────────────────────────────
        //
        // mHC pre-step + full mHC mix (paper-faithful) — DISABLED.
        // Even with proper sigmoid/exp+Sinkhorn/2σ/input-mapping
        // implementation, 43 layers cumulative additions overflow f32
        // because we don't apply the small-init learnable α scalars
        // (hc_*_scale [3] in the paper, initialised to small values).
        // Wire those into hc_compute_control as `α · (X · W) + base`
        // and retry. For now: pipeline runs HC-disabled producing
        // bounded but architecturally-trivial logits.
        // Real mHC with corrected kernels (F32 throughout for residuals).
        mhc_pre(cfg, weights, state, gpu, layer_idx, /*is_attn=*/ true)?;
        if let Some(t) = state.hc_x_in.as_ref() {
            dump_stage_norm(gpu, "hc_x_in_attn", t, layer_idx, position);
        }
        q_lora(cfg, weights, state, gpu, layer_idx)?;

        // (Q-LoRA call moved above into the fused RMSNorm + GEMV step.)

        // iii. Joint KV: wkv @ tmp → kv [head_dim = 512] (tied K=V).
        kv_joint(cfg, weights, state, gpu, layer_idx, false)?;

        // iv. Tail-only RoPE on Q and KV.
        //     Apply rotation on last `qk_rope_head_dim = 64` of each
        //     head's 512 dims.
        //     SWA ring write deferred (needs swa state alloc per layer).
        apply_tail_rope(cfg, weights, state, gpu, position, layer_idx)?;

        // iv. Indexer path (only when compress_ratio > 0):
        //     a. Compressor: x @ compressor.wkv → idx_qk
        //        x @ compressor.wgate → idx_v (per DeepSeek V4 structure)
        //        x normalised by compressor.norm
        //     b. Apply compress_rope on idx_q (freq_base = compress_rope_theta = 160000)
        //     c. If position % compress_ratio == 0: append idx_k to k_idx_compressed cache
        //     d. `gpu.indexer_compressed_k_score(q_idx, k_idx_cache, scores, ...)`
        //     e. `gpu.indexer_top_k(scores, top_indices, ..., k = index_topk = 512)`
        //     f. dedup top_indices across heads (UNION strategy per paper)
        //     g. `gpu.indexer_kv_gather(k_main_cache, v_main_cache, unique_indices, ...)`
        //
        //     When compress_ratio == 0: skip; attention reads SWA only.
        //
        // DeepSeek V4 compressor + indexer (antirez-faithful default behavior):
        // Always run for ratio>0 layers. Antirez ds4 runs compressor
        // unconditionally for compressed layers and the indexer for
        // ratio==4 layers (ds4.c:7505-7555).
        if layer.compress_ratio > 0 {
            let tmp_view = {
                let t = state.tmp.as_ref().unwrap();
                t.sub_offset(0, t.numel())
            };
            compressor_forward(
                cfg, weights, state, gpu, layer_idx, &tmp_view, position,
                /*is_indexer=*/ false,
            )?;
            if layer.compress_ratio == 4 {
                compressor_forward(
                    cfg, weights, state, gpu, layer_idx, &tmp_view, position,
                    /*is_indexer=*/ true,
                )?;
                let _n = indexer_forward(cfg, weights, state, gpu, layer_idx, position, false)?;
                dump_indexer_state(gpu, state, layer_idx, position, _n);
            }
        }

        // v + vi. Main attention + O-LoRA — STUB.
        attn_stub(cfg, weights, state, gpu, layer_idx, OloraSchedule::Default)?;
        if let Some(t) = state.attn_out.as_ref() {
            dump_stage_norm(gpu, "attn_out", t, layer_idx, position);
        }

        hc_attn_mix(cfg, weights, state, gpu, layer_idx)?;
        if let Some(t) = state.residual_streams.as_ref() {
            dump_stage_norm(gpu, "hc_post_attn", t, layer_idx, position);
        }

        // ── 2b. FFN block ─────────────────────────────────────────────
        mhc_pre(cfg, weights, state, gpu, layer_idx, /*is_attn=*/ false)?;
        if let Some(t) = state.hc_x_in.as_ref() {
            dump_stage_norm(gpu, "hc_x_in_ffn", t, layer_idx, position);
        }
        if !skip_ffn {
            ffn_stub(cfg, weights, state, gpu, layer_idx)?;
            if layer_idx < cfg.num_hash_layers {
                ffn_hash_routed(cfg, weights, state, gpu, layer_idx, token_id, None)?;
            } else {
                ffn_routed(cfg, weights, state, gpu, layer_idx, None)?;
            }
        } else {
            // Diagnostic: zero ffn_out to isolate attn contribution to growth.
            if state.ffn_out.is_none() {
                state.ffn_out = Some(
                    gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                        .map_err(|e| format!("alloc ffn_out: {e:?}"))?,
                );
            }
            let ffn_out = state.ffn_out.as_ref().unwrap();
            gpu.hip
                .memset(&ffn_out.buf, 0, ffn_out.byte_size())
                .map_err(|e| format!("memset ffn_out: {e:?}"))?;
        }
        if let Some(t) = state.ffn_out.as_ref() {
            dump_stage_norm(gpu, "ffn_out", t, layer_idx, position);
        }
        hc_ffn_mix(cfg, weights, state, gpu, layer_idx)?;
        if let Some(t) = state.residual_streams.as_ref() {
            dump_stage_norm(gpu, "hc_post_ffn", t, layer_idx, position);
        }
        dump_residual_layer_norm(gpu, state, layer_idx, position);
    }

    // 3. Final norm + LM head. The head-HC mix INSIDE final_norm_and_head
    //    now ALSO captures head_hc_out into state.mtp_last_hidden — that's
    //    the value DeepSeek V4 MTP expects as h_n (post-head-HC-mix, pre-output-norm).
    //    The previous "capture stream 0 before final_norm_and_head" pattern
    //    was wrong on HC models — MTP saw 1 of 4 streams instead of the
    //    actual hidden the main model uses for its own prediction.
    //    Note: DeepSeek V4 has head-level HC (hc_head_base/fn/scale).
    //    For minimal forward: skip the head-HC mix (TODO: head HC
    //    likely projects 4 streams → 1 then applies head_weight)
    //    and just run final norm + standard lm_head.
    final_norm_and_head(cfg, weights, state, gpu)?;

    // Leave logits in `state.logits` for the caller to download. The
    // download is intentionally outside `decode_step_body` so the
    // captured-graph path can place it AFTER `graph_launch` (capturing
    // a sync `memcpy_dtoh` into the captured stream causes wave-reads
    // of stale buffers).
    state.n_tokens += 1;
    Ok(Vec::new())
}

// ─────────────────────────────────────────────────────────────────────────
// #397 Ship 6 — forward-as-pipeline: deepseek4 lowered decode.
//
// deepseek4's decode_step_body is already a sequence of named block fns, so the
// lowering is coarse (minimax-style): every layer is [Attend, Moe], where the
// Attend handler replays the whole attention block (mhc_pre + q_lora + kv_joint +
// tail_rope + conditional compressor/indexer + attn_stub + hc_attn_mix) and the
// Moe handler the whole FFN block (mhc_pre + ffn_stub + hash|score-routed +
// hc_ffn_mix). The per-layer conditionals (compress_ratio, hash vs score) live
// INSIDE the handlers, so it's one variant — the compressor/indexer/HC ops are
// bundled in the coarse handlers (not separate Escape super-ops; Escape stays a
// reserved extension point if per-op remap/fusion is ever wanted). ADDITIVE: the
// hand loop is untouched and reachable via HIPFIRE_FORWARD_LOWERED=0; the lowered
// path is DEFAULT-ON after hipx byte-parity (plain AR + MTP spec-decode).
// ─────────────────────────────────────────────────────────────────────────

/// Attention block core. `do_mix=false` leaves the rank-local `wo_b` partial
/// in `state.attn_out`; exact gfx1201 attention TP all-reduces that tensor
/// before invoking `hc_attn_mix` through the EP finish hook.
fn ds4_attn_block_core(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    position: u32,
    do_mix: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    mhc_pre(cfg, weights, state, gpu, layer_idx, /*is_attn=*/ true)?;
    q_lora_prepare(cfg, weights, state, gpu, layer_idx)?;
    let packed_input = attention_input_e8_pack_gfx1201(cfg, weights, state, gpu, layer_idx)?;
    q_lora_project(cfg, weights, state, gpu, layer_idx, packed_input)?;
    kv_joint(cfg, weights, state, gpu, layer_idx, packed_input)?;
    apply_tail_rope(cfg, weights, state, gpu, position, layer_idx)?;
    if layer.compress_ratio > 0 {
        if packed_input {
            compressor_forward_preprojected(
                cfg, weights, state, gpu, layer_idx, position, /*is_indexer=*/ false,
            )?;
        } else {
            let tmp_view = {
                let t = state.tmp.as_ref().unwrap();
                t.sub_offset(0, t.numel())
            };
            compressor_forward(
                cfg, weights, state, gpu, layer_idx, &tmp_view, position,
                /*is_indexer=*/ false,
            )?;
        }
        if layer.compress_ratio == 4 {
            let packed_indexer = packed_input
                && indexer_compressor_e8_pack_gfx1201(cfg, weights, state, gpu, layer_idx)?;
            if packed_indexer {
                compressor_forward_preprojected(
                    cfg, weights, state, gpu, layer_idx, position, /*is_indexer=*/ true,
                )?;
            } else {
                let tmp_view = {
                    let t = state.tmp.as_ref().unwrap();
                    t.sub_offset(0, t.numel())
                };
                compressor_forward(
                    cfg, weights, state, gpu, layer_idx, &tmp_view, position,
                    /*is_indexer=*/ true,
                )?;
            }
            let _n = indexer_forward(cfg, weights, state, gpu, layer_idx, position, packed_input)?;
            dump_indexer_state(gpu, state, layer_idx, position, _n);
        }
    }
    attn_stub(cfg, weights, state, gpu, layer_idx, OloraSchedule::Default)?;
    if do_mix {
        hc_attn_mix(cfg, weights, state, gpu, layer_idx)?;
    }
    Ok(())
}

/// Replicated attention block (the established EP and single-GPU behavior).
fn ds4_attn_block(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    position: u32,
) -> Result<(), String> {
    ds4_attn_block_core(cfg, weights, state, gpu, layer_idx, position, true)
}

/// Exact-gfx1100 attention schedule for the heterogeneous route.
///
/// Q-LoRA and the KV/compressor projections consume the same normalized input
/// but do not depend on each other. The ordinary single-queue path serializes
/// them. Here the primary queue retains Q-LoRA while a persistent side queue
/// evaluates KV plus both compressor branches; the queues rejoin before RoPE,
/// indexer scoring, attention, or any state consumer. Arithmetic within every
/// kernel is unchanged.
fn ds4_attn_block_heterogeneous(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    execution: &mut DeepseekV4HeterogeneousExecution,
    layer_idx: usize,
    position: u32,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    mhc_pre(cfg, weights, state, gpu, layer_idx, /*is_attn=*/ true)?;
    q_lora_prepare(cfg, weights, state, gpu, layer_idx)?;

    {
        let primary = gpu
            .active_stream
            .as_ref()
            .ok_or_else(|| "heterogeneous dense primary stream missing".to_string())?;
        let fork = execution
            .dense_attn_fork_event
            .as_ref()
            .ok_or_else(|| "heterogeneous dense attention fork missing".to_string())?;
        gpu.hip
            .event_record(fork, Some(primary))
            .map_err(|error| format!("heterogeneous attention fork l{layer_idx}: {error:?}"))?;
        let side = execution
            .dense_attn_stream
            .as_ref()
            .ok_or_else(|| "heterogeneous dense attention stream missing".to_string())?;
        gpu.hip.stream_wait_event(side, fork).map_err(|error| {
            format!("heterogeneous attention side wait l{layer_idx}: {error:?}")
        })?;
    }

    std::mem::swap(&mut gpu.active_stream, &mut execution.dense_attn_stream);
    let side_result = (|| {
        kv_joint(cfg, weights, state, gpu, layer_idx, false)?;
        if layer.compress_ratio > 0 {
            let tmp_view = {
                let tmp = state.tmp.as_ref().unwrap();
                tmp.sub_offset(0, tmp.numel())
            };
            compressor_forward(
                cfg, weights, state, gpu, layer_idx, &tmp_view, position,
                /*is_indexer=*/ false,
            )?;
            if layer.compress_ratio == 4 {
                compressor_forward(
                    cfg, weights, state, gpu, layer_idx, &tmp_view, position,
                    /*is_indexer=*/ true,
                )?;
            }
        }
        let side = gpu
            .active_stream
            .as_ref()
            .ok_or_else(|| "heterogeneous dense attention side stream missing".to_string())?;
        let join = execution
            .dense_attn_join_event
            .as_ref()
            .ok_or_else(|| "heterogeneous dense attention join missing".to_string())?;
        gpu.hip
            .event_record(join, Some(side))
            .map_err(|error| format!("heterogeneous attention join l{layer_idx}: {error:?}"))
    })();
    std::mem::swap(&mut gpu.active_stream, &mut execution.dense_attn_stream);
    side_result?;

    q_lora_project(cfg, weights, state, gpu, layer_idx, false)?;
    {
        let primary = gpu
            .active_stream
            .as_ref()
            .ok_or_else(|| "heterogeneous dense primary stream missing after Q-LoRA".to_string())?;
        let join = execution
            .dense_attn_join_event
            .as_ref()
            .ok_or_else(|| "heterogeneous dense attention join missing".to_string())?;
        gpu.hip.stream_wait_event(primary, join).map_err(|error| {
            format!("heterogeneous attention primary wait l{layer_idx}: {error:?}")
        })?;
    }

    apply_tail_rope(cfg, weights, state, gpu, position, layer_idx)?;
    if layer.compress_ratio == 4 {
        let n = indexer_forward(cfg, weights, state, gpu, layer_idx, position, false)?;
        dump_indexer_state(gpu, state, layer_idx, position, n);
    }
    attn_stub(
        cfg,
        weights,
        state,
        gpu,
        layer_idx,
        OloraSchedule::HeterogeneousGfx1100,
    )?;
    hc_attn_mix(cfg, weights, state, gpu, layer_idx)
}

/// FFN block (replays decode_step_body's FFN arm verbatim).
fn ds4_moe_block(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    token_id: u32,
    skip_ffn: bool,
) -> Result<(), String> {
    // Non-EP: routed experts combine into `state.ffn_out` (alongside the
    // shared expert seeded by `ffn_stub`), and the HC mix folds ffn_out into
    // `residual_streams` in the same call.
    ds4_moe_block_core(
        cfg, weights, state, gpu, layer_idx, token_id, skip_ffn, None, /*do_mix=*/ true,
    )
}

/// MoE block core, parameterized for expert-parallel (EP).
///
/// - `routed_out = Some(partial)` redirects the routed-expert combine into a
///   zeroed per-rank partial (`partial = Σ_owned w_k · expert_k`), while the
///   SHARED expert (`ffn_stub`) still writes `state.ffn_out` replicated on
///   every rank. The cross-rank all-reduce of `partial` (in the EP executor)
///   then sums the routed contributions; `ds4_ep_add_into_residual` does
///   `ffn_out += all_reduced_partial` so each rank ends with `shared + routed`.
/// - `do_mix = false` defers `hc_ffn_mix` to AFTER the all-reduce (the mix
///   can't run until the full FFN output is assembled).
///
/// `routed_out = None, do_mix = true` is the byte-identical single-GPU path.
fn ds4_moe_block_core(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    token_id: u32,
    skip_ffn: bool,
    routed_out: Option<&GpuTensor>,
    do_mix: bool,
) -> Result<(), String> {
    mhc_pre(cfg, weights, state, gpu, layer_idx, /*is_attn=*/ false)?;
    if !skip_ffn {
        let layer = weights.resolve_layer(layer_idx);
        let gfx942_overlap = config_cache::gfx942_ffn_overlap_on(weights.mq2r_backend.is_gfx942())
            && !gpu.graphs.capture_mode;
        let overlap = routed_out.is_none()
            && do_mix
            && config_cache::moe_on()
            && (config_cache::ffn_overlap_on(&gpu.arch, cfg.mq2r) || gfx942_overlap)
            && gpu.active_stream.is_some()
            && state.ffn_overlap_stream.is_some()
            && state.ffn_overlap_fork_event.is_some()
            && state.ffn_overlap_join_event.is_some()
            && state.ffn_routed_overlap.is_some()
            && layer.expert_gate_up_blob.is_some()
            && layer.expert_w2_blob.is_some();
        let retained_split = routed_out.is_none()
            && do_mix
            && gpu.replay.is_enabled()
            && config_cache::redline_ffn_split_on(&gpu.arch, cfg.mq2r)
            && state.ffn_routed_overlap.is_some()
            && config_cache::moe_on()
            && layer.expert_gate_up_blob.is_some()
            && layer.expert_w2_blob.is_some();
        if overlap {
            ffn_shared_routed_overlap(cfg, weights, state, gpu, layer_idx, token_id)?;
        } else if retained_split {
            ffn_shared_routed_split_tape(cfg, weights, state, gpu, layer_idx, token_id)?;
        } else {
            ffn_stub(cfg, weights, state, gpu, layer_idx)?;
            if layer_idx < cfg.num_hash_layers {
                ffn_hash_routed(cfg, weights, state, gpu, layer_idx, token_id, routed_out)?;
            } else {
                ffn_routed(cfg, weights, state, gpu, layer_idx, routed_out)?;
            }
        }
    } else {
        if state.ffn_out.is_none() {
            state.ffn_out = Some(
                gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                    .map_err(|e| format!("alloc ffn_out: {e:?}"))?,
            );
        }
        let ffn_out = state.ffn_out.as_ref().unwrap();
        gpu.hip
            .memset(&ffn_out.buf, 0, ffn_out.byte_size())
            .map_err(|e| format!("memset ffn_out: {e:?}"))?;
    }
    if do_mix {
        hc_ffn_mix(cfg, weights, state, gpu, layer_idx)?;
    }
    Ok(())
}

/// Record the same split-output topology as the live two-stream overlap, but
/// issue it serially on the capture stream.  Redline's resource-aware PM4
/// phase planner can then place the shared-E8 and routed-MQ2 branches on
/// separate queues without losing either branch from the typed tape.
fn ffn_shared_routed_split_tape(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    token_id: u32,
) -> Result<(), String> {
    ffn_prepare(cfg, weights, state, gpu, layer_idx)?;
    let routed_partial = state
        .ffn_routed_overlap
        .as_ref()
        .unwrap()
        .sub_offset(0, cfg.hidden_size);
    gpu.zero_f32(&routed_partial)
        .map_err(|e| format!("zero Redline FFN routed partial l{layer_idx}: {e:?}"))?;
    ffn_shared_project(cfg, weights, state, gpu, layer_idx)?;
    if layer_idx < cfg.num_hash_layers {
        ffn_hash_routed(
            cfg,
            weights,
            state,
            gpu,
            layer_idx,
            token_id,
            Some(&routed_partial),
        )?;
    } else {
        ffn_routed(cfg, weights, state, gpu, layer_idx, Some(&routed_partial))?;
    }
    let ffn_out = state.ffn_out.as_ref().unwrap();
    gpu.add_inplace_f32(ffn_out, &routed_partial)
        .map_err(|e| format!("combine Redline FFN routed partial l{layer_idx}: {e:?}"))
}

/// Fork the gfx1151 FFN after normalization: the side stream evaluates the
/// dense shared E8 expert while the main stream routes and evaluates the six
/// active MQ2 experts. The streams join before the routed-only partial is
/// folded into `ffn_out`, preserving the serial accumulation order at the HC
/// boundary.
fn ffn_shared_routed_overlap(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    token_id: u32,
) -> Result<(), String> {
    ffn_prepare(cfg, weights, state, gpu, layer_idx)?;

    // A non-owning view avoids holding an immutable borrow of `state` while
    // the shared branch mutates its scratch fields.
    let routed_partial = state
        .ffn_routed_overlap
        .as_ref()
        .unwrap()
        .sub_offset(0, cfg.hidden_size);
    {
        let primary = gpu.active_stream.as_ref().unwrap();
        gpu.hip
            .memset_async(&routed_partial.buf, 0, routed_partial.byte_size(), primary)
            .map_err(|e| format!("zero FFN overlap partial l{layer_idx}: {e:?}"))?;
        let fork = state.ffn_overlap_fork_event.as_ref().unwrap();
        gpu.hip
            .event_record(fork, Some(primary))
            .map_err(|e| format!("record FFN overlap fork l{layer_idx}: {e:?}"))?;
        let side = state.ffn_overlap_stream.as_ref().unwrap();
        gpu.hip
            .stream_wait_event(side, fork)
            .map_err(|e| format!("wait FFN overlap fork l{layer_idx}: {e:?}"))?;
    }

    // Route ordinary Gpu dispatch through the side stream for the shared
    // branch, then restore the primary stream even when dispatch fails.
    std::mem::swap(&mut gpu.active_stream, &mut state.ffn_overlap_stream);
    let shared_result = ffn_shared_project(cfg, weights, state, gpu, layer_idx).and_then(|_| {
        let side = gpu.active_stream.as_ref().unwrap();
        let join = state.ffn_overlap_join_event.as_ref().unwrap();
        gpu.hip
            .event_record(join, Some(side))
            .map_err(|e| format!("record FFN overlap join l{layer_idx}: {e:?}"))
    });
    std::mem::swap(&mut gpu.active_stream, &mut state.ffn_overlap_stream);
    shared_result?;

    // The routed path remains on the primary stream and accumulates only into
    // the zeroed partial, so it cannot race the shared expert's `ffn_out`.
    let routed_result = if layer_idx < cfg.num_hash_layers {
        ffn_hash_routed(
            cfg,
            weights,
            state,
            gpu,
            layer_idx,
            token_id,
            Some(&routed_partial),
        )
    } else {
        ffn_routed(cfg, weights, state, gpu, layer_idx, Some(&routed_partial))
    };
    let join_result = {
        let primary = gpu.active_stream.as_ref().unwrap();
        let join = state.ffn_overlap_join_event.as_ref().unwrap();
        gpu.hip
            .stream_wait_event(primary, join)
            .map_err(|e| format!("wait FFN overlap join l{layer_idx}: {e:?}"))
    };
    routed_result?;
    join_result?;

    let ffn_out = state.ffn_out.as_ref().unwrap();
    gpu.add_inplace_f32(ffn_out, &routed_partial)
        .map_err(|e| format!("combine FFN overlap partial l{layer_idx}: {e:?}"))
}

/// Per-layer execution context for the lowered decode path (rebuilt each layer).
pub(crate) struct Deepseek4Bindings<'a> {
    pub(crate) cfg: &'a DeepseekV4Config,
    pub(crate) weights: &'a DeepseekV4Weights,
    pub(crate) state: &'a mut DeepseekV4State,
    pub(crate) layer_idx: usize,
    pub(crate) position: u32,
    pub(crate) token_id: u32,
    pub(crate) skip_ffn: bool,
}

impl<'a> ForwardBindings for Deepseek4Bindings<'a> {
    fn run_attend(
        &mut self,
        gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
    ) -> Result<(), DispatchError> {
        ds4_attn_block(
            self.cfg,
            self.weights,
            self.state,
            gpu,
            self.layer_idx,
            self.position,
        )
        .map_err(DispatchError::Hip)
    }
    fn attention_tp_enabled(&self) -> bool {
        self.weights.resolve_layer(self.layer_idx).attn_tp_size > 1
    }
    fn run_attend_ep(
        &mut self,
        gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
    ) -> Result<(), DispatchError> {
        let layer = self.weights.resolve_layer(self.layer_idx);
        let tp_size = layer.attn_tp_size;
        if tp_size <= 1
            || layer.attn_head_count == 0
            || layer.attn_group_count == 0
            || layer.attn_head_count * self.cfg.o_groups
                != layer.attn_group_count * self.cfg.num_attention_heads
        {
            return Err(DispatchError::Hip(format!(
                "deepseek4 attention TP invalid at layer {}: local_heads={} local_groups={} global_heads={} global_groups={} tp={tp_size}",
                self.layer_idx,
                layer.attn_head_count,
                layer.attn_group_count,
                self.cfg.num_attention_heads,
                self.cfg.o_groups
            )));
        }

        // Every rank owns a contiguous head range and the corresponding
        // contiguous O-LoRA groups. Head-local attention arithmetic is
        // unchanged; only the explicit shape view becomes rank-local.
        let mut local_cfg = self.cfg.clone();
        local_cfg.num_attention_heads = layer.attn_head_count;
        local_cfg.o_groups = layer.attn_group_count;
        ds4_attn_block_core(
            &local_cfg,
            self.weights,
            self.state,
            gpu,
            self.layer_idx,
            self.position,
            /*do_mix=*/ false,
        )
        .map_err(DispatchError::Hip)
    }
    fn ep_attention_partial(&self) -> Option<&GpuTensor> {
        self.state.attn_out.as_ref()
    }
    fn ep_finish_attend(&mut self, gpu: &mut Gpu) -> Result<(), DispatchError> {
        hc_attn_mix(self.cfg, self.weights, self.state, gpu, self.layer_idx)
            .map_err(DispatchError::Hip)
    }
    fn supports_tp_peer_hc4(&self) -> bool {
        let layer = self.weights.resolve_layer(self.layer_idx);
        self.cfg.mq2r && layer.attn_tp_size == 4 && layer.shared_tp_size == 4
    }
    fn supports_tp_peer_hc3(&self) -> bool {
        let layer = self.weights.resolve_layer(self.layer_idx);
        self.cfg.mq2r && layer.attn_tp_size == 3 && layer.shared_tp_size == 3
    }
    fn ep_finish_attend_peer_hc3(
        &mut self,
        gpu: &mut Gpu,
        partials: [&GpuTensor; 3],
    ) -> Result<(), DispatchError> {
        hc_attn_mix_peer_hc3(self.cfg, self.state, gpu, partials).map_err(DispatchError::Hip)
    }
    fn ep_finish_attend_peer_hc4(
        &mut self,
        gpu: &mut Gpu,
        partials: [&GpuTensor; 4],
    ) -> Result<(), DispatchError> {
        hc_attn_mix_peer_hc4(self.cfg, self.state, gpu, partials).map_err(DispatchError::Hip)
    }
    fn run_moe(
        &mut self,
        gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
    ) -> Result<(), DispatchError> {
        ds4_moe_block(
            self.cfg,
            self.weights,
            self.state,
            gpu,
            self.layer_idx,
            self.token_id,
            self.skip_ffn,
        )
        .map_err(DispatchError::Hip)
    }
    fn run_moe_ep(
        &mut self,
        gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
        routed_out: &GpuTensor,
        _skip_shared: bool,
    ) -> Result<(), DispatchError> {
        // EP: run mhc_pre + the SHARED expert (ffn_stub, replicated into
        // state.ffn_out on every rank) + the ROUTED experts redirected into the
        // zeroed `routed_out` partial. `hc_ffn_mix` is DEFERRED (do_mix=false)
        // to `ep_add_into_residual`, which runs after the cross-rank all-reduce
        // assembles the full routed output. `skip_shared` is intentionally
        // ignored: DeepSeek's shared expert lives in ffn_out (outside the
        // all-reduced partial), so replicating it per rank is correct — it is
        // never summed across ranks.
        ds4_moe_block_core(
            self.cfg,
            self.weights,
            self.state,
            gpu,
            self.layer_idx,
            self.token_id,
            self.skip_ffn,
            Some(routed_out),
            /*do_mix=*/ false,
        )
        .map_err(DispatchError::Hip)?;

        // Exact gfx1201 dense TP: the shared down projection is a local
        // input-column partial. Fold it into the already-zeroed routed partial
        // before the existing EP all-reduce, then clear ffn_out so the normal
        // post-reduce add installs the full shared+routed result exactly once.
        let layer = self.weights.resolve_layer(self.layer_idx);
        if layer.shared_tp_size > 1 {
            let ffn_out =
                self.state.ffn_out.as_ref().ok_or_else(|| {
                    DispatchError::Hip("run_moe_ep dense TP: ffn_out unset".into())
                })?;
            gpu.add_inplace_f32(routed_out, ffn_out)
                .map_err(|error| DispatchError::Hip(error.to_string()))?;
            gpu.zero_f32(ffn_out)
                .map_err(|error| DispatchError::Hip(error.to_string()))?;
        }
        Ok(())
    }
    fn ep_add_into_residual(
        &mut self,
        gpu: &mut Gpu,
        partial: &GpuTensor,
    ) -> Result<(), DispatchError> {
        // ffn_out (shared, replicated) += all-reduced routed partial → full FFN
        // output, then run the deferred HC mix to fold it into residual_streams.
        {
            let ffn_out =
                self.state.ffn_out.as_ref().ok_or_else(|| {
                    DispatchError::Hip("ep_add_into_residual: ffn_out unset".into())
                })?;
            gpu.add_inplace_f32(ffn_out, partial)
                .map_err(|e| DispatchError::Hip(e.to_string()))?;
        }
        hc_ffn_mix(self.cfg, self.weights, self.state, gpu, self.layer_idx)
            .map_err(DispatchError::Hip)
    }
    fn ep_finish_moe_peer_hc4(
        &mut self,
        gpu: &mut Gpu,
        partials: [&GpuTensor; 4],
    ) -> Result<(), DispatchError> {
        hc_ffn_mix_peer_hc4(self.cfg, self.state, gpu, partials).map_err(DispatchError::Hip)
    }
    fn ep_finish_moe_peer_hc3(
        &mut self,
        gpu: &mut Gpu,
        partials: [&GpuTensor; 3],
    ) -> Result<(), DispatchError> {
        hc_ffn_mix_peer_hc3(self.cfg, self.state, gpu, partials).map_err(DispatchError::Hip)
    }
    fn run_proj(
        &mut self,
        _gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
    ) -> Result<(), DispatchError> {
        Err(DispatchError::Hip("deepseek4 has no Proj super-op".into()))
    }
    fn run_residual_gemv(
        &mut self,
        _gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
    ) -> Result<(), DispatchError> {
        Err(DispatchError::Hip(
            "deepseek4 has no ResidualGemv super-op".into(),
        ))
    }
    fn run_norm(
        &mut self,
        _gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
    ) -> Result<(), DispatchError> {
        Err(DispatchError::Hip("deepseek4 has no Norm super-op".into()))
    }
    fn run_conv(
        &mut self,
        _gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
    ) -> Result<(), DispatchError> {
        Err(DispatchError::Hip("deepseek4 has no Conv super-op".into()))
    }
    fn run_recurrent(
        &mut self,
        _gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
    ) -> Result<(), DispatchError> {
        Err(DispatchError::Hip(
            "deepseek4 has no Recurrent super-op".into(),
        ))
    }
    fn run_escape(
        &mut self,
        _gpu: &mut Gpu,
        _ctx: &DispatchCtx,
        _op: &OpBinding,
        kind: superop::EscapeKind,
    ) -> Result<(), DispatchError> {
        Err(DispatchError::Hip(format!(
            "deepseek4 has no Escape super-op ({kind:?})"
        )))
    }
}

#[inline]
pub(crate) fn ds4_superop(kind: SuperOpKind) -> SuperOp {
    SuperOp {
        kind,
        binding: OpBinding {
            key: None,
            weights: Vec::new(),
            scratch: Vec::new(),
            flavor: OpFlavor::None,
        },
    }
}

/// deepseek4 has ONE layer shape ([Attend, Moe]); the per-layer conditionals are
/// inside the handlers. Pure → unit-testable.
pub(crate) fn ds4_lower_program() -> superop::LayerProgram {
    vec![
        ds4_superop(SuperOpKind::Attend),
        ds4_superop(SuperOpKind::Moe),
    ]
}

/// Cached HIPFIRE_FORWARD_LOWERED toggle for deepseek4 (default ON, matching
/// qwen35/lfm2/minimax; set =0 to fall back to the hand loop). Flipped on after
/// hipx byte-parity in both plain AR and MTP spec-decode modes.
fn ds4_forward_lowered_enabled() -> bool {
    use std::sync::OnceLock;
    static F: OnceLock<bool> = OnceLock::new();
    *F.get_or_init(|| {
        hipfire_config::developer_var("HIPFIRE_FORWARD_LOWERED")
            .ok()
            .as_deref()
            != Some("0")
    })
}

/// Lowered (#397 Ship 6) per-layer decode loop + final norm/head. Behaviorally
/// equivalent to decode_step_body's hand loop (validated via FORWARD_LOWERED=0-vs-=1
/// token-text md5 on hipx). Logits left in state.logits (caller downloads).
fn decode_step_body_lowered(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    token_id: u32,
    position: u32,
) -> Result<Vec<f32>, String> {
    let skip_ffn = config_cache::skip_ffn();
    let ctx = DispatchCtx::new(gpu);
    let program = ds4_lower_program();
    for layer_idx in 0..cfg.num_hidden_layers {
        let mut bind = Deepseek4Bindings {
            cfg,
            weights,
            state: &mut *state,
            layer_idx,
            position,
            token_id,
            skip_ffn,
        };
        superop::run_layer_program(gpu, &ctx, &program, &mut bind)
            .map_err(|e| format!("ds4 L{layer_idx}: lowered run_layer_program: {e}"))?;
        dump_residual_layer_norm(gpu, state, layer_idx, position);
    }
    final_norm_and_head(cfg, weights, state, gpu)?;
    state.n_tokens += 1;
    Ok(Vec::new())
}

pub use crate::ep::forward_ep;
pub use crate::mtp::{mtp_forward, mtp_forward_batched, mtp_forward_ep};

/// FFN block (partial — shared expert only; routed experts pending).
///
/// DeepSeek V4 has one shared expert + 256 routed experts (top-6 selected
/// per token). The shared expert is a standard SwiGLU:
///   gate = x @ shared_w1   [moe_intermediate=2048]
///   up   = x @ shared_w3   [moe_intermediate]
///   silu_gated = silu(gate) * up
///   out  = silu_gated @ shared_w2   [hidden]
///
/// Then x_ffn = shared_out + routed_scaling_factor * routed_out.
/// Routed_out is currently 0 (router/expert dispatch pending), so
/// ffn_out = shared_out.
pub(crate) fn ffn_prepare(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let ffn_norm = layer.ffn_norm.as_ref().unwrap();
    let shared_w1 = layer.shared_w1.as_ref().unwrap();
    let shared_w3 = layer.shared_w3.as_ref().unwrap();
    let hc_x_in = state.hc_x_in.as_ref().unwrap();

    let im = cfg.moe_intermediate_size;
    if state.ffn_out.is_none() {
        state.ffn_out = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc ffn_out: {e:?}"))?,
        );
    }
    if state.ffn_x_rot.is_none() {
        state.ffn_x_rot = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc ffn_x_rot: {e:?}"))?,
        );
    }
    if state.ffn_gate.is_none() {
        state.ffn_gate = Some(
            gpu.alloc_tensor(&[im], DType::F32)
                .map_err(|e| format!("alloc ffn_gate: {e:?}"))?,
        );
    }
    if state.ffn_up.is_none() {
        state.ffn_up = Some(
            gpu.alloc_tensor(&[im], DType::F32)
                .map_err(|e| format!("alloc ffn_up: {e:?}"))?,
        );
    }
    if state.ffn_silu_rot.is_none() {
        state.ffn_silu_rot = Some(
            gpu.alloc_tensor(&[im], DType::F32)
                .map_err(|e| format!("alloc ffn_silu_rot: {e:?}"))?,
        );
    }
    if state.ffn_x_plain.is_none() {
        state.ffn_x_plain = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc ffn_x_plain: {e:?}"))?,
        );
    }

    let ffn_x_rot = state.ffn_x_rot.as_ref().unwrap();
    let ffn_x_plain = state.ffn_x_plain.as_ref().unwrap();
    // Skip FWHT rotations when downstream weight dtype doesn't need
    // them (Q8/F16/F32 paths read x_plain). For deepseek4-q8-mtp this skips
    // ~2-3 rotation kernels per layer per token.
    //
    // CORRECTNESS: the routed-MoE path (ffn_routed) ALSO reads
    // ffn_x_rot — routed experts at MQ2-Lloyd consume FWHT-rotated
    // input. So we must keep the gate/up rotation alive when MoE is
    // on (default; opt out with HIPFIRE_DEEPSEEK4_MOE=0), regardless of shared
    // weight dtype.
    let moe_will_run = config_cache::moe_on();
    let gate_up_need_fwht =
        moe_will_run || weight_needs_fwht(shared_w1) || weight_needs_fwht(shared_w3);

    // 1. RMSNorm (+ optional FWHT). When BOTH rot and plain outputs are
    //    needed (common case: MoE on OR shared_w1/w3 are MQ4), use the
    //    fused single-launch variant that writes both. Saves one launch
    //    + the duplicate sum-of-squares pass.
    if gate_up_need_fwht {
        gpu.deepseek4_fused_rmsnorm_rotate_mq_plain(
            hc_x_in,
            ffn_norm,
            ffn_x_rot,
            ffn_x_plain,
            cfg.hidden_size,
            cfg.rms_norm_eps,
            weights.mq2r_backend.is_gfx1151()
                || config_cache::gfx1201_rmsnorm_rotate_nox_on(&gpu.arch, cfg.mq2r),
        )
        .map_err(|e| format!("fused_rmsnorm_rotate_mq_plain ffn layer {layer_idx}: {e:?}"))?;
    } else {
        // Pure plain path (no MoE AND shared_w1/w3 not MQ4): only need
        // ffn_x_plain.
        gpu.rmsnorm_f32(hc_x_in, ffn_norm, ffn_x_plain, cfg.rms_norm_eps)
            .map_err(|e| format!("rmsnorm_f32 ffn-side plain l{layer_idx}: {e:?}"))?;
    }

    Ok(())
}

/// Evaluate only the shared expert after `ffn_prepare` has populated the
/// normalized/rotated FFN input and all persistent scratch.
pub(crate) fn ffn_shared_project(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let shared_w1 = layer.shared_w1.as_ref().unwrap();
    let shared_w2 = layer.shared_w2.as_ref().unwrap();
    let shared_w3 = layer.shared_w3.as_ref().unwrap();
    let im = cfg.moe_intermediate_size;
    let local_im = if layer.shared_tp_size > 1 {
        layer.shared_intermediate_count
    } else {
        im
    };
    debug_assert!(local_im > 0 && local_im <= im);
    let ffn_x_rot = state.ffn_x_rot.as_ref().unwrap();
    let ffn_x_plain = state.ffn_x_plain.as_ref().unwrap();
    let gate_full = state.ffn_gate.as_ref().unwrap();
    let up_full = state.ffn_up.as_ref().unwrap();
    let silu_rot_full = state.ffn_silu_rot.as_ref().unwrap();
    let gate = gate_full.sub_offset(0, local_im);
    let up = up_full.sub_offset(0, local_im);
    let silu_rot = silu_rot_full.sub_offset(0, local_im);
    let ffn_out = state.ffn_out.as_ref().unwrap();
    let down_needs_fwht = weight_needs_fwht(shared_w2);
    if dense_activation_dump_enabled()? {
        // shared w1/w3 and the routed-expert selector all consume the exact
        // same post-ffn_norm, pre-FWHT activation.
        let names = [
            format!("layers.{layer_idx}.ffn.shared_experts.w1.weight"),
            format!("layers.{layer_idx}.ffn.shared_experts.w3.weight"),
            format!("layers.{layer_idx}.ffn.gate.weight"),
        ];
        dump_dense_activations_if_enabled(gpu, &names, ffn_x_plain, cfg.hidden_size)?;
    }

    // 2. gate = x @ shared_w1
    gemv_auto(
        gpu,
        weights.mq2r_backend,
        shared_w1,
        ffn_x_rot,
        ffn_x_plain,
        &gate,
        local_im,
        cfg.hidden_size,
    )?;

    // 3. up = x @ shared_w3
    gemv_auto(
        gpu,
        weights.mq2r_backend,
        shared_w3,
        ffn_x_rot,
        ffn_x_plain,
        &up,
        local_im,
        cfg.hidden_size,
    )?;

    // 4-5. DeepSeek V4 SwiGLU with swiglu_limit clamp, optionally fused with
    //      the FWHT rotation when shared_w2 is MQ4. The fused kernel
    //      saves one launch + the 8 KB intermediate write/read of
    //      `gate`. cfg.swiglu_limit = 10.0 on DeepSeek V4. Same Expert class
    //      used for shared and routed in upstream model.py.
    if down_needs_fwht {
        gpu.deepseek4_fused_silu_mul_clamp_mq_rotate(
            &gate,
            &up,
            &silu_rot,
            local_im,
            cfg.swiglu_limit,
        )
        .map_err(|e| {
            format!("deepseek4_fused_silu_mul_clamp_mq_rotate layer {layer_idx}: {e:?}")
        })?;
        if dense_activation_dump_enabled()? {
            // As with fused q_norm above, materialize the logical pre-FWHT
            // input only for calibration; the shipping down GEMV continues to
            // consume the already-computed silu_rot buffer.
            let scratch = state
                .embed_scratch
                .as_ref()
                .ok_or_else(|| "dense capture: embed_scratch missing".to_string())?
                .sub_offset(0, local_im);
            gpu.deepseek4_silu_mul_clamp_f32(&gate, &up, &scratch, cfg.swiglu_limit)
                .map_err(|e| format!("dense capture shared silu layer {layer_idx}: {e:?}"))?;
            dump_dense_activation_if_enabled(
                gpu,
                &format!("layers.{layer_idx}.ffn.shared_experts.w2.weight"),
                &scratch,
                local_im,
            )?;
        }
    } else {
        gpu.deepseek4_silu_mul_clamp_f32(&gate, &up, &gate, cfg.swiglu_limit)
            .map_err(|e| format!("deepseek4_silu_mul_clamp layer {layer_idx}: {e:?}"))?;
        dump_dense_activation_if_enabled(
            gpu,
            &format!("layers.{layer_idx}.ffn.shared_experts.w2.weight"),
            &gate,
            local_im,
        )?;
    }

    // 6. ffn_out = silu_rot @ shared_w2 (down: [hidden, im])
    // shared_w2: rotated path uses silu_rot (FWHT'd), plain path uses
    // `gate` itself (post-silu_mul, no FWHT).
    gemv_auto(
        gpu,
        weights.mq2r_backend,
        shared_w2,
        &silu_rot,
        &gate,
        ffn_out,
        cfg.hidden_size,
        local_im,
    )?;

    Ok(())
}

fn heterogeneous_select_routes(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    token_id: u32,
) -> Result<(), String> {
    let k = cfg.num_experts_per_tok;
    if state.moe_topk_indices.is_none() {
        state.moe_topk_indices = Some(
            gpu.alloc_tensor(&[k], DType::F32)
                .map_err(|error| format!("heterogeneous alloc route indices: {error:?}"))?,
        );
    }
    if state.moe_topk_weights.is_none() {
        state.moe_topk_weights = Some(
            gpu.alloc_tensor(&[k], DType::F32)
                .map_err(|error| format!("heterogeneous alloc route weights: {error:?}"))?,
        );
    }

    moe_route(cfg, weights, state, gpu, layer_idx)?;
    let layer = weights.resolve_layer(layer_idx);
    let scores = state.router_scores.as_ref().unwrap();
    let topk_indices = state.moe_topk_indices.as_ref().unwrap();
    let topk_weights = state.moe_topk_weights.as_ref().unwrap();
    let route_scale = config_cache::route_scale(cfg.routed_scaling_factor, cfg.mq2r);

    if layer_idx < cfg.num_hash_layers {
        let tid2eid = layer.tid2eid_dev.as_ref().ok_or_else(|| {
            format!("heterogeneous hash route l{layer_idx}: tid2eid device table missing")
        })?;
        let token_id_buf = state.token_id_buf.as_ref().ok_or_else(|| {
            format!("heterogeneous hash route l{layer_idx}: token-id buffer missing")
        })?;
        gpu.hash_router_normalize_f32_buf(
            tid2eid,
            scores,
            token_id_buf,
            topk_indices,
            topk_weights,
            cfg.n_routed_experts as i32,
            k as i32,
            route_scale,
        )
        .map_err(|error| format!("heterogeneous hash route l{layer_idx}: {error:?}"))?;
    } else {
        let gate_bias = layer.gate_bias.as_ref().ok_or_else(|| {
            format!("heterogeneous bias-aware route l{layer_idx}: gate bias missing")
        })?;
        gpu.deepseek4_moe_topk_bias_aware_f32(
            scores,
            gate_bias,
            topk_indices,
            topk_weights,
            cfg.n_routed_experts as i32,
            k as i32,
            route_scale,
        )
        .map_err(|error| format!("heterogeneous bias-aware route l{layer_idx}: {error:?}"))?;
    }
    dump_moe_route_if_enabled(gpu, layer_idx, topk_indices, topk_weights)
}

const HETEROGENEOUS_WAIT_EQ: u32 = 0x1;
const HETEROGENEOUS_SIGNAL_FLAGS: u32 = 0;
const HETEROGENEOUS_SIGNAL_MASK: u32 = u32::MAX;

fn heterogeneous_publish_routes(
    cfg: &DeepseekV4Config,
    state: &DeepseekV4State,
    dense_gpu: &mut Gpu,
    routed_gpu: &Gpu,
    execution: &DeepseekV4HeterogeneousExecution,
    epoch: u32,
) -> Result<(), String> {
    dense_gpu
        .bind_thread()
        .map_err(|error| format!("heterogeneous publish bind dense: {error}"))?;
    let stream = dense_gpu
        .active_stream
        .as_ref()
        .ok_or_else(|| "heterogeneous dense stream missing".to_string())?;
    let x_rot = state
        .ffn_x_rot
        .as_ref()
        .ok_or_else(|| "heterogeneous dense x_rot missing".to_string())?;
    let topk_indices = state
        .moe_topk_indices
        .as_ref()
        .ok_or_else(|| "heterogeneous dense route indices missing".to_string())?;
    let topk_weights = state
        .moe_topk_weights
        .as_ref()
        .ok_or_else(|| "heterogeneous dense route weights missing".to_string())?;
    let routed_x_rot = execution
        .routed_x_rot
        .as_ref()
        .ok_or_else(|| "heterogeneous routed x_rot missing".to_string())?;
    let routed_topk_indices = execution
        .routed_topk_indices
        .as_ref()
        .ok_or_else(|| "heterogeneous routed route indices missing".to_string())?;
    let routed_topk_weights = execution
        .routed_topk_weights
        .as_ref()
        .ok_or_else(|| "heterogeneous routed route weights missing".to_string())?;

    dense_gpu
        .hip
        .memcpy_peer_async(
            &routed_x_rot.buf,
            routed_gpu.device_id,
            &x_rot.buf,
            dense_gpu.device_id,
            cfg.hidden_size * std::mem::size_of::<f32>(),
            stream,
        )
        .map_err(|error| format!("heterogeneous publish x_rot: {error}"))?;
    dense_gpu
        .hip
        .memcpy_peer_async(
            &routed_topk_indices.buf,
            routed_gpu.device_id,
            &topk_indices.buf,
            dense_gpu.device_id,
            cfg.num_experts_per_tok * std::mem::size_of::<f32>(),
            stream,
        )
        .map_err(|error| format!("heterogeneous publish route indices: {error}"))?;
    dense_gpu
        .hip
        .memcpy_peer_async(
            &routed_topk_weights.buf,
            routed_gpu.device_id,
            &topk_weights.buf,
            dense_gpu.device_id,
            cfg.num_experts_per_tok * std::mem::size_of::<f32>(),
            stream,
        )
        .map_err(|error| format!("heterogeneous publish route weights: {error}"))?;
    dense_gpu
        .hip
        .stream_write_value32(
            stream,
            execution
                .signal_to_routed
                .as_ref()
                .ok_or_else(|| "heterogeneous routed signal missing".to_string())?,
            epoch,
            HETEROGENEOUS_SIGNAL_FLAGS,
        )
        .map_err(|error| format!("heterogeneous publish signal: {error}"))
}

#[allow(clippy::too_many_arguments)]
fn heterogeneous_run_selected(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4RoutedWeights,
    dense_partial: &GpuTensor,
    dense_device_id: i32,
    routed_gpu: &mut Gpu,
    execution: &DeepseekV4HeterogeneousExecution,
    layer_idx: usize,
    epoch: u32,
) -> Result<(), String> {
    routed_gpu
        .bind_thread()
        .map_err(|error| format!("heterogeneous selected bind routed: {error}"))?;
    let stream = routed_gpu
        .active_stream
        .as_ref()
        .ok_or_else(|| "heterogeneous routed stream missing".to_string())?;
    routed_gpu
        .hip
        .stream_wait_value32(
            stream,
            execution
                .signal_to_routed
                .as_ref()
                .ok_or_else(|| "heterogeneous routed signal missing".to_string())?,
            epoch,
            HETEROGENEOUS_WAIT_EQ,
            HETEROGENEOUS_SIGNAL_MASK,
        )
        .map_err(|error| format!("heterogeneous wait for routes l{layer_idx}: {error}"))?;

    let layer = weights.resolve_layer(layer_idx);
    let expert_gate_up_ptrs = layer.expert_gate_up_ptrs.as_ref().ok_or_else(|| {
        format!("heterogeneous routed gate/up pointer table missing l{layer_idx}")
    })?;
    let expert_down_ptrs = layer
        .expert_w2_ptrs
        .as_ref()
        .ok_or_else(|| format!("heterogeneous routed down pointer table missing l{layer_idx}"))?;
    let x_rot = execution.routed_x_rot.as_ref().unwrap();
    let topk_indices = execution.routed_topk_indices.as_ref().unwrap();
    let topk_weights = execution.routed_topk_weights.as_ref().unwrap();
    let gate_batch = execution.routed_gate_batch.as_ref().unwrap();
    let up_batch = execution.routed_up_batch.as_ref().unwrap();
    let rot_batch = execution.routed_rot_batch.as_ref().unwrap();
    let down_expanded = execution.routed_down_expanded.as_ref().unwrap();
    let routed_partial = execution.routed_partial.as_ref().unwrap();
    routed_gpu
        .hip
        .memset_async(&routed_partial.buf, 0, routed_partial.byte_size(), stream)
        .map_err(|error| format!("heterogeneous zero routed partial l{layer_idx}: {error}"))?;

    let params = hipfire_dispatch::families::moe::MoeSelectedParams {
        hidden: cfg.hidden_size,
        mi: cfg.moe_intermediate_size,
        k_top: cfg.num_experts_per_tok,
        swiglu_limit: cfg.swiglu_limit,
        uses_atomic_moe_down: weights.mq2r_backend.uses_atomic_moe_down(),
        native_mq2_backend: weights.mq2r_backend.bias_aware_native_backend(),
        nonowned_gate_up_dummy: layer.expert_gate_up_dummy.as_ref(),
        batch_size: 1,
        x_rot,
        ffn_out: routed_partial,
        expert_gate_up_ptrs,
        expert_down_ptrs,
        topk_indices,
        topk_weights,
        gate_batch,
        up_batch,
        rot_batch,
        down_expanded,
    };
    hipfire_runtime::llama::moe_family()
        .run_selected(routed_gpu, &params)
        .map_err(|error| format!("heterogeneous selected experts l{layer_idx}: {error}"))?;

    let stream = routed_gpu.active_stream.as_ref().unwrap();
    routed_gpu
        .hip
        .memcpy_peer_async(
            &dense_partial.buf,
            dense_device_id,
            &routed_partial.buf,
            routed_gpu.device_id,
            cfg.hidden_size * std::mem::size_of::<f32>(),
            stream,
        )
        .map_err(|error| format!("heterogeneous return partial l{layer_idx}: {error}"))?;
    routed_gpu
        .hip
        .stream_write_value32(
            stream,
            execution
                .signal_to_dense
                .as_ref()
                .ok_or_else(|| "heterogeneous dense signal missing".to_string())?,
            epoch,
            HETEROGENEOUS_SIGNAL_FLAGS,
        )
        .map_err(|error| format!("heterogeneous return signal l{layer_idx}: {error}"))
}

fn heterogeneous_join(
    cfg: &DeepseekV4Config,
    state: &DeepseekV4State,
    dense_gpu: &mut Gpu,
    execution: &DeepseekV4HeterogeneousExecution,
    layer_idx: usize,
    epoch: u32,
) -> Result<(), String> {
    dense_gpu
        .bind_thread()
        .map_err(|error| format!("heterogeneous join bind dense: {error}"))?;
    let stream = dense_gpu
        .active_stream
        .as_ref()
        .ok_or_else(|| "heterogeneous dense stream missing".to_string())?;
    dense_gpu
        .hip
        .stream_wait_value32(
            stream,
            execution
                .signal_to_dense
                .as_ref()
                .ok_or_else(|| "heterogeneous dense signal missing".to_string())?,
            epoch,
            HETEROGENEOUS_WAIT_EQ,
            HETEROGENEOUS_SIGNAL_MASK,
        )
        .map_err(|error| format!("heterogeneous wait for partial l{layer_idx}: {error}"))?;
    let ffn_out = state
        .ffn_out
        .as_ref()
        .ok_or_else(|| format!("heterogeneous shared output missing l{layer_idx}"))?;
    let routed_partial = state
        .ffn_routed_overlap
        .as_ref()
        .ok_or_else(|| format!("heterogeneous dense routed partial missing l{layer_idx}"))?;
    dense_gpu
        .add_inplace_f32(ffn_out, &routed_partial.sub_offset(0, cfg.hidden_size))
        .map_err(|error| format!("heterogeneous ordered join l{layer_idx}: {error:?}"))
}

pub(crate) fn ffn_stub(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<(), String> {
    ffn_prepare(cfg, weights, state, gpu, layer_idx)?;
    ffn_shared_project(cfg, weights, state, gpu, layer_idx)
}

/// Routed-expert dispatch (DeepSeek V4 top-6 MoE). Accumulates `routed_scaling
/// _factor · Σ_k w_k · expert_{idx_k}(ffn_x_rot)` into `ffn_out`
/// (which already holds the shared-expert output from `ffn_stub`).
///
/// Gated on HIPFIRE_DEEPSEEK4_MOE != "0" (default ON) AND expert blobs present
/// (uploaded by default; opt out with HIPFIRE_DEEPSEEK4_UPLOAD_EXPERTS=0) AND
/// layer is score-routed
/// (layer_idx >= num_hash_layers). Hash-routed layers 0..3 fall back
/// to shared-only (tid2eid lookup table is skipped at quant time).
///
/// Math (per upstream `inference/model.py:Gate.forward` and `Expert.
/// forward`):
///   scores = sqrt(softplus(gate.weight @ x))             [n_exp]
///   indices = topk(scores + bias, k=6)[1]                [k]   ← +bias for selection
///   weights = scores[indices]                            [k]   ← unbiased scores for weights
///   weights /= weights.sum(); weights *= route_scale     [k]
///   for each (idx, w) in (indices, weights):
///     gate_e = w1[idx] @ x                  ← clamp to swiglu_limit (skipped)
///     up_e   = w3[idx] @ x                  ← clamp to ±swiglu_limit (skipped)
///     e_out  = w2[idx] @ (silu(gate_e) * up_e * w)
///     ffn_out += e_out * routed_scaling_factor
pub(crate) fn ffn_routed(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    routed_out: Option<&GpuTensor>,
) -> Result<(), String> {
    if !config_cache::moe_on() {
        return Ok(());
    }
    if layer_idx < cfg.num_hash_layers {
        // Hash routing — tid2eid table skipped at quant time, no expert
        // selection possible. Shared expert alone for these layers.
        return Ok(());
    }
    let layer = weights.resolve_layer(layer_idx);
    if layer.expert_gate_up_blob.is_none() || layer.expert_w2_blob.is_none() {
        return Ok(()); // experts not uploaded; nothing to dispatch
    }

    // 1. Run router: compute unbiased scores on-device. DeepSeek V4's selection
    //    uses BIASED scores while the routing weights use UNBIASED scores
    //    (per upstream model.py: Gate.forward). The GPU top-K kernel
    //    `deepseek4_moe_topk_bias_aware_f32` handles this two-score semantic in
    //    one launch, eliminating the per-layer D2H/CPU/H2D round-trip.
    moe_route(cfg, weights, state, gpu, layer_idx)?;

    let k = cfg.num_experts_per_tok;
    let n_exp = cfg.n_routed_experts;
    let _ = n_exp;
    let im = cfg.moe_intermediate_size;
    let ffn_x_rot = state.ffn_x_rot.as_ref().unwrap();
    let ffn_out = state.ffn_out.as_ref().unwrap();
    // Route-scale: env override (process-cached) else cfg.routed_scaling_factor.
    let route_scale_override: f32 = config_cache::route_scale(cfg.routed_scaling_factor, cfg.mq2r);

    if layer.expert_gate_up_blob.is_some() {
        // Fused MoE dispatch: 2 indexed kernels (gate_up + down) plus
        // k_top per-expert silu_clamp+rotate. Replaces the per-expert
        // k=0..6 × 3 GEMV loop (18 launches → 14 launches per layer).
        // The bigger win is GPU utilisation: grid Y dim spans all k_top
        // experts so the GEMVs run in parallel rather than serially.
        let k_top = k;
        // Lazy-alloc scratch.
        if state.moe_topk_indices.is_none() {
            state.moe_topk_indices = Some(
                gpu.alloc_tensor(&[k_top], DType::F32)
                    .map_err(|e| format!("alloc moe_topk_indices: {e:?}"))?,
            );
        }
        if state.moe_topk_weights.is_none() {
            state.moe_topk_weights = Some(
                gpu.alloc_tensor(&[k_top], DType::F32)
                    .map_err(|e| format!("alloc moe_topk_weights: {e:?}"))?,
            );
        }
        if state.moe_gate_batch.is_none() {
            state.moe_gate_batch = Some(
                gpu.alloc_tensor(&[k_top, im], DType::F32)
                    .map_err(|e| format!("alloc moe_gate_batch: {e:?}"))?,
            );
        }
        if state.moe_up_batch.is_none() {
            state.moe_up_batch = Some(
                gpu.alloc_tensor(&[k_top, im], DType::F32)
                    .map_err(|e| format!("alloc moe_up_batch: {e:?}"))?,
            );
        }
        if state.moe_rot_batch.is_none() {
            state.moe_rot_batch = Some(
                gpu.alloc_tensor(&[k_top, im], DType::F32)
                    .map_err(|e| format!("alloc moe_rot_batch: {e:?}"))?,
            );
        }
        // [k_top × hidden] per-expert down outputs for the deterministic
        // (atomic-free) combine in run_moe_decode_bias_aware (default on;
        // HIPFIRE_DEEPSEEK4_MOE_DETERMINISTIC=0 uses the atomic path).
        if state.moe_down_expert_outputs.is_none() {
            state.moe_down_expert_outputs = Some(
                gpu.alloc_tensor(&[k_top, cfg.hidden_size], DType::F32)
                    .map_err(|e| format!("alloc moe_down_expert_outputs: {e:?}"))?,
            );
        }
        let topk_idx_dev = state.moe_topk_indices.as_ref().unwrap();
        let topk_w_dev = state.moe_topk_weights.as_ref().unwrap();
        // GPU top-K: bias-aware select + normalize + route_scale in one
        // launch, outputs straight into topk_idx_dev / topk_w_dev.
        let scores_dev = state.router_scores.as_ref().unwrap();
        let bias_dev = layer
            .gate_bias
            .as_ref()
            .ok_or_else(|| format!("ffn_routed l{layer_idx}: gate_bias missing"))?;
        let gate_up_ptrs = layer.expert_gate_up_ptrs.as_ref().unwrap();
        let w2_ptrs = layer.expert_w2_ptrs.as_ref().unwrap();
        let gate_batch = state.moe_gate_batch.as_ref().unwrap();
        let up_batch = state.moe_up_batch.as_ref().unwrap();
        let rot_batch = state.moe_rot_batch.as_ref().unwrap();
        let down_expanded = state.moe_down_expert_outputs.as_ref().unwrap();

        // Bias-aware top-k select + the routed MQ2-Lloyd experts now run through
        // the centralized MoE family (Ship 4.3): bias-aware top-k -> indexed
        // gate_up -> batched silu*mul*clamp -> batched FWHT rotate -> indexed
        // down with route-scaled residual accumulation into ffn_out. The router
        // GEMV + sqrt_softplus (moe_route, above) and the shared expert
        // (ffn_stub) stay model-owned; ffn_stub must have seeded ffn_out before
        // this accumulates into it.
        //
        // EP: `routed_out = Some(partial)` redirects the route-scaled
        // accumulation into a zeroed per-rank partial (so partial holds ONLY
        // this rank's owned-expert routed contribution); the shared expert
        // stays in `state.ffn_out` (replicated). The accumulation kernel does
        // `out += ...`, so a zeroed partial yields exactly the routed sum.
        let out_target = routed_out.unwrap_or(ffn_out);
        let moe_params = hipfire_dispatch::families::moe::MoeBiasAwareParams {
            hidden: cfg.hidden_size,
            mi: im,
            k_top,
            n_exp: cfg.n_routed_experts,
            route_scale: route_scale_override,
            swiglu_limit: cfg.swiglu_limit,
            uses_atomic_moe_down: weights.mq2r_backend.uses_atomic_moe_down(),
            native_mq2_backend: weights.mq2r_backend.bias_aware_native_backend(),
            nonowned_gate_up_dummy: layer.expert_gate_up_dummy.as_ref(),
            batch_size: 1,
            x_rot: ffn_x_rot,
            ffn_out: out_target,
            scores: scores_dev,
            gate_bias: bias_dev,
            expert_gate_up_ptrs: gate_up_ptrs,
            expert_down_ptrs: w2_ptrs,
            topk_indices: topk_idx_dev,
            topk_weights: topk_w_dev,
            gate_batch,
            up_batch,
            rot_batch,
            down_expanded,
        };
        hipfire_runtime::llama::moe_family()
            .run_bias_aware(gpu, &moe_params)
            .map_err(|e| format!("ffn_routed l{layer_idx} dispatch: {e}"))?;
        dump_moe_route_if_enabled(gpu, layer_idx, topk_idx_dev, topk_w_dev)?;

        return Ok(());
    }

    // Per-expert fallback path is no longer reachable: separate w1/w3
    // blobs are no longer uploaded (only the combined gate_up blob).
    let _ = route_scale_override;
    Err(format!(
        "deepseek4: layer {layer_idx} has no separate w1/w3 blobs (only \
         combined gate_up). Rebuild the loader with separate-blob uploads."
    ))
}

/// Hash-routed FFN dispatch (DeepSeek V4 layers 0..num_hash_layers = 0..3).
///
/// Per upstream DeepSeek V4 (model.py:Gate.forward, model.py:587-606):
///   if self.hash:
///     indices = self.tid2eid[input_ids]          [k]   ← static lookup
///   else:
///     indices = scores.topk(k)[1]
///   weights = original_scores.gather(1, indices) [k]   ← from unbiased scores
///   weights /= weights.sum();  weights *= route_scale
///
/// So we still need the gate.weight GEMV to get scores for the weight
/// values — only the SELECTION is static. The dispatch loop is otherwise
/// identical to `ffn_routed`.
///
/// Same env gate (`HIPFIRE_DEEPSEEK4_MOE != "0"`, default ON) and blob-presence guard.
fn ffn_hash_routed(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    token_id: u32,
    routed_out: Option<&GpuTensor>,
) -> Result<(), String> {
    if !config_cache::moe_on() {
        return Ok(());
    }
    let layer = weights.resolve_layer(layer_idx);
    if layer.expert_gate_up_blob.is_none() || layer.expert_w2_blob.is_none() {
        return Ok(());
    }
    if layer.tid2eid_host.is_empty() {
        // tid2eid not in the HFQ (pre-FP4-fix quant skipped it). Fall back
        // to shared-only on this layer.
        return Ok(());
    }

    // Compute scores (unbiased) on-device for the weight values.
    moe_route(cfg, weights, state, gpu, layer_idx)?;

    let k = cfg.num_experts_per_tok;
    let n_exp = cfg.n_routed_experts;

    // Bounds check on token_id (host-side; tid2eid_dev shape == tid2eid_host).
    let row = (token_id as usize) * k;
    if row + k > layer.tid2eid_host.len() {
        return Err(format!(
            "hash l{layer_idx}: token_id {token_id} out of tid2eid range \
             ({} entries)",
            layer.tid2eid_host.len()
        ));
    }

    let im = cfg.moe_intermediate_size;
    let ffn_x_rot = state.ffn_x_rot.as_ref().unwrap();
    let ffn_out = state.ffn_out.as_ref().unwrap();
    let route_scale_override: f32 = config_cache::route_scale(cfg.routed_scaling_factor, cfg.mq2r);
    let k_top = k;

    // Lazy-alloc moe scratch (shared with ffn_routed via state).
    if state.moe_topk_indices.is_none() {
        state.moe_topk_indices = Some(
            gpu.alloc_tensor(&[k_top], DType::F32)
                .map_err(|e| format!("alloc moe_topk_indices hash: {e:?}"))?,
        );
    }
    if state.moe_topk_weights.is_none() {
        state.moe_topk_weights = Some(
            gpu.alloc_tensor(&[k_top], DType::F32)
                .map_err(|e| format!("alloc moe_topk_weights hash: {e:?}"))?,
        );
    }
    if state.moe_gate_batch.is_none() {
        state.moe_gate_batch = Some(
            gpu.alloc_tensor(&[k_top, im], DType::F32)
                .map_err(|e| format!("alloc moe_gate_batch hash: {e:?}"))?,
        );
    }
    if state.moe_up_batch.is_none() {
        state.moe_up_batch = Some(
            gpu.alloc_tensor(&[k_top, im], DType::F32)
                .map_err(|e| format!("alloc moe_up_batch hash: {e:?}"))?,
        );
    }
    if state.moe_rot_batch.is_none() {
        state.moe_rot_batch = Some(
            gpu.alloc_tensor(&[k_top, im], DType::F32)
                .map_err(|e| format!("alloc moe_rot_batch hash: {e:?}"))?,
        );
    }

    let topk_idx_dev = state.moe_topk_indices.as_ref().unwrap();
    let topk_w_dev = state.moe_topk_weights.as_ref().unwrap();
    let scores = state.router_scores.as_ref().unwrap();

    // GPU-side hash-router lookup + normalize + scale. Replaces the
    // d2h(scores) + host gather + h2d(topk_idx, topk_w) round-trip.
    // Prefer the `_buf` variant (reads token_id from device) so the
    // captured HIP graph re-reads token_id on every replay. Falls
    // back to the kernarg variant or host gather if prerequisites
    // (tid2eid_dev, token_id_buf) are missing.
    if let Some(tid2eid_dev) = layer.tid2eid_dev.as_ref() {
        if let Some(token_id_buf) = state.token_id_buf.as_ref() {
            gpu.hash_router_normalize_f32_buf(
                tid2eid_dev,
                scores,
                token_id_buf,
                topk_idx_dev,
                topk_w_dev,
                n_exp as i32,
                k as i32,
                route_scale_override,
            )
            .map_err(|e| format!("hash_router_normalize_buf hash l{layer_idx}: {e:?}"))?;
        } else {
            gpu.hash_router_normalize_f32(
                tid2eid_dev,
                scores,
                topk_idx_dev,
                topk_w_dev,
                token_id as i32,
                n_exp as i32,
                k as i32,
                route_scale_override,
            )
            .map_err(|e| format!("hash_router_normalize hash l{layer_idx}: {e:?}"))?;
        }
    } else {
        // Fallback: d2h + host gather + h2d. Host Vecs live on
        // `state.hash_topk_host` and are clear+reused across layers.
        let scores_host = gpu
            .download_f32(scores)
            .map_err(|e| format!("d2h scores hash l{layer_idx}: {e:?}"))?;
        let scratch = &mut state.hash_topk_host;
        scratch.clear();
        scratch.topk_ids.extend(
            layer.tid2eid_host[row..row + k]
                .iter()
                .map(|&i| i.min((n_exp - 1) as u32)),
        );
        let wts = match gather_normalized_weights(&scores_host, &scratch.topk_ids) {
            Some(w) => w,
            None => return Ok(()),
        };
        scratch
            .idx_i32
            .extend(scratch.topk_ids.iter().map(|&x| x as i32));
        scratch
            .idx_bytes
            .extend(scratch.idx_i32.iter().flat_map(|i| i.to_le_bytes()));
        gpu.memcpy_htod_auto(&topk_idx_dev.buf, &scratch.idx_bytes)
            .map_err(|e| format!("htod topk_indices hash l{layer_idx}: {e:?}"))?;
        scratch
            .w_scaled
            .extend(wts.iter().map(|&w| w * route_scale_override));
        scratch
            .w_bytes
            .extend(scratch.w_scaled.iter().flat_map(|w| w.to_le_bytes()));
        gpu.memcpy_htod_auto(&topk_w_dev.buf, &scratch.w_bytes)
            .map_err(|e| format!("htod topk_weights hash l{layer_idx}: {e:?}"))?;
    }
    dump_moe_route_if_enabled(gpu, layer_idx, topk_idx_dev, topk_w_dev)?;

    let gate_up_ptrs = layer.expert_gate_up_ptrs.as_ref().unwrap();
    let w2_ptrs = layer.expert_w2_ptrs.as_ref().unwrap();
    let gate_batch = state.moe_gate_batch.as_ref().unwrap();
    let up_batch = state.moe_up_batch.as_ref().unwrap();
    let rot_batch = state.moe_rot_batch.as_ref().unwrap();

    if let Some(native) = weights.mq2r_backend.bias_aware_native_backend() {
        native
            .gate_up(
                gpu,
                gate_up_ptrs,
                layer.expert_gate_up_dummy.as_ref(),
                topk_idx_dev,
                ffn_x_rot,
                gate_batch,
                up_batch,
                2 * im,
                cfg.hidden_size,
                k_top,
            )
            .map_err(|e| format!("native gate_up hash l{layer_idx}: {e}"))?;
    } else {
        gpu.deepseek4_gemv_mq2g256_lloyd_moe_gate_up_indexed(
            gate_up_ptrs,
            topk_idx_dev,
            ffn_x_rot,
            gate_batch,
            up_batch,
            2 * im,
            cfg.hidden_size,
            k_top,
        )
        .map_err(|e| format!("fused gate_up hash l{layer_idx}: {e:?}"))?;
    }

    gpu.deepseek4_silu_mul_clamp_f32_batched(
        gate_batch,
        up_batch,
        gate_batch,
        im,
        k_top,
        cfg.swiglu_limit,
    )
    .map_err(|e| format!("deepseek4_silu_mul_clamp batched hash l{layer_idx}: {e:?}"))?;
    if let Some(native) = weights.mq2r_backend.bias_aware_native_backend() {
        native
            .rotate_x_batched(gpu, gate_batch, rot_batch, im, k_top)
            .map_err(|e| format!("native rotate hash l{layer_idx}: {e}"))?;
    } else {
        gpu.rotate_x_mq_batched(gate_batch, rot_batch, im, k_top)
            .map_err(|e| format!("rotate batched hash l{layer_idx}: {e:?}"))?;
    }

    // EP: redirect the route-scaled accumulation into the zeroed partial
    // (routed-only) instead of state.ffn_out (shared+routed). The down kernel
    // accumulates `out += w_k · down_k`, so a zeroed partial yields exactly
    // this rank's owned routed contribution.
    let out_target = routed_out.unwrap_or(ffn_out);
    if let Some(native) = weights.mq2r_backend.bias_aware_native_backend() {
        native
            .down_residual_scaled(
                gpu,
                w2_ptrs,
                topk_idx_dev,
                topk_w_dev,
                rot_batch,
                out_target,
                cfg.hidden_size,
                im,
                k_top,
            )
            .map_err(|e| format!("native down hash l{layer_idx}: {e}"))?;
    } else {
        gpu.deepseek4_gemv_mq2g256_lloyd_moe_down_residual_scaled_indexed(
            w2_ptrs,
            topk_idx_dev,
            topk_w_dev,
            rot_batch,
            out_target,
            cfg.hidden_size,
            im,
            k_top,
            weights.mq2r_backend.is_gfx1151()
                || config_cache::gfx1201_rmsnorm_rotate_nox_on(&gpu.arch, cfg.mq2r),
        )
        .map_err(|e| format!("fused down hash l{layer_idx}: {e:?}"))?;
    }

    Ok(())
}

/// Diagnostic-only route capture used to compare a quantized router against
/// the untouched model on a byte-identical teacher-forced stream.
///
/// Format:
/// `DS4RTR01 | repeated { layer:u32, k:u32, ids:[i32;k], weights:[f32;k] }`.
/// Records are naturally ordered token-major, layer-minor by the decode loop.
fn dump_moe_route_if_enabled(
    gpu: &Gpu,
    layer_idx: usize,
    topk_indices: &GpuTensor,
    topk_weights: &GpuTensor,
) -> Result<(), String> {
    use std::io::Write;
    use std::sync::{Mutex, OnceLock};

    static DUMP: OnceLock<Option<Mutex<std::io::BufWriter<std::fs::File>>>> = OnceLock::new();
    let dump = DUMP.get_or_init(|| {
        let path = hipfire_config::developer_var("HIPFIRE_DS4_ROUTE_DUMP").ok()?;
        let file = std::fs::File::create(&path)
            .unwrap_or_else(|e| panic!("create HIPFIRE_DS4_ROUTE_DUMP {path}: {e}"));
        let mut writer = std::io::BufWriter::new(file);
        writer
            .write_all(b"DS4RTR01")
            .expect("write DS4 route dump header");
        Some(Mutex::new(writer))
    });
    let Some(dump) = dump else {
        return Ok(());
    };

    let ids_bits = gpu
        .download_f32(topk_indices)
        .map_err(|e| format!("route dump indices l{layer_idx}: {e:?}"))?;
    let weights = gpu
        .download_f32(topk_weights)
        .map_err(|e| format!("route dump weights l{layer_idx}: {e:?}"))?;
    if ids_bits.len() != weights.len() {
        return Err(format!(
            "route dump l{layer_idx}: index/weight length mismatch {} != {}",
            ids_bits.len(),
            weights.len()
        ));
    }

    let mut writer = dump
        .lock()
        .map_err(|_| "route dump mutex poisoned".to_string())?;
    writer
        .write_all(&(layer_idx as u32).to_le_bytes())
        .map_err(|e| format!("route dump layer: {e}"))?;
    writer
        .write_all(&(ids_bits.len() as u32).to_le_bytes())
        .map_err(|e| format!("route dump k: {e}"))?;
    for bits in ids_bits {
        writer
            .write_all(&(bits.to_bits() as i32).to_le_bytes())
            .map_err(|e| format!("route dump id: {e}"))?;
    }
    for weight in weights {
        writer
            .write_all(&weight.to_le_bytes())
            .map_err(|e| format!("route dump weight: {e}"))?;
    }
    writer.flush().map_err(|e| format!("route dump flush: {e}"))
}

/// HC FFN mix — same pattern as `hc_attn_mix` but with `hc_ffn_*`
/// tensors and `ffn_out` as transform_out.
pub(crate) fn hc_ffn_mix(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<(), String> {
    let _ = (weights, layer_idx);
    let pingpong = config_cache::hc_pingpong_on(&gpu.arch, cfg.mq2r);
    {
        let streams = state.residual_streams.as_ref().unwrap();
        let ffn_out = state.ffn_out.as_ref().unwrap();

        // Same reasoning as hc_attn_mix: mhc_pre(is_attn=false) has
        // already populated state.hc_c with the FFN block's post and comb
        // (α-scaled, sigmoid'd, sinkhorn'd). Just consume them.
        let post_view = state.hc_c.as_ref().unwrap().sub_offset(4, 4);
        let comb_view = state.hc_c.as_ref().unwrap().sub_offset(8, 16);
        let streams_out = if pingpong {
            state.residual_streams_next.as_ref().unwrap()
        } else {
            state.q.as_ref().unwrap()
        };

        gpu.hc_mix_4stream(
            streams,
            &comb_view,
            &post_view,
            ffn_out,
            streams_out,
            cfg.hidden_size as i32,
        )
        .map_err(|e| format!("hc_mix_4stream ffn: {e:?}"))?;
    }

    if pingpong {
        std::mem::swap(
            &mut state.residual_streams,
            &mut state.residual_streams_next,
        );
    } else {
        let streams = state.residual_streams.as_ref().unwrap();
        let streams_out = state.q.as_ref().unwrap();
        let bytes = cfg.hc_mult * cfg.hidden_size * 4;
        gpu.memcpy_dtod_auto(&streams.buf, &streams_out.buf, bytes)
            .map_err(|e| format!("d2d hc_ffn_mix → streams: {e:?}"))?;
    }
    Ok(())
}

/// gfx1201 TP3 twin of [`hc_ffn_mix`] that reduces three rank-local FFN
/// partials inside the HC consumer instead of materializing an RCCL result.
fn hc_ffn_mix_peer_hc3(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    partials: [&GpuTensor; 3],
) -> Result<(), String> {
    let pingpong = config_cache::hc_pingpong_on(&gpu.arch, cfg.mq2r);
    {
        let streams = state.residual_streams.as_ref().unwrap();
        let post_view = state.hc_c.as_ref().unwrap().sub_offset(4, 4);
        let comb_view = state.hc_c.as_ref().unwrap().sub_offset(8, 16);
        let streams_out = if pingpong {
            state.residual_streams_next.as_ref().unwrap()
        } else {
            state.q.as_ref().unwrap()
        };
        gpu.hc_mix_4stream_peer3_gfx1201(
            streams,
            &comb_view,
            &post_view,
            partials,
            streams_out,
            cfg.hidden_size as i32,
        )
        .map_err(|error| format!("hc_mix_4stream_peer3_gfx1201 ffn: {error:?}"))?;
    }
    if pingpong {
        std::mem::swap(
            &mut state.residual_streams,
            &mut state.residual_streams_next,
        );
    } else {
        let streams = state.residual_streams.as_ref().unwrap();
        let streams_out = state.q.as_ref().unwrap();
        let bytes = cfg.hc_mult * cfg.hidden_size * 4;
        gpu.memcpy_dtod_auto(&streams.buf, &streams_out.buf, bytes)
            .map_err(|error| format!("d2d peer HC3 FFN mix to streams: {error:?}"))?;
    }
    Ok(())
}

/// gfx1201 TP4 twin of [`hc_ffn_mix`] that reduces four rank-local FFN
/// partials inside the HC consumer instead of materializing an RCCL result.
fn hc_ffn_mix_peer_hc4(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    partials: [&GpuTensor; 4],
) -> Result<(), String> {
    let pingpong = config_cache::hc_pingpong_on(&gpu.arch, cfg.mq2r);
    {
        let streams = state.residual_streams.as_ref().unwrap();
        let post_view = state.hc_c.as_ref().unwrap().sub_offset(4, 4);
        let comb_view = state.hc_c.as_ref().unwrap().sub_offset(8, 16);
        let streams_out = if pingpong {
            state.residual_streams_next.as_ref().unwrap()
        } else {
            state.q.as_ref().unwrap()
        };
        gpu.hc_mix_4stream_peer4_gfx1201(
            streams,
            &comb_view,
            &post_view,
            partials,
            streams_out,
            cfg.hidden_size as i32,
        )
        .map_err(|error| format!("hc_mix_4stream_peer4_gfx1201 ffn: {error:?}"))?;
    }
    if pingpong {
        std::mem::swap(
            &mut state.residual_streams,
            &mut state.residual_streams_next,
        );
    } else {
        let streams = state.residual_streams.as_ref().unwrap();
        let streams_out = state.q.as_ref().unwrap();
        let bytes = cfg.hc_mult * cfg.hidden_size * 4;
        gpu.memcpy_dtod_auto(&streams.buf, &streams_out.buf, bytes)
            .map_err(|error| format!("d2d peer HC FFN mix to streams: {error:?}"))?;
    }
    Ok(())
}

/// We were previously taking ONLY stream 0 for the head — discarding 75%
/// of the model's output state. This wires the full HC mix.
/// Steps 1–4 of the head pipeline (head-HC mix, MTP h_n capture, final
/// RMSNorm, and the FWHT rotation for an MQ4 head), leaving the pre-lm_head
/// activation in `state.final_norm` (and `state.final_norm_rot` when the head
/// needs FWHT). Split out of `final_norm_and_head` so the batched verify path
/// can run this cheap per-position prologue K times, then issue ONE batched
/// lm_head GEMV — reading the `[vocab, hidden]` weight once instead of K times.
fn final_norm_compute(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
) -> Result<(), String> {
    let output_norm = weights
        .output_norm
        .as_ref()
        .ok_or_else(|| "output_norm not uploaded".to_string())?;
    let head = weights
        .head
        .as_ref()
        .ok_or_else(|| "head not uploaded".to_string())?;
    let hc_head_fn = weights
        .hc_head_fn
        .as_ref()
        .ok_or_else(|| "hc_head_fn not uploaded".to_string())?;
    let hc_head_base = weights
        .hc_head_base
        .as_ref()
        .ok_or_else(|| "hc_head_base not uploaded".to_string())?;
    let streams = state.residual_streams.as_ref().unwrap();

    if state.final_norm.is_none() {
        state.final_norm = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc final_norm: {e:?}"))?,
        );
    }
    if state.final_norm_rot.is_none() {
        state.final_norm_rot = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc final_norm_rot: {e:?}"))?,
        );
    }
    if state.head_hc_pre.is_none() {
        state.head_hc_pre = Some(
            gpu.alloc_tensor(&[cfg.hc_mult], DType::F32)
                .map_err(|e| format!("alloc head_hc_pre: {e:?}"))?,
        );
    }
    if state.head_hc_out.is_none() {
        state.head_hc_out = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc head_hc_out: {e:?}"))?,
        );
    }

    let final_norm = state.final_norm.as_ref().unwrap();
    let final_norm_rot = state.final_norm_rot.as_ref().unwrap();
    let head_hc_pre = state.head_hc_pre.as_ref().unwrap();
    let head_hc_out = state.head_hc_out.as_ref().unwrap();

    // 1. Head HC: compute pre[hc_mult] = sigmoid((hc_head_fn @ x_flat * rsqrt) * scale + base) + eps
    let x_dim = cfg.hidden_size * cfg.hc_mult;
    gpu.hc_head_compute_pre(
        streams,
        hc_head_fn,
        hc_head_base,
        head_hc_pre,
        cfg.hc_mult as i32,
        x_dim as i32,
        weights.hc_head_scale,
        cfg.rms_norm_eps,
        cfg.hc_eps,
    )
    .map_err(|e| format!("hc_head_compute_pre: {e:?}"))?;

    // 2. Head HC combine: head_hc_out[d] = sum_h pre[h] * streams[h, d]
    gpu.hc_input_map_4stream(head_hc_pre, streams, head_hc_out, cfg.hidden_size as i32)
        .map_err(|e| format!("hc_input_map (head): {e:?}"))?;

    // 2.5. Capture h_n for downstream MTP / spec-decode.
    //
    // DeepSeek V4 MTP consumes the FULL [hc_mult, hidden] HC stream of the
    // previous position, not stream 0 alone (per antirez/ds4 reference
    // `metal_graph_eval_mtp_draft_from_hc`, ds4.c:12852). The prior
    // stream-0-only capture discarded 75% of the HC signal and pinned
    // K=2 acceptance at ~50%.
    // Plain AR does not consume this state. Avoid both the device copy in the
    // direct/capture calls and the matching adapter copy after retained replay
    // when the caller explicitly did not load DSpark.
    if cfg.load_dspark {
        let mtp_hidden_len = cfg.hc_mult * cfg.hidden_size;
        let mtp_needs_realloc = state
            .mtp_last_hidden
            .as_ref()
            .map(|t| t.numel() != mtp_hidden_len)
            .unwrap_or(true);
        if mtp_needs_realloc {
            state.mtp_last_hidden = Some(
                gpu.alloc_tensor(&[cfg.hc_mult, cfg.hidden_size], DType::F32)
                    .map_err(|e| format!("alloc mtp_last_hidden in final_norm_and_head: {e:?}"))?,
            );
        }
        let dst = state.mtp_last_hidden.as_ref().unwrap();
        gpu.memcpy_dtod_auto(&dst.buf, &streams.buf, mtp_hidden_len * 4)
            .map_err(|e| format!("capture full HC streams → mtp_last_hidden: {e:?}"))?;
    }

    // 3. RMSNorm of the combined stream output.
    gpu.rmsnorm_f32(head_hc_out, output_norm, final_norm, cfg.rms_norm_eps)
        .map_err(|e| format!("final rmsnorm_f32: {e:?}"))?;

    // 4. FWHT-rotate for MQ4 GEMV — skip if lm_head is Q8/F16/F32.
    if weight_needs_fwht(head) {
        gpu.rotate_x_mq(final_norm, final_norm_rot, cfg.hidden_size)
            .map_err(|e| format!("rotate_x_mq final_norm: {e:?}"))?;
    }

    Ok(())
}

/// Full per-position head: `final_norm_compute` followed by the lm_head GEMV
/// into `state.logits`. Behaviour unchanged from before the split.
fn final_norm_and_head_impl(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    capture_head_activation: bool,
) -> Result<(), String> {
    final_norm_compute(cfg, weights, state, gpu)?;

    let head = weights
        .head
        .as_ref()
        .ok_or_else(|| "head not uploaded".to_string())?;
    if state.logits.is_none() {
        state.logits = Some(
            gpu.alloc_tensor(&[cfg.vocab_size], DType::F32)
                .map_err(|e| format!("alloc logits: {e:?}"))?,
        );
    }
    let final_norm = state.final_norm.as_ref().unwrap();
    let final_norm_rot = state.final_norm_rot.as_ref().unwrap();
    let logits = state.logits.as_ref().unwrap();

    if capture_head_activation {
        dump_dense_activation_if_enabled(gpu, "head.weight", final_norm, cfg.hidden_size)?;
    }

    // lm_head GEMV. F16 path uses un-rotated final_norm.
    gemv_auto(
        gpu,
        weights.mq2r_backend,
        head,
        final_norm_rot,
        final_norm,
        logits,
        cfg.vocab_size,
        cfg.hidden_size,
    )?;

    Ok(())
}

pub(crate) fn final_norm_and_head(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
) -> Result<(), String> {
    final_norm_and_head_impl(cfg, weights, state, gpu, true)
}

/// Step 6: Single-position attention (position-0 degenerate case).
///
/// DeepSeek V4's attention with `o_groups = 8` means the 64 query heads
/// are reduced over groups of 8 heads → 8 grouped outputs each of
/// `head_dim = 512`, yielding `[8 * 512 = 4096]` = hidden directly.
/// No separate O-projection needed (wo_a/wo_b's role TBD per paper).
///
/// For position-0 (no past KV history), each query head attends
/// only to the current token's K/V. softmax over 1 position = 1.0,
/// so attn_per_head = V. With o_groups grouping: each of 8 groups
/// sums 8 identical V vectors → attn_per_group = 8 * V.
///
/// Output `[hidden = o_groups * head_dim]`: 8 copies of V (each
/// scaled by 8 due to the in-group sum), giving [8*V, 8*V, ..., 8*V].
///
/// This handles position 0. For position > 0 we need SWA cache +
/// real Q·K·V over history — pending.
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub(crate) enum OloraSchedule {
    Default,
    HeterogeneousGfx1100,
}

pub(crate) fn attn_stub(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    olora_schedule: OloraSchedule,
) -> Result<(), String> {
    // Final attention contribution: shape [hidden]. Consumed by hc_attn_mix.
    if state.attn_out.is_none() {
        state.attn_out = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc attn_out: {e:?}"))?,
        );
    }
    // Raw attention output [n_heads, head_dim] — kernel writes here.
    let n_heads = cfg.num_attention_heads;
    let head_dim = cfg.head_dim;
    let n_heads_head_dim = n_heads * head_dim;
    if state.attn_out_raw.is_none() {
        state.attn_out_raw = Some(
            gpu.alloc_tensor(&[n_heads, head_dim], DType::F32)
                .map_err(|e| format!("alloc attn_out_raw: {e:?}"))?,
        );
    }
    if state.attn_out_raw_rot.is_none() {
        state.attn_out_raw_rot = Some(
            gpu.alloc_tensor(&[n_heads_head_dim], DType::F32)
                .map_err(|e| format!("alloc attn_out_raw_rot: {e:?}"))?,
        );
    }
    let n_groups = cfg.o_groups;
    let o_lora_rank = cfg.o_lora_rank;
    let groups_o_lora = n_groups * o_lora_rank;
    if state.wo_a_out.is_none() {
        state.wo_a_out = Some(
            gpu.alloc_tensor(&[groups_o_lora], DType::F32)
                .map_err(|e| format!("alloc wo_a_out: {e:?}"))?,
        );
    }
    if state.wo_a_out_rot.is_none() {
        state.wo_a_out_rot = Some(
            gpu.alloc_tensor(&[groups_o_lora], DType::F32)
                .map_err(|e| format!("alloc wo_a_out_rot: {e:?}"))?,
        );
    }

    // SWA is now the production default. Pos-0 path retained only as a
    // diagnostic/regression-check escape hatch via HIPFIRE_DEEPSEEK4_ATTN=pos0.
    let use_swa = !config_cache::attn_pos0();

    let q = state.q.as_ref().unwrap();
    let kv = state.kv.as_ref().unwrap();
    let attn_out_raw = state.attn_out_raw.as_ref().unwrap();
    let layer = weights.resolve_layer(layer_idx);
    let attn_sink = layer
        .attn_sink
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} attn_sink not uploaded"))?;

    if !use_swa {
        // Pos-0 attention (default). Each step independent.
        gpu.deepseek4_attn_pos0(
            q,
            kv,
            attn_sink,
            attn_out_raw,
            n_heads as i32,
            head_dim as i32,
            n_groups as i32,
        )
        .map_err(|e| format!("deepseek4_attn_pos0: {e:?}"))?;
    } else {
        // SWA path.
        let n_kv = cfg.num_key_value_heads;
        let win = cfg.sliding_window;
        {
            let attn = &mut state._attention[layer_idx];
            if attn.swa_k.is_none() {
                attn.swa_k = Some(
                    gpu.zeros(&[n_kv, head_dim, win], DType::F32)
                        .map_err(|e| format!("alloc swa_k l{layer_idx}: {e:?}"))?,
                );
            }
            if attn.swa_v.is_none() {
                attn.swa_v = Some(
                    gpu.zeros(&[n_kv, head_dim, win], DType::F32)
                        .map_err(|e| format!("alloc swa_v l{layer_idx}: {e:?}"))?,
                );
            }
        }
        let pos = state.n_tokens as usize;
        // slot/n_valid live in `state.attn_state_buf` (slot at offset 0,
        // n_valid at offset 1), populated by precompute_attn_state at
        // decode_step entry. The _buf kernel variant reads slot from
        // the device buffer, so the captured launch picks up the new
        // position on every graph replay without re-capture.
        let slot_buf = state
            .attn_state_buf
            .as_ref()
            .ok_or_else(|| {
                "attn_state_buf missing (precompute_positions must run first)".to_string()
            })?
            .sub_offset(0, 1);
        {
            let swa_k = state._attention[layer_idx].swa_k.as_ref().unwrap();
            let swa_v = state._attention[layer_idx].swa_v.as_ref().unwrap();
            gpu.swa_ring_write_f32_buf(
                kv,
                swa_k,
                &slot_buf,
                n_kv as i32,
                head_dim as i32,
                win as i32,
            )
            .map_err(|e| format!("swa_k write: {e:?}"))?;
            gpu.swa_ring_write_f32_buf(
                kv,
                swa_v,
                &slot_buf,
                n_kv as i32,
                head_dim as i32,
                win as i32,
            )
            .map_err(|e| format!("swa_v write: {e:?}"))?;
        }
        let n_valid = (pos + 1).min(win) as i32;

        // Antirez-faithful mixed attention (ds4.c:7559-7566):
        //   ratio == 0 (dense): plain SWA attention over raw_kv
        //   ratio  > 0 (compressed): JOINT softmax over raw_kv + main_kv_cache
        //     ratio == 4: indexer top-K selects which compressor entries
        //     ratio == 128: no indexer, attend to ALL compressor entries
        //
        // Both compressor and raw entries share ONE softmax with the
        // attn_sink as an extra implicit drain entry. The compressed
        // cache contains the model's "coarse memory" — even at small pos
        // (within SWA window) the compressor cache provides DIFFERENT
        // signal than raw KV (compressed entries are softmax-pooled
        // wkv outputs with compressor.norm + RoPE applied; raw KV is the
        // per-position post-kv_norm post-RoPE K=V).
        //
        let do_mixed =
            layer.compress_ratio > 0 && state._indexer[layer_idx].main_kv_cache.is_some();

        if do_mixed {
            let topk_max = cfg.index_topk;
            if state._attention[layer_idx].gathered_k.is_none() {
                state._attention[layer_idx].gathered_k = Some(
                    gpu.zeros(&[n_kv, head_dim, topk_max], DType::F32)
                        .map_err(|e| format!("alloc gathered_k l{layer_idx}: {e:?}"))?,
                );
            }
            // n_compressed / k_active values for the current position are
            // pre-computed into state.attn_state_buf (slots 2-5) by
            // precompute_attn_state. Select the right slot based on
            // layer.compress_ratio so the captured graph reads the right
            // host-updated value on every replay.
            //   ratio=4  → n_compressed at slot 2, k_active at slot 4
            //   ratio=128 → n_compressed at slot 3, k_active at slot 5
            let attn_buf = state
                .attn_state_buf
                .as_ref()
                .ok_or_else(|| "attn_state_buf missing".to_string())?;
            let (n_compressed_buf, k_active_buf) = if layer.compress_ratio == 4 {
                (attn_buf.sub_offset(2, 1), attn_buf.sub_offset(4, 1))
            } else {
                (attn_buf.sub_offset(3, 1), attn_buf.sub_offset(5, 1))
            };

            let use_topk_gather =
                layer.compress_ratio == 4 && state._indexer[layer_idx].topk_idx_indices.is_some();
            if use_topk_gather {
                // ratio=4 path: indexer top-K gather. Launch with fixed
                // grid = topk_max so capture sees a constant grid; lanes
                // past K_buf[0] early-return.
                let topk_idx = state._indexer[layer_idx].topk_idx_indices.as_ref().unwrap();
                let main_kv_cache = state._indexer[layer_idx].main_kv_cache.as_ref().unwrap();
                let gathered_k = state._attention[layer_idx].gathered_k.as_ref().unwrap();
                if let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
                    state.compressor_cache_placement
                {
                    if main_kv_cache.dtype == DType::F16 {
                        return Err(format!(
                            "F16 compressor cache does not support block-cyclic gather l{layer_idx}"
                        ));
                    }
                    gpu.deepseek4_topk_kv_gather_f32_buf_sharded_gfx1201(
                        &state._indexer[layer_idx].main_kv_cache_shards,
                        topk_idx,
                        gathered_k,
                        &k_active_buf,
                        &n_compressed_buf,
                        topk_max as i32,
                        head_dim as i32,
                        topk_max as i32,
                        0,
                        1.0,
                        shard.world() as i32,
                        shard.block_rows() as i32,
                    )
                    .map_err(|e| format!("mixed gather sharded (idx,buf) l{layer_idx}: {e:?}"))?;
                } else if main_kv_cache.dtype == DType::F16 {
                    gpu.deepseek4_topk_kv_gather_f16_buf(
                        main_kv_cache,
                        topk_idx,
                        gathered_k,
                        &k_active_buf,
                        &n_compressed_buf,
                        topk_max as i32,
                        head_dim as i32,
                        topk_max as i32,
                        0,
                        1.0,
                    )
                    .map_err(|e| format!("mixed gather f16 (idx,buf) l{layer_idx}: {e:?}"))?;
                } else {
                    gpu.deepseek4_topk_kv_gather_f32_buf(
                        main_kv_cache,
                        topk_idx,
                        gathered_k,
                        &k_active_buf,
                        &n_compressed_buf,
                        topk_max as i32,
                        head_dim as i32,
                        topk_max as i32,
                        0,
                        1.0,
                    )
                    .map_err(|e| format!("mixed gather (idx,buf) l{layer_idx}: {e:?}"))?;
                }
            } else {
                // ratio=128 (or fallback): identity gather over first K rows.
                let main_kv_cache = state._indexer[layer_idx].main_kv_cache.as_ref().unwrap();
                let gathered_k = state._attention[layer_idx].gathered_k.as_ref().unwrap();
                if let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
                    state.compressor_cache_placement
                {
                    if main_kv_cache.dtype == DType::F16 {
                        return Err(format!(
                            "F16 compressor cache does not support block-cyclic identity gather l{layer_idx}"
                        ));
                    }
                    gpu.deepseek4_topk_kv_gather_identity_f32_buf_sharded_gfx1201(
                        &state._indexer[layer_idx].main_kv_cache_shards,
                        gathered_k,
                        &k_active_buf,
                        topk_max as i32,
                        head_dim as i32,
                        topk_max as i32,
                        shard.world() as i32,
                        shard.block_rows() as i32,
                    )
                    .map_err(|e| format!("mixed gather sharded (all,buf) l{layer_idx}: {e:?}"))?;
                } else if main_kv_cache.dtype == DType::F16 {
                    gpu.deepseek4_topk_kv_gather_identity_f16_buf(
                        main_kv_cache,
                        gathered_k,
                        &k_active_buf,
                        topk_max as i32,
                        head_dim as i32,
                        topk_max as i32,
                    )
                    .map_err(|e| format!("mixed gather f16 (all,buf) l{layer_idx}: {e:?}"))?;
                } else {
                    gpu.deepseek4_topk_kv_gather_identity_f32_buf(
                        main_kv_cache,
                        gathered_k,
                        &k_active_buf,
                        topk_max as i32,
                        head_dim as i32,
                        topk_max as i32,
                    )
                    .map_err(|e| format!("mixed gather (all,buf) l{layer_idx}: {e:?}"))?;
                }
            }

            let swa_k = state._attention[layer_idx].swa_k.as_ref().unwrap();
            let swa_v = state._attention[layer_idx].swa_v.as_ref().unwrap();
            let gathered_k = state._attention[layer_idx].gathered_k.as_ref().unwrap();
            let n_valid_buf = attn_buf.sub_offset(1, 1);
            // Joint softmax: scores = Q·K for [swa_k, gathered_k, attn_sink],
            // single normalization, V = swa_v + gathered_v (K=V tied, so
            // we pass gathered_k as V too). n_valid_swa + n_active_topk
            // come from the device-side attn_state_buf.
            gpu.deepseek4_attn_swa_topk_f32_buf(
                weights.mq2r_backend.is_gfx1151(),
                q,
                swa_k,
                swa_v,
                gathered_k,
                gathered_k,
                attn_sink,
                attn_out_raw,
                &n_valid_buf,
                &k_active_buf,
                n_heads as i32,
                head_dim as i32,
                win as i32,
                topk_max as i32,
            )
            .map_err(|e| format!("deepseek4_attn_swa_topk_buf l{layer_idx}: {e:?}"))?;
            let _ = n_valid; // legacy host-computed value not used after migration
        } else {
            let swa_k = state._attention[layer_idx].swa_k.as_ref().unwrap();
            let swa_v = state._attention[layer_idx].swa_v.as_ref().unwrap();
            // HIP-graphs-safe: n_valid comes from attn_state_buf[1]
            // (populated by precompute_attn_state at decode_step entry).
            // The legacy `gpu.deepseek4_attn_swa(...n_valid kernarg...)` would
            // bake n_valid at capture time → broken on graph replay.
            let n_valid_buf = state
                .attn_state_buf
                .as_ref()
                .ok_or_else(|| "attn_state_buf missing".to_string())?
                .sub_offset(1, 1);
            let _ = n_valid; // legacy host-computed value; not used after migration
            gpu.deepseek4_attn_swa_buf(
                q,
                swa_k,
                swa_v,
                attn_sink,
                attn_out_raw,
                &n_valid_buf,
                n_heads as i32,
                head_dim as i32,
                n_groups as i32,
                win as i32,
            )
            .map_err(|e| format!("deepseek4_attn_swa_buf: {e:?}"))?;
        }
    }
    // Inverse tail RoPE on attn_out_raw. Same YaRN params as the forward
    // apply_tail_rope so the rotation cancels correctly across attention.
    // Antirez `layer_forward_self_one` does the matching:
    //   rope_tail_layer_inplace(q,     ..., pos, il, false)  // forward
    //   rope_tail_layer_inplace(heads, ..., pos, il, true)   // inverse
    // (ds4.c:7868, 7874)
    let pos_buf = state
        .pos_buf
        .as_ref()
        .ok_or_else(|| "pos_buf not allocated".to_string())?;
    {
        let layer = weights.resolve_layer(layer_idx);
        let (freq_base, freq_scale, ext_factor, attn_factor, corr_low, corr_high) =
            layer_rope_params(cfg, layer.compress_ratio);
        gpu.rope_tail_yarn_interleaved(
            weights.mq2r_backend.is_gfx1151(),
            attn_out_raw,
            attn_out_raw,
            pos_buf,
            n_heads as i32,
            0,
            head_dim as i32,
            cfg.qk_rope_head_dim as i32,
            freq_base,
            freq_scale,
            ext_factor,
            attn_factor,
            corr_low,
            corr_high,
            /*inverse=*/ 1,
        )
        .map_err(|e| format!("rope_tail_yarn_interleaved (inverse) l{layer_idx}: {e:?}"))?;
    }
    // O-LoRA projection: wo_a per-group + wo_b.
    //   wo_a: [n_groups * o_lora_rank, heads_per_group * head_dim] MQ4
    //         = [8 * 1024, 8 * 512] = [8192, 4096]
    //   Per group g: y_g [o_lora_rank=1024] = wo_a_g [1024, 4096] @ x_g [4096]
    //   wo_b: [hidden, n_groups * o_lora_rank] MQ4 = [4096, 8192]
    //   y [hidden=4096] = wo_b @ wo_a_out_rot [8192]
    let wo_a = layer
        .wo_a
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wo_a missing"))?;
    let wo_b = layer
        .wo_b
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wo_b missing"))?;
    let attn_out_raw_rot = state.attn_out_raw_rot.as_ref().unwrap();
    let wo_a_out = state.wo_a_out.as_ref().unwrap();
    let wo_a_out_rot = state.wo_a_out_rot.as_ref().unwrap();
    let final_attn_out = state.attn_out.as_ref().unwrap();

    // FWHT-rotate per-group slices of attn_out_raw (k=heads_per_group*head_dim).
    let heads_per_group = n_heads / n_groups;
    let per_group_in = heads_per_group * head_dim;
    let per_group_elems = o_lora_rank * per_group_in;
    // Per-group byte stride depends on wo_a's dtype:
    //   MQ4G256 (Raw):     136 bytes per 256 elements
    //   Q8_0:               34 bytes per 32 elements
    //   MFP4-E8-SoA:        16-byte row header + padded scales + codewords
    //   F32 (F16-source):   4 bytes per element (handled via sub_offset's
    //                       built-in size scaling — pass elem count)
    let per_group_wa_bytes_raw = (per_group_elems / 256) * 136;
    let per_group_wa_bytes_q8 = (per_group_elems / 32) * 34;
    // Only E8 layouts carry the per-row header/scales accounted by the helper.
    // Keep the legacy Q8/F32/MQ paths out of it entirely: the match below never
    // consumes this value for those dtypes.
    let per_group_wa_bytes_e8 = if matches!(
        wo_a.dtype,
        DType::MFP4G32E8 | DType::MFP4G32E8SOA | DType::MFP3G32E8
    ) {
        o_lora_rank * mfp_e8_row_bytes(wo_a.dtype, per_group_in)
    } else {
        0
    };

    // FWHT-rotate all 8 group slices in one batched launch. attn_out_raw
    // is contiguous [n_groups, per_group_in] so grid.y=n_groups indexes
    // each group at stride per_group_in. Skip when wo_a is Q8/F16
    // (gemv_auto reads x_plain in those paths, not x_rotated).
    let wo_a_needs_fwht = weight_needs_fwht(wo_a);
    let wo_b_needs_fwht = weight_needs_fwht(wo_b);
    dump_dense_activation_if_enabled(
        gpu,
        &format!("layers.{layer_idx}.attn.wo_a.weight"),
        attn_out_raw,
        per_group_in,
    )?;
    if wo_a_needs_fwht {
        gpu.rotate_x_mq_batched(attn_out_raw, attn_out_raw_rot, per_group_in, n_groups)
            .map_err(|e| format!("rotate attn_out batched l{layer_idx}: {e:?}"))?;
    }

    if wo_a.dtype == DType::MQ4G256 {
        // MQ2RXT keeps the same one-launch grouped O-LoRA topology as MQ2R.
        // The existing HFQ4/MQ4 batched kernel treats B=1 as a contiguous
        // [groups, K] input and reuses the already-rotated activation.
        gpu.wo_per_group_batched_hfq4g256(
            wo_a,
            attn_out_raw_rot,
            wo_a_out,
            n_groups as i32,
            o_lora_rank as i32,
            per_group_in as i32,
            1,
        )
        .map_err(|e| format!("grouped MQ4 wo_a l{layer_idx}: {e:?}"))?;
    } else if wo_a.dtype == DType::MFP4G32E8SOA
        && config_cache::e8_wo_grouped_on(&gpu.arch, cfg.mq2r)
    {
        gpu.gemv_mfp4g32_e8_soa_grouped_gfx1151(
            wo_a,
            attn_out_raw_rot,
            wo_a_out,
            n_groups,
            o_lora_rank,
            per_group_in,
        )
        .map_err(|e| format!("grouped E8 wo_a l{layer_idx}: {e:?}"))?;
    } else if wo_a.dtype == DType::MFP4G32E8SOA
        && config_cache::gfx1201_e8_wo_grouped_on(&gpu.arch, cfg.mq2r)
        && per_group_in % 256 == 0
    {
        gpu.gemv_mfp4g32_e8_soa_grouped_gfx1201(
            wo_a,
            attn_out_raw_rot,
            wo_a_out,
            n_groups,
            o_lora_rank,
            per_group_in,
        )
        .map_err(|e| format!("grouped gfx1201 E8 wo_a l{layer_idx}: {e:?}"))?;
    } else if wo_a.dtype == DType::MFP4G32E8SOA
        && olora_schedule == OloraSchedule::HeterogeneousGfx1100
    {
        gpu.gemv_mfp4g32_e8_soa_grouped_gfx1100(
            wo_a,
            attn_out_raw_rot,
            wo_a_out,
            n_groups,
            o_lora_rank,
            per_group_in,
        )
        .map_err(|e| format!("grouped gfx1100 E8 wo_a l{layer_idx}: {e:?}"))?;
    } else if wo_a.dtype == DType::MFP4G32E8SOA
        && config_cache::gfx942_e8_wo_grouped_on(&gpu.arch, weights.mq2r_backend.is_gfx942())
        && per_group_in % 256 == 0
    {
        // The weight-owned DS4 backend reacquires an exact Gfx942Device proof
        // before launching. A model swap, Qwen load, broad CDNA3 match, or env
        // flag cannot grant eligibility.
        weights.mq2r_backend.grouped_olora_e8(
            gpu,
            wo_a,
            attn_out_raw_rot,
            wo_a_out,
            n_groups,
            o_lora_rank,
            per_group_in,
        )?;
    } else {
        for g in 0..n_groups {
            let raw_view = attn_out_raw.sub_offset(g * per_group_in, per_group_in);
            let rot_view = attn_out_raw_rot.sub_offset(g * per_group_in, per_group_in);
            // Dtype-aware sub-view for wo_a's per-group slice.
            let wo_a_view = match wo_a.dtype {
                DType::F32 => {
                    // sub_offset handles size scaling for F32 (size=4). Result
                    // is 1D; gemv_f32 expects 2D [m, k] so mutate the shape.
                    let mut view = wo_a.sub_offset(g * per_group_elems, per_group_elems);
                    view.shape = vec![o_lora_rank, per_group_in];
                    view
                }
                DType::Q8_0 => wo_a.sub_offset(g * per_group_wa_bytes_q8, per_group_wa_bytes_q8),
                DType::MFP4G32E8 | DType::MFP4G32E8SOA | DType::MFP3G32E8 => {
                    wo_a.sub_offset(g * per_group_wa_bytes_e8, per_group_wa_bytes_e8)
                }
                _ => wo_a.sub_offset(g * per_group_wa_bytes_raw, per_group_wa_bytes_raw),
            };
            let out_view = wo_a_out.sub_offset(g * o_lora_rank, o_lora_rank);
            gemv_auto(
                gpu,
                weights.mq2r_backend,
                &wo_a_view,
                &rot_view,
                &raw_view,
                &out_view,
                o_lora_rank,
                per_group_in,
            )?;
        }
    }
    dump_dense_activation_if_enabled(
        gpu,
        &format!("layers.{layer_idx}.attn.wo_b.weight"),
        wo_a_out,
        groups_o_lora,
    )?;
    // FWHT-rotate wo_a_out then wo_b GEMV → final_attn_out [hidden].
    // wo_b path: F32/Q8 use plain wo_a_out; MQ4 uses wo_a_out_rot.
    if wo_b_needs_fwht {
        gpu.rotate_x_mq(wo_a_out, wo_a_out_rot, groups_o_lora)
            .map_err(|e| format!("rotate wo_a_out l{layer_idx}: {e:?}"))?;
    }
    gemv_auto(
        gpu,
        weights.mq2r_backend,
        wo_b,
        wo_a_out_rot,
        wo_a_out,
        final_attn_out,
        cfg.hidden_size,
        groups_o_lora,
    )?;
    Ok(())
}

/// DeepSeek V4 MoE router: scores and top-K expert selection.
///
/// For score-routed layers (l >= num_hash_layers = 3 on DeepSeek V4):
///   1. logits = gate.weight @ ffn_input  [256]  (MQ4G256 GEMV, M=256, K=hidden)
///   2. logits += gate.bias
///   3. scores = sqrt(softplus(logits))   [256]  (DeepSeek V4 affinity)
///   4. topk_indices = top_k(scores, k=6)        (reuses indexer_top_k)
///
/// For hash-routed layers (l < 3): use the static `tid2eid` lookup
/// table. Currently SKIPPED at quantize time, so hash-routed layers
/// fall back to shared expert only.
///
/// Output lives in state.router_scores and state.topk_indices. The
/// expert-dispatch step reads topk_indices, fetches per-expert weights
/// from `layer.expert_w{1,2,3}` (uploaded by default; opt out with
/// `HIPFIRE_DEEPSEEK4_UPLOAD_EXPERTS=0`),
/// and accumulates weighted expert outputs into ffn_out.
/// Gather routing weights at the given indices from the (unbiased) scores,
/// then normalize to sum to 1. Returns `None` if the sum is non-positive.
fn gather_normalized_weights(scores: &[f32], indices: &[u32]) -> Option<Vec<f32>> {
    let mut wts: Vec<f32> = indices
        .iter()
        .map(|&i| *scores.get(i as usize).unwrap_or(&0.0))
        .collect();
    let s: f32 = wts.iter().sum();
    if s <= 0.0 {
        return None;
    }
    for w in wts.iter_mut() {
        *w /= s;
    }
    Some(wts)
}

fn moe_route(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<(), String> {
    // Hash-routed and score-routed layers BOTH need router_scores for the
    // per-token expert weights (upstream DeepSeek V4 gathers unbiased scores at
    // tid2eid indices for hash layers, top-K for score layers). The split
    // was: score layers ALSO use gate.bias for bias-aware selection. So
    // gate.weight + sqrt_softplus is shared; gate.bias is optional.
    let layer = weights.resolve_layer(layer_idx);
    let gate_w = layer
        .gate_weight
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} gate.weight missing"))?;
    let _gate_b = layer.gate_bias.as_ref(); // None for hash layers; unused here

    let n_exp = cfg.n_routed_experts;
    if state.router_scores.is_none() {
        state.router_scores = Some(
            gpu.alloc_tensor(&[n_exp], DType::F32)
                .map_err(|e| format!("alloc router_scores: {e:?}"))?,
        );
    }
    let scores = state.router_scores.as_ref().unwrap();
    // Note: this function used to also write `state.topk_indices` via a
    // single-threaded selection-sort kernel. That output was never read
    // (the GPU bias-aware top-K in `ffn_routed` overwrites the real
    // expert indices into `state.moe_topk_indices`), so the call has
    // been removed — pure wasted work. The `topk_indices` allocation is
    // kept lazily-None for backward compat with any external readers.
    let _ = state.topk_indices.as_ref();

    // Upstream DeepSeek V4 gates on the POST-ffn_norm input (same x that
    // shared/routed experts see). ffn_x_rot is FWHT(ffn_norm(hc_x_in));
    // ffn_x_plain is the un-rotated version. Both are populated in
    // ffn_stub which runs before us.
    //
    // gemv_auto dispatches on the gate weight's dtype: MQ4 path consumes
    // ffn_x_rot, Q8_0 / F16 paths consume ffn_x_plain. Switching from the
    // hardcoded gemv_mq4g256_prerotated call lets the router work with
    // any quant of `gate.weight` — needed by deepseek4-q8-mtp (Q8F16) and
    // future formats. Using raw hc_x_in (as before ffn_stub landed)
    // caused scores to scale with stream magnitude, biasing selection.
    let ffn_x_rot = state
        .ffn_x_rot
        .as_ref()
        .ok_or_else(|| "ffn_x_rot not allocated — moe_route must run after ffn_stub".to_string())?;
    let ffn_x_plain = state.ffn_x_plain.as_ref().ok_or_else(|| {
        "ffn_x_plain not allocated — moe_route must run after ffn_stub".to_string()
    })?;

    // logits = gate.weight @ x  (dispatch on gate.weight dtype)
    //
    // On the gfx1151 MQ2R route this lands on the E8-SoA U4 buffer kernel,
    // whose 256-row router launches carry a negative marginal in the retained
    // tape — they are already fully hidden. The sqrt(softplus(.)) that follows
    // is not: it costs ~1.43 ms/token on a 1x1x1 grid that is almost entirely
    // launch and drain. When the fused route is enabled the activation rides in
    // the GEMV's store, where the reduced row sum is already in a register.
    let fused_activation = config_cache::moe_route_fused_activation()
        && gpu.arch_caps.is_gfx1151()
        && gate_w.dtype == DType::MFP4G32E8SOA
        && config_cache::e8_u4_on(&gpu.arch, weights.mq2r_backend.is_gfx1151());
    if fused_activation {
        gpu.gemv_mfp4g32_e8_soa_u4_buffer_sqrt_softplus_gfx1151(
            gate_w,
            ffn_x_rot,
            scores,
            n_exp,
            cfg.hidden_size,
        )
        .map_err(|e| format!("fused gate gemv + sqrt_softplus layer {layer_idx}: {e:?}"))?;
    } else {
        gemv_auto(
            gpu,
            weights.mq2r_backend,
            gate_w,
            ffn_x_rot,
            ffn_x_plain,
            scores,
            n_exp,
            cfg.hidden_size,
        )?;
    }

    // logits += gate.bias (bias is F16, scores is F32 — need a kernel
    // for f16-bias-add. Skip for now; bias is small magnitude).
    let _ = _gate_b;

    // scores = sqrt(softplus(logits)) — already applied at the GEMV store when
    // the fused route ran.
    if !fused_activation {
        gpu.sqrt_softplus_f32(scores)
            .map_err(|e| format!("sqrt_softplus layer {layer_idx}: {e:?}"))?;
    }
    let _ = layer_idx;

    Ok(())
}

/// mHC pre-step: compute c = X · W_fn + base [24], split into
/// Ã/B̃/C̃, apply sigmoid/exp+Sinkhorn/2σ, then compute
/// state.hc_x_in = A_l · streams (the input mapping).
///
/// After this runs, the layer's transform (attn or FFN) reads
/// hc_x_in as its [hidden]-shaped input.
pub(crate) fn mhc_pre(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    is_attn: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let (hc_fn, hc_base) = if is_attn {
        (
            layer.hc_attn_fn.as_ref().unwrap(),
            layer.hc_attn_base.as_ref().unwrap(),
        )
    } else {
        (
            layer.hc_ffn_fn.as_ref().unwrap(),
            layer.hc_ffn_base.as_ref().unwrap(),
        )
    };
    let streams = state.residual_streams.as_ref().unwrap();

    if state.hc_x_in.is_none() {
        state.hc_x_in = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc hc_x_in: {e:?}"))?,
        );
    }
    let fused_control_finalize = config_cache::hc_control_finalize_fused_on(&gpu.arch, cfg.mq2r);
    let fused_finalize = config_cache::hc_finalize_fused_on(&gpu.arch, cfg.mq2r)
        || config_cache::gfx942_hc_finalize_fused_on(&gpu.arch, weights.mq2r_backend.is_gfx942());
    let control_rsqrt_once = config_cache::hc_control_rsqrt_once_on(&gpu.arch, cfg.mq2r);
    let hc_c_len = if fused_control_finalize {
        if control_rsqrt_once {
            27
        } else {
            25
        }
    } else {
        24
    };
    let hc_c_needs_realloc = state
        .hc_c
        .as_ref()
        .map(|tensor| tensor.numel() != hc_c_len)
        .unwrap_or(true);
    if hc_c_needs_realloc {
        let hc_c = gpu
            .alloc_tensor(&[hc_c_len], DType::F32)
            .map_err(|e| format!("alloc hc_c: {e:?}"))?;
        if fused_control_finalize {
            gpu.hip
                .memset(&hc_c.buf, 0, hc_c.byte_size())
                .map_err(|e| format!("zero hc_c fusion ticket: {e:?}"))?;
        }
        state.hc_c = Some(hc_c);
    }

    let n_ctrl = 24;
    let x_dim = cfg.hidden_size * cfg.hc_mult;
    let c_view = state.hc_c.as_ref().unwrap().sub_offset(0, n_ctrl);

    // c = streams · W_fn + base
    // Apply α^pre/res/post scaling (paper eqs 3-5): rescales c so
    // c[i] = α[seg(i)] · (X · W) + (1 - α[seg(i)]) · base[i].
    // α small → static-bias-dominated (initial training behavior).
    let hc_scale = if is_attn {
        layer.hc_attn_scale.as_ref().unwrap()
    } else {
        layer.hc_ffn_scale.as_ref().unwrap()
    };
    // Upstream DeepSeek V4 mixes layout: [pre(4), post(4), comb(16)] at
    // offsets [0, 4, 8]. The 24-element c[] follows the same ordering
    // since c = α·(hc_fn @ x · rsqrt) + base maintains row order.
    //
    // PRE (4-dim, sigmoid + eps): per-stream INPUT-mapping weights;
    //   y[d] = sum_h pre[h] * x[h, d]. Used by hc_input_map_4stream.
    //
    // Antirez ds4 (ds4.c:4202): `pre[i] = sigmoid(...) + DS4_HC_EPS`
    // where DS4_HC_EPS = 1e-6 (matches our cfg.hc_eps). The eps is tiny
    // but applied uniformly across all 4 streams — its omission shifts
    // every stream by zero in the limit so quality is unchanged here,
    // kept aligned for clarity.
    let pre_view = state.hc_c.as_ref().unwrap().sub_offset(0, 4);
    // FUSED pre + post sigmoid+scale: one kernel launch replaces three
    // (sigmoid(pre), sigmoid(post), scale(post)). hc_c[0..4] gets
    // sigmoid + hc_eps; hc_c[4..8] gets post_scale * sigmoid;
    // hc_c[8..24] left for the sinkhorn pass below.
    //
    // Default post_scale = 1.5: empirical optimum under mixed attention
    // + YaRN. Antirez hardcodes 2.0; the 0.5 delta is plausibly MQ2-
    // Lloyd vs IQ2_XXS+Q2_K quant noise compensation. Env override:
    // HIPFIRE_DEEPSEEK4_POST_SCALE.
    use std::sync::OnceLock;
    static POST_SCALE: OnceLock<f32> = OnceLock::new();
    let post_scale = *POST_SCALE.get_or_init(|| {
        hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_POST_SCALE")
            .ok()
            .and_then(|s| s.parse().ok())
            .unwrap_or(1.5)
    });
    let hc_c_full = state.hc_c.as_ref().unwrap();
    let fused_input_map = config_cache::hc_finalize_input_map_on(&gpu.arch, cfg.mq2r);
    if fused_control_finalize {
        gpu.hc_compute_control_vec4_finalize(
            streams,
            hc_fn,
            hc_base,
            hc_c_full,
            hc_scale,
            n_ctrl as i32,
            x_dim as i32,
            cfg.hc_eps,
            post_scale,
            cfg.hc_sinkhorn_iters as i32,
            control_rsqrt_once,
            false,
        )
        .map_err(|e| format!("hc_compute_control_vec4_finalize layer {layer_idx}: {e:?}"))?;
    } else {
        gpu.hc_compute_control(
            weights.mq2r_backend.is_gfx1151(),
            streams,
            hc_fn,
            hc_base,
            &c_view,
            n_ctrl as i32,
            x_dim as i32,
        )
        .map_err(|e| format!("hc_compute_control layer {layer_idx}: {e:?}"))?;
    }
    if fused_control_finalize {
        // Already finalized by the last control-projection workgroup.
    } else if fused_input_map {
        let hc_x_in = state.hc_x_in.as_ref().unwrap();
        gpu.hc_finalize_input_map(
            hc_c_full,
            hc_scale,
            hc_base,
            streams,
            hc_x_in,
            cfg.hidden_size as i32,
            cfg.hc_eps,
            post_scale,
            cfg.hc_sinkhorn_iters as i32,
        )
        .map_err(|e| format!("hc_finalize_input_map layer {layer_idx}: {e:?}"))?;
    } else if fused_finalize {
        gpu.hc_finalize_control(
            hc_c_full,
            hc_scale,
            hc_base,
            cfg.hc_eps,
            post_scale,
            cfg.hc_sinkhorn_iters as i32,
        )
        .map_err(|e| format!("hc_finalize_control layer {layer_idx}: {e:?}"))?;
    } else {
        gpu.hc_apply_alpha(&c_view, hc_scale, hc_base)
            .map_err(|e| format!("hc_apply_alpha layer {layer_idx}: {e:?}"))?;
        gpu.hc_pre_post_sigmoid_scale_f32(hc_c_full, cfg.hc_eps, post_scale)
            .map_err(|e| format!("hc_pre_post_sigmoid_scale layer {layer_idx}: {e:?}"))?;
    }
    let _post_view = hc_c_full.sub_offset(4, 4);

    // COMB (16-dim → 4x4): cross-stream combining matrix, Sinkhorn-
    //   normalized to be doubly stochastic.
    let comb_view = state.hc_c.as_ref().unwrap().sub_offset(8, 16);
    if !fused_control_finalize && !fused_input_map && !fused_finalize {
        gpu.hc_sinkhorn_4x4(&comb_view, cfg.hc_eps, cfg.hc_sinkhorn_iters as i32)
            .map_err(|e| format!("hc_sinkhorn_4x4 layer {layer_idx}: {e:?}"))?;
    }

    // Input mapping: hc_x_in = sum_h pre[h] · streams[h, :]
    if !fused_input_map {
        let hc_x_in = state.hc_x_in.as_ref().unwrap();
        gpu.hc_input_map_4stream(&pre_view, streams, hc_x_in, cfg.hidden_size as i32)
            .map_err(|e| format!("hc_input_map layer {layer_idx}: {e:?}"))?;
    }

    Ok(())
}

/// Step 8 (attention block): full manifold-constrained Hyper-Connection mix.
///
/// Per DeepSeek_V4.pdf §2.2:
///   c     = α · (X · W_fn) + base                  [24]
///   Ã,B̃,C̃ = c[0..4], c[4..20], c[20..24]
///   A_l   = σ(Ã_l)                                  [4]    (input mapping)
///   B_l   = Sinkhorn(exp(B̃_l))                     [4,4]  (residual matrix)
///   C_l   = 2σ(C̃_l)                                 [4]    (output mapping)
///   x_in  = A_l · X_l                               [hidden]   (NOT YET — uses stream0)
///   y     = F_l(x_in)
///   X_l+1 = B_l · X_l + C_l · y
///
/// Currently `α · X · W_fn` is computed without the α scaling, and
/// the input mapping `A·X` is stubbed (transform input = stream 0 not
/// the weighted-sum across streams). These approximations make HC
/// numerically non-canonical but kept bounded by the doubly-stochastic
/// B and bounded-magnitude C.
pub(crate) fn hc_attn_mix(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<(), String> {
    let _ = weights; // post/comb already in state.hc_c from mhc_pre
    let _ = layer_idx;
    let pingpong = config_cache::hc_pingpong_on(&gpu.arch, cfg.mq2r);
    {
        let streams = state.residual_streams.as_ref().unwrap();
        let attn_out = state.attn_out.as_ref().unwrap();

        // Reuse the post and comb values that mhc_pre already computed
        // and saved into state.hc_c (with the correct α scaling applied
        // via hc_apply_alpha + sigmoid + sinkhorn). No need to recompute
        // — same input, same weights, no intervening writes to hc_c.
        let post_view = state.hc_c.as_ref().unwrap().sub_offset(4, 4);
        let comb_view = state.hc_c.as_ref().unwrap().sub_offset(8, 16);
        let streams_out = if pingpong {
            state.residual_streams_next.as_ref().unwrap()
        } else {
            state.q.as_ref().unwrap()
        };

        // X_{l+1} = comb · X_l + post · attn_out
        gpu.hc_mix_4stream(
            streams,
            &comb_view,
            &post_view,
            attn_out,
            streams_out,
            cfg.hidden_size as i32,
        )
        .map_err(|e| format!("hc_mix_4stream layer: {e:?}"))?;
    }

    if pingpong {
        std::mem::swap(
            &mut state.residual_streams,
            &mut state.residual_streams_next,
        );
    } else {
        let streams = state.residual_streams.as_ref().unwrap();
        let streams_out = state.q.as_ref().unwrap();
        let bytes = cfg.hc_mult * cfg.hidden_size * 4;
        gpu.memcpy_dtod_auto(&streams.buf, &streams_out.buf, bytes)
            .map_err(|e| format!("d2d hc_mix → streams: {e:?}"))?;
    }
    Ok(())
}

/// gfx1201 TP3 twin of [`hc_attn_mix`] that consumes three peer-visible
/// O-projection partials directly inside the HC residual update.
fn hc_attn_mix_peer_hc3(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    partials: [&GpuTensor; 3],
) -> Result<(), String> {
    let pingpong = config_cache::hc_pingpong_on(&gpu.arch, cfg.mq2r);
    {
        let streams = state.residual_streams.as_ref().unwrap();
        let post_view = state.hc_c.as_ref().unwrap().sub_offset(4, 4);
        let comb_view = state.hc_c.as_ref().unwrap().sub_offset(8, 16);
        let streams_out = if pingpong {
            state.residual_streams_next.as_ref().unwrap()
        } else {
            state.q.as_ref().unwrap()
        };
        gpu.hc_mix_4stream_peer3_gfx1201(
            streams,
            &comb_view,
            &post_view,
            partials,
            streams_out,
            cfg.hidden_size as i32,
        )
        .map_err(|error| format!("hc_mix_4stream_peer3_gfx1201 attention: {error:?}"))?;
    }
    if pingpong {
        std::mem::swap(
            &mut state.residual_streams,
            &mut state.residual_streams_next,
        );
    } else {
        let streams = state.residual_streams.as_ref().unwrap();
        let streams_out = state.q.as_ref().unwrap();
        let bytes = cfg.hc_mult * cfg.hidden_size * 4;
        gpu.memcpy_dtod_auto(&streams.buf, &streams_out.buf, bytes)
            .map_err(|error| format!("d2d peer HC3 attention mix to streams: {error:?}"))?;
    }
    Ok(())
}

/// gfx1201 TP4 twin of [`hc_attn_mix`] that consumes the four peer-visible
/// O-projection partials directly inside the HC residual update.
fn hc_attn_mix_peer_hc4(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    partials: [&GpuTensor; 4],
) -> Result<(), String> {
    let pingpong = config_cache::hc_pingpong_on(&gpu.arch, cfg.mq2r);
    {
        let streams = state.residual_streams.as_ref().unwrap();
        let post_view = state.hc_c.as_ref().unwrap().sub_offset(4, 4);
        let comb_view = state.hc_c.as_ref().unwrap().sub_offset(8, 16);
        let streams_out = if pingpong {
            state.residual_streams_next.as_ref().unwrap()
        } else {
            state.q.as_ref().unwrap()
        };
        gpu.hc_mix_4stream_peer4_gfx1201(
            streams,
            &comb_view,
            &post_view,
            partials,
            streams_out,
            cfg.hidden_size as i32,
        )
        .map_err(|error| format!("hc_mix_4stream_peer4_gfx1201 attention: {error:?}"))?;
    }
    if pingpong {
        std::mem::swap(
            &mut state.residual_streams,
            &mut state.residual_streams_next,
        );
    } else {
        let streams = state.residual_streams.as_ref().unwrap();
        let streams_out = state.q.as_ref().unwrap();
        let bytes = cfg.hc_mult * cfg.hidden_size * 4;
        gpu.memcpy_dtod_auto(&streams.buf, &streams_out.buf, bytes)
            .map_err(|error| format!("d2d peer HC attention mix to streams: {error:?}"))?;
    }
    Ok(())
}

/// Step 5 (attention block): Tail-only RoPE on Q and KV.
///
/// DeepSeek V4's `qk_rope_head_dim = 64` of `head_dim = 512`. Only the last
/// 64 dims of each head's 512-dim vector get rotated; the first 448
/// are pass-through. Same rotation applies to KV's 512-dim vector
/// (treated as 1 head).
///
/// Uses `rope_tail_halfsplit_f32` with DeepSeek V4's `rope_theta = 10000`.
/// YaRN correction dim: per-dim-pair index at which the high-vs-low
/// frequency split happens. Matches antirez ds4's `rope_yarn_corr_dim`.
fn rope_yarn_corr_dim(n_dims: u32, n_ctx_orig: u64, n_rot: f32, base: f32) -> f32 {
    n_dims as f32 * ((n_ctx_orig as f32 / (n_rot * 2.0 * std::f32::consts::PI)).ln())
        / (2.0 * base.ln())
}

/// Per-layer RoPE parameters: returns (freq_base, freq_scale, ext_factor,
/// attn_factor, corr_low, corr_high). Mirrors antirez's
/// `layer_rope_freq_base` / `layer_rope_freq_scale` + the attn_factor
/// cancellation in `rope_tail_layer_inplace`.
fn layer_rope_params(
    cfg: &DeepseekV4Config,
    compress_ratio: u32,
) -> (f32, f32, f32, f32, f32, f32) {
    let compressed = compress_ratio != 0;
    let freq_base = if compressed {
        cfg.compress_rope_theta
    } else {
        cfg.rope_theta
    };
    let scale_factor = cfg.rope_scaling_factor;
    let freq_scale = if compressed && scale_factor > 1.0 {
        1.0 / scale_factor
    } else {
        1.0
    };
    let ext_factor = if compressed && scale_factor > 1.0 {
        1.0
    } else {
        0.0
    };
    // attn_factor: antirez pre-divides by (1+0.1*log(1/fs)) here so the
    // kernel's inner `mscale *= (1+0.1*log(1/fs))` cancels it back to 1.0
    // (see ds4.c:4769-4778). For dense (ext_factor=0) the kernel skips the
    // log multiplication, so attn_factor stays 1.0.
    let attn_factor = if ext_factor != 0.0 && freq_scale > 0.0 {
        1.0 / (1.0 + 0.1 * (1.0_f32 / freq_scale).ln())
    } else {
        1.0
    };
    let n_rot = cfg.qk_rope_head_dim as u32;
    let n_ctx_orig = cfg.rope_scaling_original_max_position_embeddings as u64;
    let beta_fast = cfg.rope_scaling_beta_fast as f32;
    let beta_slow = cfg.rope_scaling_beta_slow as f32;
    let (corr_low, corr_high) = if ext_factor != 0.0 {
        let lo = rope_yarn_corr_dim(n_rot, n_ctx_orig, beta_fast, freq_base)
            .floor()
            .max(0.0);
        let hi = rope_yarn_corr_dim(n_rot, n_ctx_orig, beta_slow, freq_base)
            .ceil()
            .min((n_rot - 1) as f32);
        (lo, hi)
    } else {
        (0.0, 0.0)
    };
    (
        freq_base,
        freq_scale,
        ext_factor,
        attn_factor,
        corr_low,
        corr_high,
    )
}

pub(crate) fn apply_tail_rope(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    position: u32,
    layer_idx: usize,
) -> Result<(), String> {
    // Position is pre-loaded into `state.pos_array_device` at decode_step
    // entry (single htod for all layers). Slice the qk_pos slot for this
    // layer. Also seed the legacy `state.pos_buf` field so other code
    // paths that still read it (inverse RoPE on attn_out, indexer) work
    // unchanged — they get the SAME slice. The per-layer memcpy_htod is
    // gone, lifting it out of any future HIP-graph captured region.
    let pos_slice = pos_slot(state, layer_idx, 0)?;
    state.pos_buf = Some(pos_slice);
    let pos_buf = state.pos_buf.as_ref().unwrap();
    let _ = position; // silence unused; precompute_positions already used it

    let q = state.q.as_ref().unwrap();
    let kv = state.kv.as_ref().unwrap();

    // DeepSeek V4 upstream (per antirez ds4 reference):
    //   compress_ratio == 0 (layers 0, 1, MTP): rope_theta = 10000, no YaRN
    //   compress_ratio  > 0 (layers 2..42):      compress_rope_theta = 160000,
    //                                            YaRN with scale_factor = 16
    let layer = weights.resolve_layer(layer_idx);
    let (freq_base, freq_scale, ext_factor, attn_factor, corr_low, corr_high) =
        layer_rope_params(cfg, layer.compress_ratio);

    gpu.rope_tail_yarn_interleaved(
        weights.mq2r_backend.is_gfx1151(),
        q,
        kv,
        pos_buf,
        cfg.num_attention_heads as i32,
        cfg.num_key_value_heads as i32,
        cfg.head_dim as i32,
        cfg.qk_rope_head_dim as i32,
        freq_base,
        freq_scale,
        ext_factor,
        attn_factor,
        corr_low,
        corr_high,
        /*inverse=*/ 0,
    )
    .map_err(|e| format!("rope_tail_yarn_interleaved: {e:?}"))?;

    Ok(())
}

/// Step 4 (attention block): Joint KV projection.
///
/// DeepSeek V4 has `n_kv_heads = 1`, `head_dim = 512`, so the entire KV
/// stream per token is one 512-dim vector. `wkv` shape on disk is
/// `[512, 4096]` — a standard small GEMV producing 512 outputs from
/// 4096 hidden inputs.
///
/// Tail-only RoPE applies to the last `qk_rope_head_dim = 64` dims.
/// The leading 448 dims are pass-through.
///
/// Caller assumes `state.tmp` is still the FWHT-rotated post-RMSNorm
/// input from `q_lora` (gemv_mq4g256_prerotated doesn't modify x).
pub(crate) fn kv_joint(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    preprojected: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let wkv = layer
        .wkv
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wkv missing"))?;
    let kv_norm = layer
        .kv_norm
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} kv_norm missing"))?;

    let kv_dim = cfg.num_key_value_heads * cfg.head_dim;
    if state.kv.is_none() {
        state.kv = Some(
            gpu.alloc_tensor(&[kv_dim], DType::F32)
                .map_err(|e| format!("alloc kv: {e:?}"))?,
        );
    }
    let tmp = state.tmp.as_ref().unwrap();
    let tmp_plain = state
        .tmp_plain
        .as_ref()
        .ok_or_else(|| "kv_joint: tmp_plain missing (q_lora must run first)".to_string())?;
    let kv = state.kv.as_ref().unwrap();

    // wkv @ tmp → kv.  Dispatch on weight dtype (MQ4G256 / F32-from-F16).
    if !preprojected {
        gemv_auto(
            gpu,
            weights.mq2r_backend,
            wkv,
            tmp,
            tmp_plain,
            kv,
            kv_dim,
            cfg.hidden_size,
        )?;
    }

    // kv_norm RMSNorm in place (upstream DeepSeek V4: `kv = self.kv_norm(kv)`
    // after wkv, before apply_rotary_emb). Was missing — likely
    // contributed to the SWA attractor since Q is rmsnormed but K=V
    // had arbitrary magnitudes.
    gpu.rmsnorm_f32(kv, kv_norm, kv, cfg.rms_norm_eps)
        .map_err(|e| format!("kv_norm rmsnorm layer {layer_idx}: {e:?}"))?;

    Ok(())
}

/// Step 3 (attention block): Q via Q-LoRA + tail-only RoPE.
///
///   x = state.tmp (post-RMSNorm)  -- but actually we should re-do
///       RMSNorm here with the fused-rotate variant so x is in the
///       FWHT-rotated domain that MQ4 expects.
///
///   Algorithm:
///     1. fused_rmsnorm_rotate_mq(stream0, attn_norm, x_rot, hidden, eps)
///        → x_rot [hidden] in MQ-rotated domain
///     2. gemv_mq4g256_prerotated(wq_a, x_rot, q_lat, q_lora_rank, hidden)
///        → q_lat [q_lora_rank=1024]
///     3. rotate_x_mq(q_lat, q_lat_rot, q_lora_rank)
///        → q_lat_rot [q_lora_rank]
///     4. gemv_mq4g256_prerotated(wq_b, q_lat_rot, q, n_heads*head_dim, q_lora_rank)
///        → q [n_heads*head_dim = 32768]
///     5. rope_tail_halfsplit on q (only last qk_rope_head_dim=64 of each
///        head's 512 dims)
///
/// Reuses `state.tmp` as the rotated post-RMSNorm input. Reuses
/// `state.q_lat`, `state.q_lat_rot`, `state.q`.
fn q_lora_prepare(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let attn_norm = layer
        .attn_norm
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} attn_norm missing"))?;
    let wq_a = layer
        .wq_a
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wq_a missing"))?;

    // Allocate Q-LoRA state slots once.
    if state.q_lat.is_none() {
        state.q_lat = Some(
            gpu.alloc_tensor(&[cfg.q_lora_rank], DType::F32)
                .map_err(|e| format!("alloc q_lat: {e:?}"))?,
        );
    }
    if state.q_lat_rot.is_none() {
        state.q_lat_rot = Some(
            gpu.alloc_tensor(&[cfg.q_lora_rank], DType::F32)
                .map_err(|e| format!("alloc q_lat_rot: {e:?}"))?,
        );
    }
    if state.q.is_none() {
        // Keep enough storage for both the rank-local Q tensor and the legacy
        // non-pingpong HC mix scratch (`hc_mult * hidden`). Q operations below
        // take an explicitly shaped local view, so attention TP does not make
        // RMSNorm touch the unused tail.
        let q_total = cfg.num_attention_heads * cfg.head_dim;
        let q_storage = q_total.max(cfg.hc_mult * cfg.hidden_size);
        state.q = Some(
            gpu.alloc_tensor(&[q_storage], DType::F32)
                .map_err(|e| format!("alloc q: {e:?}"))?,
        );
    }
    if state.q_head_ones.is_none() {
        let ones = vec![1.0f32; cfg.head_dim];
        state.q_head_ones = Some(
            gpu.upload_f32(&ones, &[cfg.head_dim])
                .map_err(|e| format!("upload q_head_ones: {e:?}"))?,
        );
    }
    // Plain rmsnorm output for F16 non-expert GEMVs (antirez recipe).
    if state.tmp_plain.is_none() {
        state.tmp_plain = Some(
            gpu.alloc_tensor(&[cfg.hidden_size], DType::F32)
                .map_err(|e| format!("alloc tmp_plain: {e:?}"))?,
        );
    }

    let hc_x_in = state.hc_x_in.as_ref().unwrap();
    let tmp = state.tmp.as_ref().unwrap();
    let tmp_plain = state.tmp_plain.as_ref().unwrap();

    // Skip dead FWHT rotations when wq_a is Q8/F16. The projection helper
    // independently handles the second Q-LoRA projection's rotation contract.
    let wq_a_needs_fwht = weight_needs_fwht(wq_a);

    // 1. RMSNorm (+ optional FWHT) hc_x_in → tmp / tmp_plain. When both
    //    outputs are needed (the common DeepSeek V4 case), use the fused variant
    //    that writes both in one launch.
    if wq_a_needs_fwht {
        gpu.deepseek4_fused_rmsnorm_rotate_mq_plain(
            hc_x_in,
            attn_norm,
            tmp,
            tmp_plain,
            cfg.hidden_size,
            cfg.rms_norm_eps,
            weights.mq2r_backend.is_gfx1151(),
        )
        .map_err(|e| format!("fused_rmsnorm_rotate_mq_plain layer {layer_idx}: {e:?}"))?;
    } else {
        // Plain only: wq_a is Q8/F16/F32 → tmp not consumed downstream,
        // but compressor + indexer still read tmp_plain so it's required.
        gpu.rmsnorm_f32(hc_x_in, attn_norm, tmp_plain, cfg.rms_norm_eps)
            .map_err(|e| format!("rmsnorm_f32 attn-side plain l{layer_idx}: {e:?}"))?;
    }
    if dense_activation_dump_enabled()? {
        // These projections all consume the same attention-normalized hidden
        // state. Capture it once and fan it out to the exact P3 tensor keys.
        let mut names = vec![
            format!("layers.{layer_idx}.attn.wq_a.weight"),
            format!("layers.{layer_idx}.attn.wkv.weight"),
        ];
        if layer.compress_ratio != 0 {
            names.push(format!("layers.{layer_idx}.attn.compressor.wkv.weight"));
            names.push(format!("layers.{layer_idx}.attn.compressor.wgate.weight"));
        }
        if layer.compress_ratio == 4 {
            names.push(format!(
                "layers.{layer_idx}.attn.indexer.weights_proj.weight"
            ));
            names.push(format!(
                "layers.{layer_idx}.attn.indexer.compressor.wkv.weight"
            ));
            names.push(format!(
                "layers.{layer_idx}.attn.indexer.compressor.wgate.weight"
            ));
        }
        dump_dense_activations_if_enabled(gpu, &names, tmp_plain, cfg.hidden_size)?;
    }

    Ok(())
}

/// Exact-gfx1201 MQ2R attention-input pack. Q-LoRA A, joint KV, the main
/// compressor pair, and (on ratio-4 layers) indexer weights all consume the
/// same rotated K=4096 activation. One mixed-row dispatch preserves every
/// incumbent per-row operation while replacing four or five graph nodes.
fn attention_input_e8_pack_gfx1201(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<bool, String> {
    if gpu.arch != "gfx1201" || !cfg.mq2r || !weights.mq2r_backend.is_gfx1201() {
        return Ok(false);
    }
    let layer = weights.resolve_layer(layer_idx);
    let ratio = layer.compress_ratio as usize;
    if ratio != 4 && ratio != 128 {
        return Ok(false);
    }
    let wq_a = layer
        .wq_a
        .as_ref()
        .ok_or_else(|| format!("wq_a l{layer_idx}"))?;
    let wkv = layer
        .wkv
        .as_ref()
        .ok_or_else(|| format!("wkv l{layer_idx}"))?;
    let comp_wkv = layer
        .compressor_wkv
        .as_ref()
        .ok_or_else(|| format!("comp_wkv l{layer_idx}"))?;
    let comp_wgate = layer
        .compressor_wgate
        .as_ref()
        .ok_or_else(|| format!("comp_wgate l{layer_idx}"))?;
    let mut projection_weights = vec![wq_a, wkv, comp_wkv, comp_wgate];
    if ratio == 4 {
        projection_weights.push(
            layer
                .indexer_weights_proj
                .as_ref()
                .ok_or_else(|| format!("idx_weights_proj l{layer_idx}"))?,
        );
    }
    if projection_weights
        .iter()
        .any(|weight| weight.dtype != DType::MFP4G32E8SOA)
    {
        return Ok(false);
    }

    let kv_dim = cfg.num_key_value_heads * cfg.head_dim;
    if state.kv.is_none() {
        state.kv = Some(
            gpu.alloc_tensor(&[kv_dim], DType::F32)
                .map_err(|error| format!("alloc packed kv l{layer_idx}: {error:?}"))?,
        );
    }
    let main_proj_dim = if ratio == 4 {
        2 * cfg.head_dim
    } else {
        cfg.head_dim
    };
    {
        let indexer = &mut state._indexer[layer_idx];
        if indexer.comp_kv_buf.is_none() {
            indexer.comp_kv_buf = Some(
                gpu.alloc_tensor(&[main_proj_dim], DType::F32)
                    .map_err(|error| format!("alloc packed comp kv l{layer_idx}: {error:?}"))?,
            );
        } else if indexer.comp_kv_buf.as_ref().unwrap().numel() < main_proj_dim {
            return Err(format!("packed comp kv is undersized l{layer_idx}"));
        }
        if indexer.comp_score_buf.is_none() {
            indexer.comp_score_buf = Some(
                gpu.alloc_tensor(&[main_proj_dim], DType::F32)
                    .map_err(|error| format!("alloc packed comp score l{layer_idx}: {error:?}"))?,
            );
        } else if indexer.comp_score_buf.as_ref().unwrap().numel() < main_proj_dim {
            return Err(format!("packed comp score is undersized l{layer_idx}"));
        }
        if ratio == 4 && indexer.idx_weights.is_none() {
            indexer.idx_weights = Some(
                gpu.alloc_tensor(&[cfg.index_n_heads], DType::F32)
                    .map_err(|error| format!("alloc packed idx weights l{layer_idx}: {error:?}"))?,
            );
        }
    }

    let x = state
        .tmp
        .as_ref()
        .ok_or_else(|| format!("packed tmp l{layer_idx}"))?;
    let mut outputs = vec![
        state
            .q_lat
            .as_ref()
            .ok_or_else(|| format!("packed q_lat l{layer_idx}"))?,
        state.kv.as_ref().unwrap(),
        state._indexer[layer_idx].comp_kv_buf.as_ref().unwrap(),
        state._indexer[layer_idx].comp_score_buf.as_ref().unwrap(),
    ];
    let mut rows = vec![cfg.q_lora_rank, kv_dim, main_proj_dim, main_proj_dim];
    if ratio == 4 {
        outputs.push(state._indexer[layer_idx].idx_weights.as_ref().unwrap());
        rows.push(cfg.index_n_heads);
    }
    gpu.gemv_mfp4g32_e8_soa_mixed_jobs_gfx1201(
        &projection_weights,
        x,
        &outputs,
        &rows,
        cfg.hidden_size,
    )
    .map_err(|error| format!("packed attention input E8 l{layer_idx}: {error:?}"))?;
    Ok(true)
}

/// After the main compressor has consumed its packed outputs, reuse the same
/// scratch for the ratio-4 indexer compressor pair and collapse those two
/// launches into one exact-gfx1201 mixed-row dispatch.
fn indexer_compressor_e8_pack_gfx1201(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<bool, String> {
    if gpu.arch != "gfx1201" || !cfg.mq2r || !weights.mq2r_backend.is_gfx1201() {
        return Ok(false);
    }
    let layer = weights.resolve_layer(layer_idx);
    if layer.compress_ratio != 4 {
        return Ok(false);
    }
    let wkv = layer
        .indexer_compressor_wkv
        .as_ref()
        .ok_or_else(|| format!("idx comp wkv l{layer_idx}"))?;
    let wgate = layer
        .indexer_compressor_wgate
        .as_ref()
        .ok_or_else(|| format!("idx comp wgate l{layer_idx}"))?;
    if wkv.dtype != DType::MFP4G32E8SOA || wgate.dtype != DType::MFP4G32E8SOA {
        return Ok(false);
    }
    let indexer = &state._indexer[layer_idx];
    let kv = indexer
        .comp_kv_buf
        .as_ref()
        .ok_or_else(|| format!("idx packed comp kv l{layer_idx}"))?;
    let score = indexer
        .comp_score_buf
        .as_ref()
        .ok_or_else(|| format!("idx packed comp score l{layer_idx}"))?;
    let x = state
        .tmp
        .as_ref()
        .ok_or_else(|| format!("idx packed tmp l{layer_idx}"))?;
    let proj_dim = 2 * cfg.index_head_dim;
    gpu.gemv_mfp4g32_e8_soa_mixed_jobs_gfx1201(
        &[wkv, wgate],
        x,
        &[kv, score],
        &[proj_dim, proj_dim],
        cfg.hidden_size,
    )
    .map_err(|error| format!("packed indexer compressor E8 l{layer_idx}: {error:?}"))?;
    Ok(true)
}

/// Finish Q-LoRA after [`q_lora_prepare`] has materialized the shared
/// attention-normalized input. Keeping this boundary explicit lets the exact
/// heterogeneous gfx1100 route overlap the independent KV/compressor branch
/// without changing any projection arithmetic or reduction order.
fn q_lora_project(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
    wq_a_preprojected: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let q_norm = layer
        .q_norm
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} q_norm missing"))?;
    let wq_a = layer
        .wq_a
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wq_a missing"))?;
    let wq_b = layer
        .wq_b
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wq_b missing"))?;
    let tmp = state.tmp.as_ref().unwrap();
    let tmp_plain = state.tmp_plain.as_ref().unwrap();
    let q_lat = state.q_lat.as_ref().unwrap();
    let q_lat_rot = state.q_lat_rot.as_ref().unwrap();
    let q_head_ones = state.q_head_ones.as_ref().unwrap();
    let wq_b_needs_fwht = weight_needs_fwht(wq_b);

    // 2. wq_a @ tmp → q_lat. M = q_lora_rank, K = hidden.
    if !wq_a_preprojected {
        gemv_auto(
            gpu,
            weights.mq2r_backend,
            wq_a,
            tmp,
            tmp_plain,
            q_lat,
            cfg.q_lora_rank,
            cfg.hidden_size,
        )?;
    }

    // 2.5-3. Apply q_norm to the Q-LoRA bottleneck, then rotate for the
    // second projection. On gfx1151's E8 route the normalized plain tensor is
    // otherwise dead, so fuse RMSNorm + FWHT into q_lat_rot.
    if wq_b_needs_fwht && config_cache::qnorm_rotate_fused_on(&gpu.arch, cfg.mq2r) {
        gpu.fused_rmsnorm_rotate_mq(q_lat, q_norm, q_lat_rot, cfg.q_lora_rank, cfg.rms_norm_eps)
            .map_err(|e| format!("fused q_norm+rotate layer {layer_idx}: {e:?}"))?;
        if dense_activation_dump_enabled()? {
            // The shipping fused route intentionally leaves q_lat in its
            // pre-norm state. Materialize the logical, pre-FWHT wq_b input in
            // diagnostic scratch without perturbing q_lat_rot or the forward.
            let scratch = state
                .embed_scratch
                .as_ref()
                .ok_or_else(|| "dense capture: embed_scratch missing".to_string())?
                .sub_offset(0, cfg.q_lora_rank);
            gpu.rmsnorm_f32(q_lat, q_norm, &scratch, cfg.rms_norm_eps)
                .map_err(|e| format!("dense capture q_norm layer {layer_idx}: {e:?}"))?;
            let mut names = vec![format!("layers.{layer_idx}.attn.wq_b.weight")];
            if layer.compress_ratio == 4 {
                names.push(format!("layers.{layer_idx}.attn.indexer.wq_b.weight"));
            }
            dump_dense_activations_if_enabled(gpu, &names, &scratch, cfg.q_lora_rank)?;
        }
    } else {
        gpu.rmsnorm_f32(q_lat, q_norm, q_lat, cfg.rms_norm_eps)
            .map_err(|e| format!("q_norm rmsnorm layer {layer_idx}: {e:?}"))?;
        if wq_b_needs_fwht {
            gpu.rotate_x_mq(q_lat, q_lat_rot, cfg.q_lora_rank)
                .map_err(|e| format!("rotate_x_mq q_lat layer {layer_idx}: {e:?}"))?;
        }
        if dense_activation_dump_enabled()? {
            let mut names = vec![format!("layers.{layer_idx}.attn.wq_b.weight")];
            if layer.compress_ratio == 4 {
                names.push(format!("layers.{layer_idx}.attn.indexer.wq_b.weight"));
            }
            dump_dense_activations_if_enabled(gpu, &names, q_lat, cfg.q_lora_rank)?;
        }
    }

    // 4. wq_b @ q_lat_rot → q. M = n_heads * head_dim, K = q_lora_rank.
    //    Use q_lat (un-rotated) for F16 path; q_lat_rot for MQ4 path.
    let q_total = cfg.num_attention_heads * cfg.head_dim;
    let mut q = state.q.as_ref().unwrap().sub_offset(0, q_total);
    q.shape = vec![cfg.num_attention_heads, cfg.head_dim];
    gemv_auto(
        gpu,
        weights.mq2r_backend,
        wq_b,
        q_lat_rot,
        q_lat,
        &q,
        q_total,
        cfg.q_lora_rank,
    )?;

    // 4.5. Per-head RMSNorm of Q (upstream DeepSeek V4:
    //     `q *= rsqrt(q.square().mean(-1, keepdim=True) + eps)`).
    gpu.rmsnorm_f32(&q, q_head_ones, &q, cfg.rms_norm_eps)
        .map_err(|e| format!("q per-head rmsnorm layer {layer_idx}: {e:?}"))?;

    Ok(())
}

pub(crate) fn q_lora(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    layer_idx: usize,
) -> Result<(), String> {
    q_lora_prepare(cfg, weights, state, gpu, layer_idx)?;
    q_lora_project(cfg, weights, state, gpu, layer_idx, false)
}

/// Step 1 of forward: embedding lookup + 4-stream residual init.
///
/// DeepSeek V4's HC pattern starts with `[embed, 0, 0, 0]` — stream 0 gets
/// the embedding, streams 1-3 zero-initialised. Subsequent layers'
/// HC mixes propagate signal across all four streams.
///
/// Allocates `state.residual_streams` and `state.embed_scratch`
/// lazily on first call.
/// Per-layer slot count in `pos_array_*`. Layout per layer:
///   [0] qk_pos              = position
///   [1] main_comp_rope_pos  = mid-of-window  (depends on ratio + COMP_ROPE_POS env)
///   [2] indexer_comp_rope_pos = start-of-window
/// Used by the HIP-graphs-friendly position-array path (default in
/// `decode_step` since 2026-05-21). Direct-dispatch path uses the same
/// array but doesn't strictly need the stable host source.
pub(crate) const POS_SLOTS_PER_LAYER: usize = 3;

/// Compute per-layer derived positions and update `state.pos_array_*`.
///
/// Single host-to-device copy of the entire `[(num_layers + 1) * 3]` i32
/// array, with `pos_array_host` as the stable source pointer (required so
/// captured graph nodes re-read valid values on replay).
///
/// Reads env vars HIPFIRE_DEEPSEEK4_COMP_ROPE_POS once into a cache (TODO:
/// migrate to OnceLock once we settle on a fixed default).
pub fn precompute_positions(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    position: u32,
) -> Result<(), String> {
    let total_slots = (cfg.num_hidden_layers + 1) * POS_SLOTS_PER_LAYER;

    // Lazy-alloc device buffer + stable host source (Box<[i32]>).
    if state.pos_array_device.is_none() {
        state.pos_array_device = Some(
            gpu.alloc_tensor(&[total_slots], DType::F32)
                .map_err(|e| format!("alloc pos_array_device: {e:?}"))?,
        );
    }
    if state.pos_array_host.is_none() {
        state.pos_array_host = Some(vec![0i32; total_slots].into_boxed_slice());
    }

    let pos_array_host = state.pos_array_host.as_mut().unwrap();
    fill_pos_array_host(cfg, pos_array_host, position);

    // ONE htod for the whole array. Source is the stable Box<[i32]> on
    // the heap, so captured graph nodes can re-read it on replay.
    let pos_array_device = state.pos_array_device.as_ref().unwrap();
    let bytes = unsafe {
        std::slice::from_raw_parts(
            pos_array_host.as_ptr() as *const u8,
            pos_array_host.len() * 4,
        )
    };
    gpu.memcpy_htod_auto(&pos_array_device.buf, bytes)
        .map_err(|e| format!("htod pos_array: {e:?}"))?;

    // Also write SWA state (slot, n_valid) — same stable-host-source
    // pattern. The captured memcpy re-reads this on every graph_launch.
    precompute_attn_state(cfg, state, gpu)?;
    Ok(())
}

/// Lazy-alloc + populate `state.token_id_buf` (and stable host source
/// `state.token_id_host`) for the current step's token. The captured
/// htod node re-reads `token_id_host` on every graph replay, so the
/// HIP-graphs-safe `hash_router_normalize_f32_buf` kernel sees the
/// per-replay token_id.
pub(crate) fn precompute_token_id(
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    token_id: u32,
) -> Result<(), String> {
    if state.token_id_buf.is_none() {
        state.token_id_buf = Some(
            gpu.alloc_tensor(&[1], DType::F32)
                .map_err(|e| format!("alloc token_id_buf: {e:?}"))?,
        );
    }
    if state.token_id_host.is_none() {
        state.token_id_host = Some(Box::new([0i32; 1]));
    }
    let host = state.token_id_host.as_mut().unwrap();
    host[0] = token_id as i32;
    let dev = state.token_id_buf.as_ref().unwrap();
    let bytes = unsafe { std::slice::from_raw_parts(host.as_ptr() as *const u8, 4) };
    gpu.memcpy_htod_auto(&dev.buf, bytes)
        .map_err(|e| format!("htod token_id: {e:?}"))?;
    Ok(())
}

/// Stage the device-resident token and position inputs consumed by a retained
/// DeepSeek4 decode tape without launching the tape itself.
///
/// This is the committed Redline prefix-profiler adapter. It deliberately
/// reuses the production staging helpers so the decode, EP, and MTP paths keep
/// their existing behavior and call graph.
#[doc(hidden)]
pub fn prepare_retained_decode_inputs(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    token_id: u32,
    position: u32,
) -> Result<(), String> {
    precompute_positions(cfg, state, gpu, position)?;
    precompute_token_id(state, gpu, token_id)?;
    if !config_cache::retained_embedding_on(&gpu.arch, cfg.mq2r) {
        init_residual_streams(cfg, weights, state, gpu, token_id)?;
        gpu.hip
            .device_synchronize()
            .map_err(|e| format!("DeepSeek V4 retained profiler adapter sync: {e:?}"))?;
    }
    Ok(())
}

/// Host-only update of `token_id_host[0]`. Used by the HIP-graphs
/// replay path — the captured memcpy node re-reads this byte on
/// graph_launch and propagates to `token_id_buf`.
pub(crate) fn update_token_id_host(state: &mut DeepseekV4State, token_id: u32) {
    let host = state.token_id_host.as_mut().expect(
        "update_token_id_host: token_id_host not initialised \
                 (call precompute_token_id first)",
    );
    host[0] = token_id as i32;
}

/// Per-batch twin of `precompute_positions`. Fills B contiguous stripes
/// of `(num_hidden_layers + 1) * POS_SLOTS_PER_LAYER` slots in
/// `pbs.pos_array_device_batch` — one stripe per batch row b at absolute
/// position `start_pos + b`. Single host-side build, single htod.
///
/// Stripe b layout matches the single-position `state.pos_array_device`:
/// `[layer_idx * 3 + slot]` where slot ∈ {0=qk_pos, 1=main_rope_pos,
/// 2=indexer_rope_pos}.
pub(crate) fn precompute_positions_batched(
    cfg: &DeepseekV4Config,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    start_pos: u32,
    batch_size: usize,
) -> Result<(), String> {
    let slots_per_pos = (cfg.num_hidden_layers + 1) * POS_SLOTS_PER_LAYER;
    let total_i32s = batch_size * slots_per_pos;

    let comp_rope_mode = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_COMP_ROPE_POS").ok();
    let comp_rope_mode = comp_rope_mode.as_deref();

    let mut host: Vec<i32> = vec![0i32; total_i32s];
    for b in 0..batch_size {
        let pos = (start_pos as usize) + b;
        let stripe = b * slots_per_pos;
        for layer_idx in 0..=cfg.num_hidden_layers {
            let ratio = if layer_idx < cfg.num_hidden_layers {
                cfg.compress_ratios[layer_idx] as usize
            } else {
                0
            };
            let base = stripe + layer_idx * POS_SLOTS_PER_LAYER;
            host[base] = pos as i32;
            if ratio > 0 {
                // Default MUST be "start" — `(pos/ratio)*ratio` — to match the
                // decode path (`fill_pos_array_host`) and the reference ds4
                // (comp_pos = start of the just-closed window). This previously
                // defaulted to "mid" (+ ratio/2) while decode defaults to
                // "start", so the compressed KV was BUILT here with a different
                // compressor-RoPE phase than it is READ with at decode → far-
                // context (compressed) recall lost the tail of the prompt.
                // Keep the named modes identical to `fill_pos_array_host`.
                let main_rope_pos: i32 = match comp_rope_mode {
                    Some("end") => pos as i32,
                    Some("mid") => (((pos / ratio) * ratio) + ratio / 2) as i32,
                    _ => ((pos / ratio) * ratio) as i32,
                };
                let indexer_rope_pos = ((pos / ratio) * ratio) as i32;
                host[base + 1] = main_rope_pos;
                host[base + 2] = indexer_rope_pos;
            } else {
                host[base + 1] = 0;
                host[base + 2] = 0;
            }
        }
    }

    let bytes = unsafe { std::slice::from_raw_parts(host.as_ptr() as *const u8, total_i32s * 4) };
    gpu.memcpy_htod_auto(&pbs.pos_array_device_batch.buf, bytes)
        .map_err(|e| format!("htod pos_array_device_batch: {e:?}"))
}

/// Per-batch twin of `precompute_attn_state`. Fills B contiguous stripes
/// of 10 slots in `pbs.attn_state_buf_batch` — one stripe per batch row
/// b at absolute position `start_pos + b`. Slot layout matches
/// `fill_attn_state_host` (see line ~1389).
pub(crate) fn precompute_attn_state_batched(
    cfg: &DeepseekV4Config,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    start_pos: u32,
    batch_size: usize,
) -> Result<(), String> {
    let slots_per_pos = 10;
    let total_i32s = batch_size * slots_per_pos;

    let win = cfg.sliding_window as i32;
    let topk = cfg.index_topk as i32;
    let max_compressed = pbs.idx_score_capacity as i32;

    let mut host: Vec<i32> = vec![0i32; total_i32s];
    for b in 0..batch_size {
        let pos = (start_pos as i32) + b as i32;
        let stripe = b * slots_per_pos;

        let swa_slot = pos % win;
        let n_valid_swa = (pos + 1).min(win);
        let n_compressed_4 = capped_compressed_count(pos, 4, max_compressed);
        let n_compressed_128 = capped_compressed_count(pos, 128, max_compressed);
        let k_active_4 = topk.min(n_compressed_4);
        let k_active_128 = topk.min(n_compressed_128);
        let ring_slot_4 = 4 + (pos % 4);
        let commit_slot_4 = if (pos + 1) % 4 == 0 {
            let s = pos / 4;
            if s < max_compressed {
                s
            } else {
                -1
            }
        } else {
            -1
        };
        let ring_slot_128 = pos % 128;
        let commit_slot_128 = if (pos + 1) % 128 == 0 {
            let s = pos / 128;
            if s < max_compressed {
                s
            } else {
                -1
            }
        } else {
            -1
        };

        host[stripe] = swa_slot;
        host[stripe + 1] = n_valid_swa;
        host[stripe + 2] = n_compressed_4;
        host[stripe + 3] = n_compressed_128;
        host[stripe + 4] = k_active_4;
        host[stripe + 5] = k_active_128;
        host[stripe + 6] = ring_slot_4;
        host[stripe + 7] = commit_slot_4;
        host[stripe + 8] = ring_slot_128;
        host[stripe + 9] = commit_slot_128;
    }

    let bytes = unsafe { std::slice::from_raw_parts(host.as_ptr() as *const u8, total_i32s * 4) };
    gpu.memcpy_htod_auto(&pbs.attn_state_buf_batch.buf, bytes)
        .map_err(|e| format!("htod attn_state_buf_batch: {e:?}"))
}

/// Slice the pos_array for a given layer's slot. Caller passes the slot
/// constant (0=qk_pos, 1=main_comp_rope, 2=indexer_comp_rope).
pub(crate) fn pos_slot(
    state: &DeepseekV4State,
    layer_idx: usize,
    slot: usize,
) -> Result<rdna_compute::GpuTensor, String> {
    let arr = state
        .pos_array_device
        .as_ref()
        .ok_or_else(|| "pos_array_device not initialised".to_string())?;
    let offset = layer_idx * POS_SLOTS_PER_LAYER + slot;
    Ok(arr.sub_offset(offset, 1))
}

pub(crate) fn init_residual_streams(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    token_id: u32,
) -> Result<(), String> {
    let token_embd = weights
        .token_embd
        .as_ref()
        .ok_or_else(|| "init_residual_streams: token_embd not uploaded".to_string())?;
    let hidden = cfg.hidden_size;
    let hc_mult = cfg.hc_mult;

    if state.embed_scratch.is_none() {
        state.embed_scratch = Some(
            gpu.alloc_tensor(&[hidden], DType::F32)
                .map_err(|e| format!("alloc embed_scratch: {e:?}"))?,
        );
    }
    if state.residual_streams.is_none() {
        // Zero-init: alloc_tensor leaves memory uninitialized, but the
        // [embed, 0, 0, 0] init pattern relies on streams 1..hc_mult
        // being zero. `gpu.zeros` is the right primitive.
        let t = gpu
            .zeros(&[hc_mult, hidden], DType::F32)
            .map_err(|e| format!("alloc residual_streams: {e:?}"))?;
        state.residual_streams = Some(t);
    }
    if config_cache::hc_pingpong_on(&gpu.arch, cfg.mq2r) && state.residual_streams_next.is_none() {
        state.residual_streams_next = Some(
            gpu.alloc_tensor(&[hc_mult, hidden], DType::F32)
                .map_err(|e| format!("alloc residual_streams_next: {e:?}"))?,
        );
    }
    if state.tmp.is_none() {
        state.tmp = Some(
            gpu.alloc_tensor(&[hidden], DType::F32)
                .map_err(|e| format!("alloc tmp: {e:?}"))?,
        );
    }

    // Dequant + lookup token row → embed_scratch [hidden].
    let embed_scratch = state.embed_scratch.as_ref().unwrap();
    gpu.embedding_lookup_q8(token_embd, embed_scratch, token_id, hidden)
        .map_err(|e| format!("embedding_lookup_q8: {e:?}"))?;

    // **HC init**: per antirez ds4 `hc_from_plain_embedding` (ds4.c:4358),
    // ALL `hc_mult` streams are initialised with a COPY of the embedding,
    // NOT `[embed, 0, 0, 0]` as our prior comment claimed. The "0 streams"
    // pattern would have forced HC pre/post/comb to propagate signal from
    // stream 0 across layers, producing wrong magnitudes throughout the
    // forward.
    let streams = state.residual_streams.as_ref().unwrap();
    let bytes_per_stream = hidden * 4; // F32 = 4 bytes
    for h in 0..hc_mult {
        let dst_view = streams.sub_offset(h * hidden, hidden);
        gpu.memcpy_dtod_auto(&dst_view.buf, &embed_scratch.buf, bytes_per_stream)
            .map_err(|e| format!("d2d copy stream {h}: {e:?}"))?;
    }

    Ok(())
}

/// Reusable per-call scratch for the batched-prefill driver.
///
/// **Phase B status (2026-05-18):** growing. Currently holds the
/// per-layer batched intermediates needed by `q_lora_batched`. Future
/// per-stage batched helpers (kv_joint_batched, attn_batched,
/// ffn_batched, hc_mix_batched) extend this struct as they land.
///
/// Sized to `max_batch` rows everywhere; tensors are reused across
/// per-chunk layer iterations.
pub struct PrefillBatchScratch {
    pub max_batch: usize,
    /// Allocated row stride of `idx_scores_batch`. It tracks the state's
    /// active compressed-capacity bucket and is resized only before a request,
    /// never inside a captured verify body.
    pub idx_score_capacity: usize,
    /// DSpark verify retained routes, keyed by the full target batch B. These
    /// controllers are separate from `Gpu::replay`, which owns the certified
    /// ordinary-AR tape.
    pub dspark_verify_pm4: std::collections::BTreeMap<usize, ReplayController>,
    /// Embedding-lookup output `[max_batch, hidden]`. Source for the
    /// HC stream-broadcast init at chunk start.
    pub embed_batch: GpuTensor,
    /// HC residual streams `[max_batch, hc_mult, hidden]`. Lives across
    /// the full per-layer loop within a chunk.
    pub streams_batch: GpuTensor,
    /// Token-ids buffer feeding `embedding_lookup_q8_batched`.
    /// `[max_batch]` stored as F32 (same i32-in-F32-slots dtype-cosmetic
    /// pattern as qwen35's `pbs.tokens`).
    pub tokens: GpuTensor,
    /// FWHT-rotated attn_norm output `[max_batch, hidden]` feeding MQ4
    /// non-expert GEMMs.
    pub tmp_batch: GpuTensor,
    /// Plain attn_norm output `[max_batch, hidden]` feeding F32/Q8
    /// non-expert GEMMs.
    pub tmp_plain_batch: GpuTensor,
    /// Q-LoRA bottleneck `[max_batch, q_lora_rank]`. Reused: wq_a output
    /// → q_norm in place → fed to wq_b (after rotate into q_lat_rot_batch).
    pub q_lat_batch: GpuTensor,
    /// FWHT-rotated q_lat for the MQ4 wq_b path `[max_batch, q_lora_rank]`.
    pub q_lat_rot_batch: GpuTensor,
    /// Q output `[max_batch, n_heads, head_dim]`. wq_b output, then
    /// per-(batch, head) RMSNormed by `q_head_ones`.
    pub q_batch: GpuTensor,
    /// Per-head ones vector `[head_dim]` reused as the rmsnorm weight
    /// for the per-(batch, head) Q normalisation. Shared across batch.
    pub q_head_ones: GpuTensor,
    /// Joint KV `[max_batch, kv_dim]` where `kv_dim = n_kv_heads * head_dim`.
    /// wkv output, then kv_norm RMSNormed in place.
    pub kv_batch: GpuTensor,
    /// Per-batch absolute KV positions `[max_batch]` stored as F32 (the
    /// rope_tail_*_batched kernels read it as i32). Uploaded once per
    /// chunk: positions[b] = start_pos + b.
    pub positions: GpuTensor,
    /// HC control vector `[max_batch, 24]` — output of hc_compute_control
    /// _batched, in-place rescaled by hc_apply_alpha_batched, then split
    /// into pre/post/comb by hc_split_finalize_batched.
    pub hc_c_batch: GpuTensor,
    /// HC `pre` weights `[max_batch, hc_mult=4]`. Used by
    /// hc_input_map_4stream_batched and hc_mix_4stream_batched.
    pub hc_pre_batch: GpuTensor,
    /// HC `post` weights `[max_batch, hc_mult=4]`. Scale-multiplied
    /// sigmoid output. Feeds hc_mix_4stream_batched as the per-stream
    /// scale.
    pub hc_post_batch: GpuTensor,
    /// HC `comb` matrix `[max_batch, 4, 4]` — Sinkhorn-normalised to be
    /// doubly stochastic per batch row.
    pub hc_comb_batch: GpuTensor,
    /// HC transform input `[max_batch, hidden]` — output of mhc_pre's
    /// hc_input_map_4stream_batched. Feeds q_lora_batched / kv_joint
    /// _batched on the attention side, and the FFN gate/up on the FFN
    /// side.
    pub hc_x_in_batch: GpuTensor,
    /// Attention contribution `[max_batch, hidden]` produced by the
    /// attention block (Q · K → softmax → V → wo). Consumed by
    /// hc_attn_mix_batched as the `transform_out` argument.
    pub attn_out_batch: GpuTensor,
    /// FFN contribution `[max_batch, hidden]` produced by the routed
    /// MoE FFN. Consumed by hc_ffn_mix_batched as `transform_out`.
    pub ffn_out_batch: GpuTensor,
    /// Temporary `[max_batch, hc_mult, hidden]` for the hc_mix output
    /// before it's memcpy'd back into streams_batch. Mirrors the
    /// sequential path's reuse of `state.q` as the mix-output buffer.
    pub streams_out_batch: GpuTensor,
    /// Per-row visible SWA window `[max_batch, head_dim, swa_window]`
    /// produced by swa_visibility_stage_batched. DeepSeek V4 has K=V tied so
    /// one buffer feeds both the K and V args of the attention kernel.
    pub swa_staged_batch: GpuTensor,
    /// Per-row top-K K/V gather buffer `[max_batch, head_dim, topk_max]`
    /// produced by deepseek4_topk_kv_gather_batched (or the identity variant
    /// for ratio=128). Same K=V tied semantics.
    pub topk_staged_batch: GpuTensor,
    /// Per-row n_valid_swa array `[max_batch]` (i32-in-F32 slots).
    /// Tells deepseek4_attn_swa_topk_batched_f32 how many SWA entries are
    /// valid for each batch row.
    pub n_valid_swa_arr: GpuTensor,
    /// Per-row n_active_topk array `[max_batch]` (i32-in-F32 slots).
    pub n_active_topk_arr: GpuTensor,
    /// Per-row compressed-count array for ratio-4 indexer layers. Kept
    /// separate from `n_active_topk_arr` so a captured verify graph never
    /// needs to overwrite a live kernel input with an in-capture H2D copy.
    pub n_compressed_4_arr: GpuTensor,
    /// Capture-safe per-row active-topk arrays. DeepSeek V4 only has ratio-4
    /// and ratio-128 compressed-attention layers, so both arrays are computed
    /// and uploaded once at the verify-window boundary.
    pub n_active_topk_4_arr: GpuTensor,
    pub n_active_topk_128_arr: GpuTensor,
    /// Raw attention output `[max_batch, n_heads, head_dim]`. Output of
    /// deepseek4_attn_swa_topk_batched_f32; consumed by inverse RoPE + the
    /// O-LoRA wo_a/wo_b projection chain.
    pub attn_out_raw_batch: GpuTensor,
    /// FWHT-rotated attn_out_raw `[max_batch, n_heads * head_dim]`.
    /// Input to per-group wo_a batched GEMV (MQ4 weight path).
    pub attn_out_raw_rot_batch: GpuTensor,
    /// wo_a output `[max_batch, n_groups, o_lora_rank]`.
    pub wo_a_out_batch: GpuTensor,
    /// FWHT-rotated wo_a output `[max_batch, n_groups * o_lora_rank]`.
    /// Input to wo_b batched GEMV (MQ4 weight path).
    pub wo_a_out_rot_batch: GpuTensor,
    // ── FFN-side scratch ──
    pub ffn_x_rot_batch: GpuTensor,        // [B, hidden]
    pub ffn_x_plain_batch: GpuTensor,      // [B, hidden]
    pub ffn_shared_gate_batch: GpuTensor,  // [B, IM]
    pub ffn_shared_up_batch: GpuTensor,    // [B, IM]
    pub ffn_shared_rot_batch: GpuTensor,   // [B, IM]
    pub moe_scores_batch: GpuTensor,       // [B, n_exp]
    pub moe_topk_indices_batch: GpuTensor, // [B, k_top]  i32-in-F32
    pub moe_topk_weights_batch: GpuTensor, // [B, k_top]
    pub moe_gate_batch: GpuTensor,         // [B, k_top, IM]
    pub moe_up_batch: GpuTensor,           // [B, k_top, IM]
    pub moe_rot_batch: GpuTensor,          // [B, k_top, IM]
    /// Per-(token, krank) expert outputs for the atomic-free down path.
    /// Gated by HIPFIRE_DEEPSEEK4_MOE_DETERMINISTIC=1 (or grouped path which
    /// uses its own scratch). Sized [B, k_top, hidden] f32 — at DeepSeek V4
    /// max_batch=512 hidden=4096 K_TOP=6 = 48 MB.
    pub moe_down_expert_outputs: GpuTensor,
    // ── Indexer chain scratch (Step-1 perf pass) ──
    pub idx_q_batch: GpuTensor,      // [B, idx_n_heads, idx_head_dim]
    pub idx_w_batch: GpuTensor,      // [B, idx_n_heads]
    pub idx_scores_batch: GpuTensor, // [B, max_compressed]
    pub idx_topk_indices_batch: GpuTensor, // [B, index_topk]  i32-in-F32
    // ── Compressor batched-GEMV scratch (Phase 2.5 perf pass) ──
    // Holds the wkv / wgate compressor outputs across all B positions
    // so the GEMVs can be batched out of the per-position loop. Main
    // and indexer compressors get separate buffers because the proj_dim
    // differs (main=2*head_dim=1024, idx=2*idx_head_dim=256 for DeepSeek V4).
    pub comp_main_kv_batch: GpuTensor,    // [B, 2*head_dim]
    pub comp_main_score_batch: GpuTensor, // [B, 2*head_dim]
    pub comp_idx_kv_batch: GpuTensor,     // [B, 2*idx_head_dim]
    pub comp_idx_score_batch: GpuTensor,  // [B, 2*idx_head_dim]
    /// F32 compressor output stage `[B, head_dim]` used only when the
    /// long-lived cache is F16. Main and indexer commits reuse it serially.
    pub comp_cache_batch_f32: GpuTensor,
    // ── Scatter-by-expert MoE sort outputs ──
    // Single counting-sort produces these per layer; the grouped MoE
    // GEMVs then read each expert weight slab once with cache reuse.
    pub moe_sorted_b: GpuTensor,      // [B * K_TOP] i32
    pub moe_sorted_krank: GpuTensor,  // [B * K_TOP] i32
    pub moe_sorted_expert: GpuTensor, // [B * K_TOP] i32
    pub moe_expert_starts: GpuTensor, // [n_exp + 1] i32

    // ── SGLang-style scatter-grouped MoE pipeline (chunk_size ≥ 256) ──
    // Outputs of moe_scatter_fused_k8 feed gemm_mq2g256_lloyd_moe_grouped
    // _wmma_k2 and the unscatter/down-combine kernels. Sized for the
    // worst-case `m_total_max = max_batch * K_TOP + n_exp * BLOCK_M(=16)`
    // padded scatter layout.
    pub moe_expert_token_counts: GpuTensor, // [n_exp]      i32 (Raw)
    pub moe_expert_offsets: GpuTensor,      // [n_exp + 1]  i32 (Raw)
    pub moe_sorted_slot_index: GpuTensor,   // [m_total_max] i32 (Raw)
    pub moe_expert_tile_ids: GpuTensor,     // [m_total_max / 16] i32 (Raw)
    pub moe_inverse_perm: GpuTensor,        // [B * K_TOP]  i32 (Raw)
    /// Output of grouped gate_up GEMM. [m_total_max × 2*mi] f32.
    pub moe_y_gate_up_grouped: GpuTensor,
    /// Permuted, post-silu-mul intermediate. [m_total_max × mi] f32.
    /// Built by `moe_gate_up_unscatter_k8` then re-scattered by silu-mul,
    /// or written directly by a fused silu-mul kernel into grouped order.
    /// Input to the grouped down GEMM.
    pub moe_x_grouped: GpuTensor,
    /// Output of grouped down GEMM. [m_total_max × hidden] f32.
    /// Combined into the residual stream by `moe_down_combine_grouped_k8`.
    pub moe_y_down_grouped: GpuTensor,
    // ── F16 staging for WMMA compressor GEMMs ──
    // F32 attention-norm output gets converted once per layer into
    // these buffers, then the four compressor GEMMs (wkv/wgate ×
    // main/idx) consume F16 inputs directly. Sized at [max_batch,
    // hidden] like tmp_batch; 1/2 the per-element bytes of F32.
    pub tmp_batch_f16: GpuTensor, // [B, hidden] F16 (stored as Raw)
    pub tmp_plain_batch_f16: GpuTensor, // [B, hidden] F16 (stored as Raw)
    /// Generic F16 staging buffer for WMMA HFQ4 GEMMs. Sized at
    /// `max_batch * max_dim * 2 bytes` so any batched GEMM input can
    /// be converted F32→F16 in place before dispatch. max_dim is the
    /// largest K dim across all DeepSeek V4 batched GEMM call sites — wo_b's
    /// K = groups × o_lora_rank for DeepSeek V4 (= 8 × 1024 = 8192).
    pub wmma_x_scratch_f16: GpuTensor,
    /// Per-compress-event RoPE positions buffer for the Phase A
    /// batched compressor pipeline. Sized [max_batch] F32 (i32-in-F32)
    /// since at B=64 ratio=4 we have at most 16 events per layer and
    /// ratio=128 has at most 1; total fits well under max_batch slots.
    /// Separate from `pbs.positions` (which holds the chunk's
    /// [batch_size] absolute positions and is read by the indexer).
    pub comp_positions: GpuTensor,
    /// Per-batch-position pos_array (Option B per-batch state).
    /// `[max_batch * (num_hidden_layers + 1) * POS_SLOTS_PER_LAYER]` i32
    /// stored as F32 — each batch row b occupies a stripe of
    /// `(L+1) * 3` slots matching the single-position `state.pos_array_device`
    /// layout. Populated once per chunk by `precompute_positions_batched`,
    /// then sub-viewed into `state.pos_array_device` during the per-position
    /// compressor fallback loop so existing per-position kernels read the
    /// right batch row.
    pub pos_array_device_batch: GpuTensor,
    /// Per-batch-position attn_state buffer (Option B per-batch state).
    /// `[max_batch * ATTN_STATE_SLOTS=10]` i32 stored as F32. Same
    /// swap-and-sub-view pattern as pos_array_device_batch.
    pub attn_state_buf_batch: GpuTensor,
    /// Batched MTP next-token ids `[max_batch]` stored as F32 (i32-in-F32
    /// slot pattern). Per-position next-token id, fed to the batched
    /// embedding lookup at the start of `mtp_forward_batched`.
    pub mtp_tokens_batch: GpuTensor,
    /// Batched MTP embed output `[max_batch, hidden]`. embedding_lookup_q8
    /// _batched writes one row per batch position from `mtp_tokens_batch`.
    pub mtp_embed_batch: GpuTensor,
    /// Batched MTP e_norm output `[max_batch, hidden]`. `mtp_enorm`
    /// applied to `mtp_embed_batch` per batch row.
    pub mtp_e_norm_batch: GpuTensor,
    /// Batched MTP h_norm output `[max_batch, hc_mult, hidden]`. `mtp_hnorm`
    /// applied to the main forward's `streams_batch` per (batch, HC row).
    /// Consumed by the per-HC `mtp_h_proj` GEMV that writes the new
    /// `streams_batch` contents at the start of the MTP layer block.
    pub mtp_h_norm_batch: GpuTensor,
    /// Batched MTP x_e output `[max_batch, hidden]`. `mtp_e_proj @ e_norm`
    /// per batch row; broadcast-added to every HC row of the rebuilt
    /// streams_batch.
    pub mtp_x_e_batch: GpuTensor,
}

/// Constructor-local owner for one PBS allocation. `GpuTensor` deliberately
/// has no `Drop`, so a struct literal with dozens of fallible allocations leaks
/// every earlier tensor if a later allocation fails. Each staged tensor returns
/// itself to the exact owning GPU unless `into_tensor` publishes it into the
/// completed `PrefillBatchScratch`.
struct StagedPrefillTensor {
    gpu: *mut Gpu,
    tensor: Option<GpuTensor>,
}

impl StagedPrefillTensor {
    fn new(gpu: &mut Gpu, tensor: GpuTensor) -> Self {
        Self {
            gpu,
            tensor: Some(tensor),
        }
    }

    fn into_tensor(mut self) -> GpuTensor {
        self.tensor
            .take()
            .expect("PBS staged tensor disarmed twice")
    }
}

impl Drop for StagedPrefillTensor {
    fn drop(&mut self) {
        let Some(tensor) = self.tensor.take() else {
            return;
        };
        // SAFETY: every staging value is created and destroyed inside
        // `PrefillBatchScratch::new`, before its caller's `&mut Gpu` can leave
        // scope. Staged values are not returned or stored anywhere.
        unsafe {
            let _ = (&mut *self.gpu).free_tensor(tensor);
        }
    }
}

impl PrefillBatchScratch {
    /// Exact requested allocation bytes for [`Self::new`]. This mirrors the
    /// constructor's complete tensor inventory and exists so a transactional
    /// multi-device loader can fail before allocating either owner. Values are
    /// HIP allocation requests (all are >= the pool's 256-byte minimum for the
    /// DS4 product shape); driver-internal page rounding is recorded separately
    /// from post-load `hipMemGetInfo` deltas.
    pub fn projected_allocation_bytes(
        cfg: &DeepseekV4Config,
        max_batch: usize,
    ) -> Result<usize, String> {
        let b = max_batch as u128;
        let hidden = cfg.hidden_size as u128;
        let q_rank = cfg.q_lora_rank as u128;
        let n_heads = cfg.num_attention_heads as u128;
        let head_dim = cfg.head_dim as u128;
        let hc = cfg.hc_mult as u128;
        let n_exp = cfg.n_routed_experts as u128;
        let topk = cfg.num_experts_per_tok as u128;
        let moe = cfg.moe_intermediate_size as u128;
        let idx_heads = cfg.index_n_heads as u128;
        let idx_dim = cfg.index_head_dim as u128;
        let idx_topk = cfg.index_topk as u128;
        let kv_dim = (cfg.num_key_value_heads * cfg.head_dim) as u128;
        let idx_score_capacity =
            crate::deepseek4::CompressorCapacityPlan::new(cfg.max_position_embeddings)?
                .active_rows() as u128;
        let block_m = 16u128;
        let m_total = b * topk + n_exp * block_m;
        let mut f32_elements = 0u128;
        let mut raw_bytes = 0u128;
        let mut add = |elements: u128| -> Result<(), String> {
            f32_elements = f32_elements
                .checked_add(elements)
                .ok_or_else(|| "PrefillBatchScratch projection overflow".to_string())?;
            Ok(())
        };

        add(head_dim)?; // q_head_ones
        add(b * hidden)?; // embed
        add(b * hc * hidden)?; // streams
        add(b)?; // tokens
        add(2 * b * hidden)?; // tmp + tmp_plain
        add(2 * b * q_rank)?; // q_lat + q_lat_rot
        add(b * n_heads * head_dim)?; // q
        add(b * kv_dim)?;
        add(b)?; // positions
        add(b * 24)?;
        add(2 * b * hc)?; // hc pre/post
        add(b * hc * hc)?;
        add(2 * b * hidden)?; // hc_x + attn_out
        add(b * hidden)?; // ffn_out
        add(b * hc * hidden)?; // streams_out
        add(b * head_dim * cfg.sliding_window as u128)?;
        add(b * head_dim * idx_topk)?;
        add(5 * b)?; // per-row attention/indexer counts
        add(2 * b * n_heads * head_dim)?; // raw attn + rotated
        add(2 * b * cfg.o_groups as u128 * cfg.o_lora_rank as u128)?;
        add(2 * b * hidden)?; // FFN x rotated/plain
        add(3 * b * moe)?; // shared gate/up/rotated
        add(b * n_exp)?;
        add(2 * b * topk)?; // top-k indices + weights
        add(3 * b * topk * moe)?; // routed gate/up/rotated
        add(b * topk * hidden)?; // routed down outputs
        add(b * idx_heads * idx_dim)?;
        add(b * idx_heads)?;
        add(b * idx_score_capacity)?;
        add(b * idx_topk)?;
        add(4 * b * head_dim)?; // main compressor kv + score
        add(4 * b * idx_dim)?; // indexer compressor kv + score
        add(b * head_dim)?; // F16 compressor-cache commit staging
        add(3 * b * topk)?; // sorted b/krank/expert
        add(n_exp + 1)?; // expert starts
        raw_bytes += n_exp * 4; // expert token counts
        raw_bytes += (n_exp + 1) * 4; // expert offsets
        raw_bytes += m_total * 4; // sorted slot index
        raw_bytes += (m_total / block_m) * 4; // expert tile ids
        raw_bytes += b * topk * 4; // inverse permutation
        add(m_total * 2 * moe)?; // grouped gate/up
        add(m_total * moe)?; // grouped activation
        add(m_total * hidden)?; // grouped down
        raw_bytes += 2 * b * hidden * 2; // two F16 activation staging slabs
        add(b)?; // compressor positions
        add(b * (cfg.num_hidden_layers as u128 + 1) * POS_SLOTS_PER_LAYER as u128)?;
        add(b * 10)?;
        add(b)?; // MTP tokens
        add(b * hidden)?; // MTP embed
        add(b * hidden)?; // MTP e norm
        add(b * hc * hidden)?; // MTP h norm
        add(b * hidden)?; // MTP projected embed
        let per_group_in = (cfg.num_attention_heads / cfg.o_groups) * cfg.head_dim;
        let max_dim = (cfg.o_groups * cfg.o_lora_rank)
            .max(cfg.hidden_size)
            .max(cfg.q_lora_rank)
            .max(cfg.o_groups * per_group_in) as u128;
        raw_bytes += b * max_dim * 2; // WMMA F16 staging

        let bytes = f32_elements
            .checked_mul(4)
            .and_then(|bytes| bytes.checked_add(raw_bytes))
            .ok_or_else(|| "PrefillBatchScratch byte projection overflow".to_string())?;
        usize::try_from(bytes)
            .map_err(|_| "PrefillBatchScratch projection exceeds usize".to_string())
    }

    /// Allocate scratch for prefill chunks of up to `max_batch` tokens.
    /// Sizes track the DeepSeek V4 config's hidden_size / q_lora_rank /
    /// num_attention_heads × head_dim.
    pub fn new(gpu: &mut Gpu, cfg: &DeepseekV4Config, max_batch: usize) -> Result<Self, String> {
        let hidden = cfg.hidden_size;
        let q_rank = cfg.q_lora_rank;
        let n_heads = cfg.num_attention_heads;
        let head_dim = cfg.head_dim;
        let hc_mult = cfg.hc_mult;
        let idx_score_capacity =
            crate::deepseek4::CompressorCapacityPlan::new(cfg.max_position_embeddings)?
                .active_rows();

        let alloc =
            |gpu: &mut Gpu, shape: &[usize], label: &str| -> Result<StagedPrefillTensor, String> {
                let tensor = gpu
                    .alloc_tensor(shape, DType::F32)
                    .map_err(|e| format!("PrefillBatchScratch alloc {label}: {e:?}"))?;
                Ok(StagedPrefillTensor::new(gpu, tensor))
            };
        let zeros = |gpu: &mut Gpu,
                     shape: &[usize],
                     dtype: DType,
                     label: &str|
         -> Result<StagedPrefillTensor, String> {
            let tensor = gpu
                .zeros(shape, dtype)
                .map_err(|e| format!("PrefillBatchScratch zeros {label}: {e:?}"))?;
            Ok(StagedPrefillTensor::new(gpu, tensor))
        };

        let ones_host = vec![1.0f32; head_dim];
        let q_head_ones = {
            let tensor = gpu
                .upload_f32(&ones_host, &[head_dim])
                .map_err(|e| format!("PrefillBatchScratch upload q_head_ones: {e:?}"))?;
            StagedPrefillTensor::new(gpu, tensor)
        };
        let kv_dim = cfg.num_key_value_heads * head_dim;
        let block_m = 16;
        let m_total_max = max_batch * cfg.num_experts_per_tok + cfg.n_routed_experts * block_m;
        let per_group_in = (n_heads / cfg.o_groups) * head_dim;
        let wmma_max_dim = (cfg.o_groups * cfg.o_lora_rank)
            .max(hidden)
            .max(cfg.q_lora_rank)
            .max(cfg.o_groups * per_group_in);

        macro_rules! alloc_f32 {
            ($shape:expr, $label:literal) => {
                alloc(gpu, $shape, $label)?
            };
        }
        macro_rules! zero_f32 {
            ($shape:expr, $label:literal) => {
                zeros(gpu, $shape, DType::F32, $label)?
            };
        }
        macro_rules! zero_raw {
            ($shape:expr, $label:literal) => {
                zeros(gpu, $shape, DType::Raw, $label)?
            };
        }

        // Allocate every tensor while each previous allocation remains armed.
        // Only the infallible publication block below disarms them.
        let embed_batch = alloc_f32!(&[max_batch, hidden], "embed_batch");
        let streams_batch = zero_f32!(&[max_batch, hc_mult, hidden], "streams_batch");
        let tokens = alloc_f32!(&[max_batch], "tokens");
        let tmp_batch = alloc_f32!(&[max_batch, hidden], "tmp_batch");
        let tmp_plain_batch = alloc_f32!(&[max_batch, hidden], "tmp_plain_batch");
        let q_lat_batch = alloc_f32!(&[max_batch, q_rank], "q_lat_batch");
        let q_lat_rot_batch = alloc_f32!(&[max_batch, q_rank], "q_lat_rot_batch");
        let q_batch = alloc_f32!(&[max_batch, n_heads, head_dim], "q_batch");
        let kv_batch = alloc_f32!(&[max_batch, kv_dim], "kv_batch");
        let positions = alloc_f32!(&[max_batch], "positions");
        let hc_c_batch = alloc_f32!(&[max_batch, 24], "hc_c_batch");
        let hc_pre_batch = alloc_f32!(&[max_batch, hc_mult], "hc_pre_batch");
        let hc_post_batch = alloc_f32!(&[max_batch, hc_mult], "hc_post_batch");
        let hc_comb_batch = alloc_f32!(&[max_batch, hc_mult, hc_mult], "hc_comb_batch");
        let hc_x_in_batch = alloc_f32!(&[max_batch, hidden], "hc_x_in_batch");
        let attn_out_batch = alloc_f32!(&[max_batch, hidden], "attn_out_batch");
        let ffn_out_batch = alloc_f32!(&[max_batch, hidden], "ffn_out_batch");
        let streams_out_batch = alloc_f32!(&[max_batch, hc_mult, hidden], "streams_out_batch");
        let swa_staged_batch = alloc_f32!(
            &[max_batch, head_dim, cfg.sliding_window],
            "swa_staged_batch"
        );
        let topk_staged_batch =
            alloc_f32!(&[max_batch, head_dim, cfg.index_topk], "topk_staged_batch");
        let n_valid_swa_arr = alloc_f32!(&[max_batch], "n_valid_swa_arr");
        let n_active_topk_arr = alloc_f32!(&[max_batch], "n_active_topk_arr");
        let n_compressed_4_arr = alloc_f32!(&[max_batch], "n_compressed_4_arr");
        let n_active_topk_4_arr = alloc_f32!(&[max_batch], "n_active_topk_4_arr");
        let n_active_topk_128_arr = alloc_f32!(&[max_batch], "n_active_topk_128_arr");
        let attn_out_raw_batch = alloc_f32!(&[max_batch, n_heads, head_dim], "attn_out_raw_batch");
        let attn_out_raw_rot_batch =
            alloc_f32!(&[max_batch, n_heads * head_dim], "attn_out_raw_rot_batch");
        let wo_a_out_batch = alloc_f32!(
            &[max_batch, cfg.o_groups, cfg.o_lora_rank],
            "wo_a_out_batch"
        );
        let wo_a_out_rot_batch = alloc_f32!(
            &[max_batch, cfg.o_groups * cfg.o_lora_rank],
            "wo_a_out_rot_batch"
        );
        let ffn_x_rot_batch = alloc_f32!(&[max_batch, hidden], "ffn_x_rot_batch");
        let ffn_x_plain_batch = alloc_f32!(&[max_batch, hidden], "ffn_x_plain_batch");
        let ffn_shared_gate_batch = alloc_f32!(
            &[max_batch, cfg.moe_intermediate_size],
            "ffn_shared_gate_batch"
        );
        let ffn_shared_up_batch = alloc_f32!(
            &[max_batch, cfg.moe_intermediate_size],
            "ffn_shared_up_batch"
        );
        let ffn_shared_rot_batch = alloc_f32!(
            &[max_batch, cfg.moe_intermediate_size],
            "ffn_shared_rot_batch"
        );
        let moe_scores_batch = alloc_f32!(&[max_batch, cfg.n_routed_experts], "moe_scores_batch");
        let moe_topk_indices_batch = alloc_f32!(
            &[max_batch, cfg.num_experts_per_tok],
            "moe_topk_indices_batch"
        );
        let moe_topk_weights_batch = alloc_f32!(
            &[max_batch, cfg.num_experts_per_tok],
            "moe_topk_weights_batch"
        );
        let moe_gate_batch = alloc_f32!(
            &[
                max_batch,
                cfg.num_experts_per_tok,
                cfg.moe_intermediate_size
            ],
            "moe_gate_batch"
        );
        let moe_up_batch = alloc_f32!(
            &[
                max_batch,
                cfg.num_experts_per_tok,
                cfg.moe_intermediate_size
            ],
            "moe_up_batch"
        );
        let moe_rot_batch = alloc_f32!(
            &[
                max_batch,
                cfg.num_experts_per_tok,
                cfg.moe_intermediate_size
            ],
            "moe_rot_batch"
        );
        let moe_down_expert_outputs = alloc_f32!(
            &[max_batch, cfg.num_experts_per_tok, hidden],
            "moe_down_expert_outputs"
        );
        let idx_q_batch = alloc_f32!(
            &[max_batch, cfg.index_n_heads, cfg.index_head_dim],
            "idx_q_batch"
        );
        let idx_w_batch = alloc_f32!(&[max_batch, cfg.index_n_heads], "idx_w_batch");
        let idx_scores_batch = alloc_f32!(&[max_batch, idx_score_capacity], "idx_scores_batch");
        let idx_topk_indices_batch =
            alloc_f32!(&[max_batch, cfg.index_topk], "idx_topk_indices_batch");
        let comp_main_kv_batch = alloc_f32!(&[max_batch, 2 * head_dim], "comp_main_kv_batch");
        let comp_main_score_batch = alloc_f32!(&[max_batch, 2 * head_dim], "comp_main_score_batch");
        let comp_idx_kv_batch =
            alloc_f32!(&[max_batch, 2 * cfg.index_head_dim], "comp_idx_kv_batch");
        let comp_idx_score_batch =
            alloc_f32!(&[max_batch, 2 * cfg.index_head_dim], "comp_idx_score_batch");
        let comp_cache_batch_f32 = alloc_f32!(&[max_batch, head_dim], "comp_cache_batch_f32");
        let moe_sorted_b = alloc_f32!(&[max_batch * cfg.num_experts_per_tok], "moe_sorted_b");
        let moe_sorted_krank =
            alloc_f32!(&[max_batch * cfg.num_experts_per_tok], "moe_sorted_krank");
        let moe_sorted_expert =
            alloc_f32!(&[max_batch * cfg.num_experts_per_tok], "moe_sorted_expert");
        let moe_expert_starts = alloc_f32!(&[cfg.n_routed_experts + 1], "moe_expert_starts");
        let moe_expert_token_counts =
            zero_raw!(&[cfg.n_routed_experts * 4], "moe_expert_token_counts");
        let moe_expert_offsets = zero_raw!(&[(cfg.n_routed_experts + 1) * 4], "moe_expert_offsets");
        let moe_sorted_slot_index = zero_raw!(&[m_total_max * 4], "moe_sorted_slot_index");
        let moe_expert_tile_ids = zero_raw!(&[(m_total_max / block_m) * 4], "moe_expert_tile_ids");
        let moe_inverse_perm = zero_raw!(
            &[max_batch * cfg.num_experts_per_tok * 4],
            "moe_inverse_perm"
        );
        let moe_y_gate_up_grouped = alloc_f32!(
            &[m_total_max, 2 * cfg.moe_intermediate_size],
            "moe_y_gate_up_grouped"
        );
        let moe_x_grouped = alloc_f32!(&[m_total_max, cfg.moe_intermediate_size], "moe_x_grouped");
        let moe_y_down_grouped = alloc_f32!(&[m_total_max, hidden], "moe_y_down_grouped");
        let mut tmp_batch_f16 = zero_raw!(&[max_batch * hidden * 2], "tmp_batch_f16");
        if let Some(tensor) = tmp_batch_f16.tensor.as_mut() {
            tensor.dtype = DType::F16;
            tensor.shape = vec![max_batch, hidden];
        }
        let mut tmp_plain_batch_f16 = zero_raw!(&[max_batch * hidden * 2], "tmp_plain_batch_f16");
        if let Some(tensor) = tmp_plain_batch_f16.tensor.as_mut() {
            tensor.dtype = DType::F16;
            tensor.shape = vec![max_batch, hidden];
        }
        let comp_positions = alloc_f32!(&[max_batch], "comp_positions");
        let pos_array_device_batch = alloc_f32!(
            &[max_batch * (cfg.num_hidden_layers + 1) * POS_SLOTS_PER_LAYER],
            "pos_array_device_batch"
        );
        let attn_state_buf_batch = alloc_f32!(&[max_batch * 10], "attn_state_buf_batch");
        let mtp_tokens_batch = alloc_f32!(&[max_batch], "mtp_tokens_batch");
        let mtp_embed_batch = alloc_f32!(&[max_batch, hidden], "mtp_embed_batch");
        let mtp_e_norm_batch = alloc_f32!(&[max_batch, hidden], "mtp_e_norm_batch");
        let mtp_h_norm_batch = alloc_f32!(&[max_batch, hc_mult, hidden], "mtp_h_norm_batch");
        let mtp_x_e_batch = alloc_f32!(&[max_batch, hidden], "mtp_x_e_batch");
        let mut wmma_x_scratch_f16 =
            zero_raw!(&[max_batch * wmma_max_dim * 2], "wmma_x_scratch_f16");
        if let Some(tensor) = wmma_x_scratch_f16.tensor.as_mut() {
            tensor.dtype = DType::F16;
            tensor.shape = vec![max_batch, wmma_max_dim];
        }

        Ok(Self {
            max_batch,
            idx_score_capacity,
            dspark_verify_pm4: std::collections::BTreeMap::new(),
            embed_batch: embed_batch.into_tensor(),
            streams_batch: streams_batch.into_tensor(),
            tokens: tokens.into_tensor(),
            tmp_batch: tmp_batch.into_tensor(),
            tmp_plain_batch: tmp_plain_batch.into_tensor(),
            q_lat_batch: q_lat_batch.into_tensor(),
            q_lat_rot_batch: q_lat_rot_batch.into_tensor(),
            q_batch: q_batch.into_tensor(),
            q_head_ones: q_head_ones.into_tensor(),
            kv_batch: kv_batch.into_tensor(),
            positions: positions.into_tensor(),
            hc_c_batch: hc_c_batch.into_tensor(),
            hc_pre_batch: hc_pre_batch.into_tensor(),
            hc_post_batch: hc_post_batch.into_tensor(),
            hc_comb_batch: hc_comb_batch.into_tensor(),
            hc_x_in_batch: hc_x_in_batch.into_tensor(),
            attn_out_batch: attn_out_batch.into_tensor(),
            ffn_out_batch: ffn_out_batch.into_tensor(),
            streams_out_batch: streams_out_batch.into_tensor(),
            swa_staged_batch: swa_staged_batch.into_tensor(),
            topk_staged_batch: topk_staged_batch.into_tensor(),
            n_valid_swa_arr: n_valid_swa_arr.into_tensor(),
            n_active_topk_arr: n_active_topk_arr.into_tensor(),
            n_compressed_4_arr: n_compressed_4_arr.into_tensor(),
            n_active_topk_4_arr: n_active_topk_4_arr.into_tensor(),
            n_active_topk_128_arr: n_active_topk_128_arr.into_tensor(),
            attn_out_raw_batch: attn_out_raw_batch.into_tensor(),
            attn_out_raw_rot_batch: attn_out_raw_rot_batch.into_tensor(),
            wo_a_out_batch: wo_a_out_batch.into_tensor(),
            wo_a_out_rot_batch: wo_a_out_rot_batch.into_tensor(),
            ffn_x_rot_batch: ffn_x_rot_batch.into_tensor(),
            ffn_x_plain_batch: ffn_x_plain_batch.into_tensor(),
            ffn_shared_gate_batch: ffn_shared_gate_batch.into_tensor(),
            ffn_shared_up_batch: ffn_shared_up_batch.into_tensor(),
            ffn_shared_rot_batch: ffn_shared_rot_batch.into_tensor(),
            moe_scores_batch: moe_scores_batch.into_tensor(),
            moe_topk_indices_batch: moe_topk_indices_batch.into_tensor(),
            moe_topk_weights_batch: moe_topk_weights_batch.into_tensor(),
            moe_gate_batch: moe_gate_batch.into_tensor(),
            moe_up_batch: moe_up_batch.into_tensor(),
            moe_rot_batch: moe_rot_batch.into_tensor(),
            moe_down_expert_outputs: moe_down_expert_outputs.into_tensor(),
            idx_q_batch: idx_q_batch.into_tensor(),
            idx_w_batch: idx_w_batch.into_tensor(),
            idx_scores_batch: idx_scores_batch.into_tensor(),
            idx_topk_indices_batch: idx_topk_indices_batch.into_tensor(),
            comp_main_kv_batch: comp_main_kv_batch.into_tensor(),
            comp_main_score_batch: comp_main_score_batch.into_tensor(),
            comp_idx_kv_batch: comp_idx_kv_batch.into_tensor(),
            comp_idx_score_batch: comp_idx_score_batch.into_tensor(),
            comp_cache_batch_f32: comp_cache_batch_f32.into_tensor(),
            moe_sorted_b: moe_sorted_b.into_tensor(),
            moe_sorted_krank: moe_sorted_krank.into_tensor(),
            moe_sorted_expert: moe_sorted_expert.into_tensor(),
            moe_expert_starts: moe_expert_starts.into_tensor(),
            moe_expert_token_counts: moe_expert_token_counts.into_tensor(),
            moe_expert_offsets: moe_expert_offsets.into_tensor(),
            moe_sorted_slot_index: moe_sorted_slot_index.into_tensor(),
            moe_expert_tile_ids: moe_expert_tile_ids.into_tensor(),
            moe_inverse_perm: moe_inverse_perm.into_tensor(),
            moe_y_gate_up_grouped: moe_y_gate_up_grouped.into_tensor(),
            moe_x_grouped: moe_x_grouped.into_tensor(),
            moe_y_down_grouped: moe_y_down_grouped.into_tensor(),
            tmp_batch_f16: tmp_batch_f16.into_tensor(),
            tmp_plain_batch_f16: tmp_plain_batch_f16.into_tensor(),
            comp_positions: comp_positions.into_tensor(),
            pos_array_device_batch: pos_array_device_batch.into_tensor(),
            attn_state_buf_batch: attn_state_buf_batch.into_tensor(),
            mtp_tokens_batch: mtp_tokens_batch.into_tensor(),
            mtp_embed_batch: mtp_embed_batch.into_tensor(),
            mtp_e_norm_batch: mtp_e_norm_batch.into_tensor(),
            mtp_h_norm_batch: mtp_h_norm_batch.into_tensor(),
            mtp_x_e_batch: mtp_x_e_batch.into_tensor(),
            wmma_x_scratch_f16: wmma_x_scratch_f16.into_tensor(),
        })
    }

    /// Resize the batched indexer score slab to a new stable row stride.
    /// Any retained verify route owns the old pointer and must be dropped
    /// before that allocation is returned to the pool.
    pub fn ensure_idx_score_capacity(
        &mut self,
        gpu: &mut Gpu,
        required_rows: usize,
    ) -> Result<bool, String> {
        if required_rows <= self.idx_score_capacity {
            return Ok(false);
        }
        let replacement = gpu
            .alloc_tensor(&[self.max_batch, required_rows], DType::F32)
            .map_err(|e| {
                format!(
                    "PrefillBatchScratch grow idx_scores_batch {} -> {required_rows}: {e:?}",
                    self.idx_score_capacity
                )
            })?;
        self.dspark_verify_pm4.clear();
        let old = std::mem::replace(&mut self.idx_scores_batch, replacement);
        gpu.free_tensor(old)
            .map_err(|e| format!("PrefillBatchScratch free old idx_scores_batch: {e:?}"))?;
        // This is a request-boundary geometry change, not a hot-loop free.
        // Keeping the old, potentially hundreds-of-MiB score slab in the pool
        // can make the cache's second admission check fail after the first one
        // passed. Return pooled blocks to HIP before committing the new stride.
        gpu.drain_pool();
        self.idx_score_capacity = required_rows;
        Ok(true)
    }

    /// Release every GPU buffer this prefill-batch scratch owns back to
    /// the pool. Consumes self. Called from `unload_model` on idle
    /// eviction / explicit unload so the ~50 sizeable per-chunk buffers
    /// (embed_batch, streams_batch, swa_staged_batch, MoE grouped
    /// scratches, …) actually return their VRAM rather than leaking.
    pub fn free_gpu(self, gpu: &mut Gpu) {
        // Destroy retained verify queues/kernargs before returning any captured
        // PBS allocation to the pool.
        drop(self.dspark_verify_pm4);
        for t in [
            self.embed_batch,
            self.streams_batch,
            self.tokens,
            self.tmp_batch,
            self.tmp_plain_batch,
            self.q_lat_batch,
            self.q_lat_rot_batch,
            self.q_batch,
            self.q_head_ones,
            self.kv_batch,
            self.positions,
            self.hc_c_batch,
            self.hc_pre_batch,
            self.hc_post_batch,
            self.hc_comb_batch,
            self.hc_x_in_batch,
            self.attn_out_batch,
            self.ffn_out_batch,
            self.streams_out_batch,
            self.swa_staged_batch,
            self.topk_staged_batch,
            self.n_valid_swa_arr,
            self.n_active_topk_arr,
            self.n_compressed_4_arr,
            self.n_active_topk_4_arr,
            self.n_active_topk_128_arr,
            self.attn_out_raw_batch,
            self.attn_out_raw_rot_batch,
            self.wo_a_out_batch,
            self.wo_a_out_rot_batch,
            self.ffn_x_rot_batch,
            self.ffn_x_plain_batch,
            self.ffn_shared_gate_batch,
            self.ffn_shared_up_batch,
            self.ffn_shared_rot_batch,
            self.moe_scores_batch,
            self.moe_topk_indices_batch,
            self.moe_topk_weights_batch,
            self.moe_gate_batch,
            self.moe_up_batch,
            self.moe_rot_batch,
            self.moe_down_expert_outputs,
            self.idx_q_batch,
            self.idx_w_batch,
            self.idx_scores_batch,
            self.idx_topk_indices_batch,
            self.comp_main_kv_batch,
            self.comp_main_score_batch,
            self.comp_idx_kv_batch,
            self.comp_idx_score_batch,
            self.comp_cache_batch_f32,
            self.moe_sorted_b,
            self.moe_sorted_krank,
            self.moe_sorted_expert,
            self.moe_expert_starts,
            self.moe_expert_token_counts,
            self.moe_expert_offsets,
            self.moe_sorted_slot_index,
            self.moe_expert_tile_ids,
            self.moe_inverse_perm,
            self.moe_y_gate_up_grouped,
            self.moe_x_grouped,
            self.moe_y_down_grouped,
            self.tmp_batch_f16,
            self.tmp_plain_batch_f16,
            self.wmma_x_scratch_f16,
            self.comp_positions,
            self.pos_array_device_batch,
            self.attn_state_buf_batch,
            self.mtp_tokens_batch,
            self.mtp_embed_batch,
            self.mtp_e_norm_batch,
            self.mtp_h_norm_batch,
            self.mtp_x_e_batch,
        ] {
            let _ = gpu.free_tensor(t);
        }
    }
}

/// Batched twin of `hc_attn_mix` for Phase B2 chunk forward.
///
/// X_{l+1}[b] = comb[b] · X_l[b] + post[b] · attn_out[b]
/// where comb, post are from the latest mhc_pre_batched(is_attn=true) call.
/// The mix output is written into pbs.streams_out_batch, then copied
/// back into pbs.streams_batch (mirrors the sequential pattern of
/// staging into state.q before the d2d memcpy).
#[inline]
fn dspark_requires_typed_device_copy(gpu: &Gpu) -> bool {
    gpu.replay.is_recording() || gpu.graphs.capture_mode || gpu.flags.force_blob_path
}

#[allow(dead_code)]
pub(crate) fn hc_attn_mix_batched(
    cfg: &DeepseekV4Config,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    batch_size: usize,
) -> Result<(), String> {
    gpu.hc_mix_4stream_batched(
        &pbs.streams_batch,
        &pbs.hc_comb_batch,
        &pbs.hc_post_batch,
        &pbs.attn_out_batch,
        &pbs.streams_out_batch,
        cfg.hidden_size as i32,
        batch_size as i32,
    )
    .map_err(|e| format!("hc_mix_4stream_batched (attn): {e:?}"))?;

    let elems = batch_size * cfg.hc_mult * cfg.hidden_size;
    if dspark_requires_typed_device_copy(gpu) {
        gpu.copy_f32_buffer(&pbs.streams_batch, &pbs.streams_out_batch, elems)
            .map_err(|e| format!("typed copy streams_out → streams: {e:?}"))?;
    } else {
        gpu.memcpy_dtod_auto(
            &pbs.streams_batch.buf,
            &pbs.streams_out_batch.buf,
            elems * std::mem::size_of::<f32>(),
        )
        .map_err(|e| format!("d2d streams_out → streams: {e:?}"))?;
    }
    Ok(())
}

/// Batched O-LoRA A for dense E8 weights.
///
/// gfx1151 E8-SoA uses a single grouped block-diagonal WMMA launch. Other
/// architectures and the AoS layout retain the correctness fallback.
#[allow(clippy::too_many_arguments)]
fn wo_per_group_batched_e8_fallback(
    gpu: &mut Gpu,
    mq2r_backend: Mq2rBackend,
    wo_a: &GpuTensor,
    x_rotated_batch: &GpuTensor,
    x_plain_batch: &GpuTensor,
    y_batch: &GpuTensor,
    n_groups: usize,
    rank: usize,
    per_group_in: usize,
    batch_size: usize,
    x_f16_scratch: Option<&GpuTensor>,
) -> Result<(), String> {
    debug_assert!(matches!(
        wo_a.dtype,
        DType::MFP4G32E8 | DType::MFP4G32E8SOA | DType::MFP3G32E8
    ));
    // Same 16-token-tile pathology as the plain dense path, in the grouped
    // tier: profiled at B=1 the grouped WMMA costs 14.61 ms against the
    // decode grouped GEMV's 4.23 ms, the single largest term in the gap
    // between a batched forward and an AR decode step.
    if wo_a.dtype == DType::MFP4G32E8SOA
        && mq2r_backend.is_gfx1201()
        && gpu.arch_caps.is_gfx1201()
        && per_group_in % 256 == 0
        && x_f16_scratch.is_some()
    {
        let scratch = x_f16_scratch.unwrap();
        gpu.deepseek4_convert_f32_to_f16(
            x_rotated_batch,
            scratch,
            (batch_size * n_groups * per_group_in) as i64,
        )
        .map_err(|e| format!("convert_f32_to_f16 (gfx1201 grouped E8 WMMA): {e:?}"))?;
        return gpu
            .gemm_mfp4g32_e8_soa_grouped_wmma_gfx1201_f16(
                wo_a,
                scratch,
                y_batch,
                n_groups,
                rank,
                per_group_in,
                batch_size,
            )
            .map_err(|e| format!("grouped gfx1201 E8 O-LoRA A: {e:?}"));
    }
    if wo_a.dtype == DType::MFP4G32E8SOA
        && e8_batched_gemv_applies(&gpu.arch, batch_size, per_group_in)
    {
        return gpu
            .gemv_mfp4g32_e8_soa_grouped_batched_gfx1151(
                wo_a,
                x_rotated_batch,
                y_batch,
                batch_size,
                n_groups,
                rank,
                per_group_in,
            )
            .map_err(|e| format!("grouped batched E8 O-LoRA A B{batch_size}: {e:?}"));
    }
    if wo_a.dtype == DType::MFP4G32E8SOA
        && batch_size > 16
        && config_cache::e8_prefill_b2_on(&gpu.arch, mq2r_backend.is_gfx1151())
    {
        return gpu
            .gemm_mfp4g32_e8_soa_grouped_wmma_b2(
                wo_a,
                x_rotated_batch,
                y_batch,
                n_groups,
                rank,
                per_group_in,
                batch_size,
            )
            .map_err(|e| format!("grouped batched E8 O-LoRA A B2: {e:?}"));
    }
    if wo_a.dtype == DType::MFP4G32E8SOA && gpu.arch_caps.is_gfx1151() {
        return gpu
            .gemm_mfp4g32_e8_soa_grouped_wmma(
                wo_a,
                x_rotated_batch,
                y_batch,
                n_groups,
                rank,
                per_group_in,
                batch_size,
            )
            .map_err(|e| format!("grouped batched E8 O-LoRA A: {e:?}"));
    }

    let group_weight_bytes = rank * mfp_e8_row_bytes(wo_a.dtype, per_group_in);
    let input_stride = n_groups * per_group_in;
    let output_stride = n_groups * rank;
    for b in 0..batch_size {
        for g in 0..n_groups {
            let w = wo_a.sub_offset(g * group_weight_bytes, group_weight_bytes);
            let x_off = b * input_stride + g * per_group_in;
            let x_rot = x_rotated_batch.sub_offset(x_off, per_group_in);
            let x_plain = x_plain_batch.sub_offset(x_off, per_group_in);
            let y = y_batch.sub_offset(b * output_stride + g * rank, rank);
            gemv_auto(
                gpu,
                mq2r_backend,
                &w,
                &x_rot,
                &x_plain,
                &y,
                rank,
                per_group_in,
            )?;
        }
    }
    Ok(())
}

/// Pure-SWA batched attention block (compress_ratio == 0 layers).
///
/// Stages:
///   1. Lazy-alloc state._attention[L].swa_k / swa_v rings (per layer)
///   2. swa_visibility_stage_batched: pre-chunk ring + within-chunk
///      kv_batch → pbs.swa_staged_batch [B, head_dim, swa_window]
///   3. Upload per-batch n_valid_swa_arr
///   4. deepseek4_attn_swa_batched (K=V tied: pass swa_staged for both args)
///      → pbs.attn_out_raw_batch
///   5. Inverse tail RoPE (per-layer YaRN params)
///   6. FWHT rotate attn_out_raw_batch → attn_out_raw_rot_batch
///   7. wo_per_group_batched_f32 → pbs.wo_a_out_batch (F32 wo_a only)
///   8. FWHT rotate wo_a_out_batch → wo_a_out_rot_batch
///   9. gemv_auto_batched_wmma(wo_b, ..., pbs.attn_out_batch, Some(&pbs.wmma_x_scratch_f16))
///   10. swa_ring_write_batched: advance ring with chunk's KVs
///
/// hc_attn_mix_batched is called by the chunk-forward caller after
/// this returns (mirrors the sequential ordering).
#[allow(dead_code)]
pub(crate) fn attention_block_batched_swa_only(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    layer_idx: usize,
    start_pos: u32,
    batch_size: usize,
    capture_safe: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let attn_sink = layer
        .attn_sink
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} attn_sink missing"))?;
    let wo_a = layer
        .wo_a
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wo_a missing"))?;
    let wo_b = layer
        .wo_b
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wo_b missing"))?;

    let n_kv = cfg.num_key_value_heads;
    let win = cfg.sliding_window;
    let n_heads = cfg.num_attention_heads;
    let head_dim = cfg.head_dim;
    let n_groups = cfg.o_groups;
    let o_lora_rank = cfg.o_lora_rank;
    let groups_o_lora = n_groups * o_lora_rank;
    let per_group_in = (n_heads / n_groups) * head_dim;

    // 1. Lazy-alloc the per-layer SWA ring (zero-init: pre-chunk
    //    visibility for early positions reads zero history correctly).
    {
        let attn = &mut state._attention[layer_idx];
        if attn.swa_k.is_none() {
            attn.swa_k = Some(
                gpu.zeros(&[n_kv, head_dim, win], DType::F32)
                    .map_err(|e| format!("alloc swa_k l{layer_idx}: {e:?}"))?,
            );
        }
        if attn.swa_v.is_none() {
            attn.swa_v = Some(
                gpu.zeros(&[n_kv, head_dim, win], DType::F32)
                    .map_err(|e| format!("alloc swa_v l{layer_idx}: {e:?}"))?,
            );
        }
    }
    let swa_k_ref = state._attention[layer_idx]
        .swa_k
        .as_ref()
        .unwrap()
        .buf
        .as_ptr();
    let swa_v_ref = state._attention[layer_idx]
        .swa_v
        .as_ref()
        .unwrap()
        .buf
        .as_ptr();
    let _ = (swa_k_ref, swa_v_ref); // borrow workaround handled below

    // 2. Stage per-batch SWA visibility window from pre-chunk ring +
    //    within-chunk kv_batch. DeepSeek V4 K=V tied so we only stage once and
    //    pass swa_staged_batch as both K and V args.
    {
        let swa_k = state._attention[layer_idx].swa_k.as_ref().unwrap();
        let staged = if capture_safe {
            gpu.swa_visibility_stage_batched_pos(
                swa_k,
                &pbs.kv_batch,
                &pbs.swa_staged_batch,
                &pbs.positions,
                win as i32,
                head_dim as i32,
                batch_size as i32,
            )
        } else {
            gpu.swa_visibility_stage_batched(
                swa_k,
                &pbs.kv_batch,
                &pbs.swa_staged_batch,
                start_pos as i32,
                win as i32,
                head_dim as i32,
                batch_size as i32,
            )
        };
        staged.map_err(|e| format!("swa_visibility_stage_batched l{layer_idx}: {e:?}"))?;
    }
    if layer_idx == 0 {
        dump_buf(gpu, "06a_l0_swa_staged", &pbs.swa_staged_batch);
    }

    // 3. n_valid_swa_arr is uploaded once per chunk by
    //    `forward_prefill_batch_chunk`. Skip the per-layer htod.

    // 4. deepseek4_attn_swa_batched. o_groups passed through for ABI parity
    //    (unused inside the kernel).
    //
    // DEBUG: HIPFIRE_DEEPSEEK4_ATTN_PER_POS=1 substitutes a per-position loop
    // calling `deepseek4_attn_swa` (the sequential sibling). Used to isolate
    // whether deepseek4_attn_swa_batched-specific non-determinism is the cause,
    // vs a deeper issue shared with the per-position kernel.
    if hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_ATTN_PER_POS").as_deref() == Ok("1") {
        let q_per = n_heads * head_dim;
        let kv_per = head_dim * win;
        let out_per = n_heads * head_dim;
        for b in 0..batch_size {
            let q_view = pbs.q_batch.sub_offset(b * q_per, q_per);
            let k_view = pbs.swa_staged_batch.sub_offset(b * kv_per, kv_per);
            let v_view = pbs.swa_staged_batch.sub_offset(b * kv_per, kv_per);
            let out_view = pbs.attn_out_raw_batch.sub_offset(b * out_per, out_per);
            let n_valid = ((start_pos as usize + b + 1).min(win)) as i32;
            gpu.deepseek4_attn_swa(
                &q_view,
                &k_view,
                &v_view,
                attn_sink,
                &out_view,
                n_heads as i32,
                head_dim as i32,
                n_groups as i32,
                n_valid,
                win as i32,
            )
            .map_err(|e| format!("deepseek4_attn_swa per-pos b={b} l{layer_idx}: {e:?}"))?;
        }
    } else {
        gpu.deepseek4_attn_swa_batched(
            &pbs.q_batch,
            &pbs.swa_staged_batch,
            &pbs.swa_staged_batch,
            attn_sink,
            &pbs.n_valid_swa_arr,
            &pbs.attn_out_raw_batch,
            n_heads as i32,
            head_dim as i32,
            n_groups as i32,
            win as i32,
            batch_size as i32,
        )
        .map_err(|e| format!("deepseek4_attn_swa_batched l{layer_idx}: {e:?}"))?;
    }
    if layer_idx == 0 {
        dump_buf(gpu, "06b_l0_attn_swa_raw", &pbs.attn_out_raw_batch);
    }

    // DEBUG: same-process twin-call test (HIPFIRE_DEEPSEEK4_ATTN_TWIN=1).
    if layer_idx == 0
        && hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_ATTN_TWIN").as_deref() == Ok("1")
    {
        gpu.deepseek4_attn_swa_batched(
            &pbs.q_batch,
            &pbs.swa_staged_batch,
            &pbs.swa_staged_batch,
            attn_sink,
            &pbs.n_valid_swa_arr,
            &pbs.attn_out_raw_batch,
            n_heads as i32,
            head_dim as i32,
            n_groups as i32,
            win as i32,
            batch_size as i32,
        )
        .map_err(|e| format!("deepseek4_attn_swa_batched twin l{layer_idx}: {e:?}"))?;
        dump_buf(gpu, "06b2_l0_attn_swa_raw_twin", &pbs.attn_out_raw_batch);
    }

    // DEBUG: in-kernel bisect (HIPFIRE_DEEPSEEK4_ATTN_DEBUG_BISECT=1).
    // Re-runs the kernel via the debug variant which also writes
    // max_score and sum_exp per (h, b) so we can compare across runs
    // and find which intermediate first diverges.
    if layer_idx == 0
        && hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_ATTN_DEBUG_BISECT").as_deref()
            == Ok("1")
    {
        // Lazy-alloc debug scratch on the GPU on first call.
        let n_h = n_heads;
        let debug_max = gpu
            .alloc_tensor(&[batch_size, n_h], rdna_compute::DType::F32)
            .map_err(|e| format!("alloc debug_max: {e:?}"))?;
        let debug_sumexp = gpu
            .alloc_tensor(&[batch_size, n_h], rdna_compute::DType::F32)
            .map_err(|e| format!("alloc debug_sumexp: {e:?}"))?;
        gpu.deepseek4_attn_swa_batched_debug(
            &pbs.q_batch,
            &pbs.swa_staged_batch,
            &pbs.swa_staged_batch,
            attn_sink,
            &pbs.n_valid_swa_arr,
            &pbs.attn_out_raw_batch,
            &debug_max,
            &debug_sumexp,
            n_heads as i32,
            head_dim as i32,
            n_groups as i32,
            win as i32,
            batch_size as i32,
        )
        .map_err(|e| format!("deepseek4_attn_swa_batched_debug l{layer_idx}: {e:?}"))?;
        dump_buf(gpu, "06b_dbg_max", &debug_max);
        dump_buf(gpu, "06b_dbg_sumexp", &debug_sumexp);
        dump_buf(gpu, "06b_dbg_attn_out", &pbs.attn_out_raw_batch);
    }

    // 5. Inverse tail RoPE on attn_out_raw_batch.
    {
        let (freq_base, freq_scale, ext_factor, attn_factor, corr_low, corr_high) =
            layer_rope_params(cfg, layer.compress_ratio);
        // n_heads_k=0: K already written + tail-rope'd at kv_joint
        // time; only un-rotate Q-tail-equivalents in attn_out.
        gpu.rope_tail_yarn_interleaved_batched(
            &pbs.attn_out_raw_batch,
            &pbs.attn_out_raw_batch,
            &pbs.positions,
            n_heads as i32,
            0,
            head_dim as i32,
            cfg.qk_rope_head_dim as i32,
            freq_base,
            freq_scale,
            ext_factor,
            attn_factor,
            corr_low,
            corr_high,
            /*inverse=*/ 1,
            batch_size as i32,
        )
        .map_err(|e| format!("rope_tail_yarn_interleaved_batched (inv) l{layer_idx}: {e:?}"))?;
    }
    if layer_idx == 0 {
        dump_buf(gpu, "06c_l0_inv_rope_raw", &pbs.attn_out_raw_batch);
    }

    if dense_activation_dump_enabled()? {
        let active = pbs
            .attn_out_raw_batch
            .sub_offset(0, batch_size * n_heads * head_dim);
        dump_dense_activation_if_enabled(
            gpu,
            &format!("layers.{layer_idx}.attn.wo_a.weight"),
            &active,
            per_group_in,
        )?;
    }

    // 6. FWHT rotate attn_out_raw_batch → attn_out_raw_rot_batch.
    //    Skip if wo_a doesn't need FWHT input (Q8/F16/F32 weights).
    if weight_needs_fwht(wo_a) {
        gpu.rotate_x_mq_batched(
            &pbs.attn_out_raw_batch,
            &pbs.attn_out_raw_rot_batch,
            n_heads * head_dim,
            batch_size,
        )
        .map_err(|e| format!("rotate attn_out_raw_batch l{layer_idx}: {e:?}"))?;
    }
    if layer_idx == 0 {
        dump_buf(gpu, "06d_l0_attn_raw_rot", &pbs.attn_out_raw_rot_batch);
    }

    // 7. wo_a per-group batched.
    //    F32     → wo_per_group_batched_f32 (single launch).
    //    HFQ4G256→ wo_per_group_batched_hfq4g256 (single launch, MQ4 prerotated).
    //    Q8_0    → wo_per_group_batched_q8_0 (single launch, plain input).
    match wo_a.dtype {
        DType::F32 => {
            gpu.wo_per_group_batched_f32(
                wo_a,
                &pbs.attn_out_raw_batch,
                &pbs.wo_a_out_batch,
                n_groups as i32,
                o_lora_rank as i32,
                per_group_in as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("wo_per_group_batched_f32 l{layer_idx}: {e:?}"))?;
        }
        DType::Q8_0 => {
            // Q8_0 contract: plain (non-FWHT) input. attn_out_raw_batch
            // is [B, n_heads * head_dim] viewable as [B, G, per_group_in].
            // Multi-row variant if HIPFIRE_DEEPSEEK4_WO_MULTIROW=2 or 4.
            let mr: i32 = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_WO_MULTIROW")
                .ok()
                .and_then(|v| v.parse().ok())
                .filter(|&r| r == 2 || r == 4)
                .unwrap_or(0);
            if mr == 0 {
                gpu.wo_per_group_batched_q8_0(
                    wo_a,
                    &pbs.attn_out_raw_batch,
                    &pbs.wo_a_out_batch,
                    n_groups as i32,
                    o_lora_rank as i32,
                    per_group_in as i32,
                    batch_size as i32,
                )
                .map_err(|e| format!("wo_per_group_batched_q8_0 l{layer_idx}: {e:?}"))?;
            } else {
                gpu.wo_per_group_batched_q8_0_multirow(
                    wo_a,
                    &pbs.attn_out_raw_batch,
                    &pbs.wo_a_out_batch,
                    n_groups as i32,
                    o_lora_rank as i32,
                    per_group_in as i32,
                    batch_size as i32,
                    mr,
                )
                .map_err(|e| format!("wo_per_group_batched_q8_0_multirow l{layer_idx}: {e:?}"))?;
            }
        }
        DType::Raw | DType::MQ4G256 => {
            // MQ4G256 (HFQ4-packed weights, FWHT-rotated input).
            gpu.wo_per_group_batched_hfq4g256(
                wo_a,
                &pbs.attn_out_raw_rot_batch,
                &pbs.wo_a_out_batch,
                n_groups as i32,
                o_lora_rank as i32,
                per_group_in as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("wo_per_group_batched_hfq4g256 l{layer_idx}: {e:?}"))?;
        }
        DType::MFP4G32E8 | DType::MFP4G32E8SOA | DType::MFP3G32E8 => {
            wo_per_group_batched_e8_fallback(
                gpu,
                weights.mq2r_backend,
                wo_a,
                &pbs.attn_out_raw_rot_batch,
                &pbs.attn_out_raw_batch,
                &pbs.wo_a_out_batch,
                n_groups,
                o_lora_rank,
                per_group_in,
                batch_size,
                Some(&pbs.wmma_x_scratch_f16),
            )
            .map_err(|e| format!("wo_per_group_batched_e8 l{layer_idx}: {e}"))?;
        }
        other => {
            return Err(format!(
                "attention_block_batched_mixed l{layer_idx}: unsupported wo_a dtype {other:?}"
            ));
        }
    }

    if dense_activation_dump_enabled()? {
        let active = pbs.wo_a_out_batch.sub_offset(0, batch_size * groups_o_lora);
        dump_dense_activation_if_enabled(
            gpu,
            &format!("layers.{layer_idx}.attn.wo_b.weight"),
            &active,
            groups_o_lora,
        )?;
    }

    // 8. FWHT rotate wo_a_out_batch → wo_a_out_rot_batch.
    //    Skip if wo_b doesn't need FWHT input.
    if weight_needs_fwht(wo_b) {
        gpu.rotate_x_mq_batched(
            &pbs.wo_a_out_batch,
            &pbs.wo_a_out_rot_batch,
            groups_o_lora,
            batch_size,
        )
        .map_err(|e| format!("rotate wo_a_out l{layer_idx}: {e:?}"))?;
    }

    if layer_idx == 0 {
        dump_buf(gpu, "06e_l0_wo_a_out", &pbs.wo_a_out_batch);
        dump_buf(gpu, "06f_l0_wo_a_out_rot", &pbs.wo_a_out_rot_batch);
    }

    // 9. wo_b GEMV batched: wo_a_out_rot_batch → attn_out_batch.
    //    Standard non-block-diagonal GEMV; gemv_auto_batched handles
    //    F32/Q8/MQ4 dispatch.
    gemv_auto_batched_wmma(
        gpu,
        weights.mq2r_backend,
        wo_b,
        &pbs.wo_a_out_rot_batch,
        &pbs.wo_a_out_batch,
        &pbs.attn_out_batch,
        cfg.hidden_size,
        groups_o_lora,
        batch_size,
        Some(&pbs.wmma_x_scratch_f16),
    )?;

    // 10. Advance the SWA ring with this chunk's KVs for future steps.
    {
        let swa_k = state._attention[layer_idx].swa_k.as_ref().unwrap();
        let swa_v = state._attention[layer_idx].swa_v.as_ref().unwrap();
        if capture_safe {
            gpu.swa_ring_write_batched_pos_f32(
                &pbs.kv_batch,
                swa_k,
                &pbs.positions,
                n_kv as i32,
                head_dim as i32,
                win as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("swa_ring_write_batched_pos (k) l{layer_idx}: {e:?}"))?;
            gpu.swa_ring_write_batched_pos_f32(
                &pbs.kv_batch,
                swa_v,
                &pbs.positions,
                n_kv as i32,
                head_dim as i32,
                win as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("swa_ring_write_batched_pos (v) l{layer_idx}: {e:?}"))?;
        } else {
            gpu.swa_ring_write_batched_f32(
                &pbs.kv_batch,
                swa_k,
                n_kv as i32,
                head_dim as i32,
                win as i32,
                start_pos as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("swa_ring_write_batched (k) l{layer_idx}: {e:?}"))?;
            gpu.swa_ring_write_batched_f32(
                &pbs.kv_batch,
                swa_v,
                n_kv as i32,
                head_dim as i32,
                win as i32,
                start_pos as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("swa_ring_write_batched (v) l{layer_idx}: {e:?}"))?;
        }
    }

    Ok(())
}

/// Mixed-attention batched dispatch (compress_ratio > 0 layers).
///
/// DeepSeek V4's compressed layers attend jointly to (SWA window K/V) +
/// (top-K of compressed-K cache, gated by the indexer for ratio=4 or
/// the identity gather for ratio=128). The compressor + indexer
/// pipelines per-position are stateful (writes to kv_state ring,
/// conditional pool to main/indexer_kv_cache); we loop those
/// sequentially per batch position by temporarily swapping the
/// per-position state.* fields with sub_offset views into the
/// batched scratch buffers. The big-fish attention kernel still runs
/// in one batched launch.
///
/// Stages:
///   1. SWA visibility staging from pre-chunk ring + within-chunk kv_batch
///   2. For each batch position b:
///      a. Swap state.tmp / tmp_plain / q_lat / q_lat_rot to b's slice
///      b. compressor_forward(main, position=start_pos+b)
///      c. compressor_forward(indexer, position=start_pos+b) for ratio=4
///      d. indexer_forward → state._indexer[L].topk_idx_indices
///      e. Gather top-K K/V into pbs.topk_staged_batch[b] slot OR
///         identity-gather for ratio=128
///      f. Compute n_active_topk[b] = min(n_compressed, index_topk)
///   3. Upload n_valid_swa_arr + n_active_topk_arr
///   4. deepseek4_attn_swa_topk_batched_f32 (single launch over all batch rows)
///   5. Inverse RoPE batched
///   6. FWHT rotate attn_out_raw → attn_out_raw_rot
///   7. wo_per_group_batched_f32 (F32 wo_a only)
///   8. FWHT rotate wo_a_out → wo_a_out_rot
///   9. gemv_auto_batched_wmma(wo_b → attn_out_batch, Some(&pbs.wmma_x_scratch_f16))
///   10. swa_ring_write_batched
///
/// Errors out cleanly on non-F32 wo_a (Q8/MQ4 need separate per-group
/// batched kernels) or when the compressor/indexer state isn't
/// allocated.
#[allow(dead_code)]
pub(crate) fn attention_block_batched_mixed(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    layer_idx: usize,
    start_pos: u32,
    batch_size: usize,
    capture_safe: bool,
    attention_input_precomputed: bool,
) -> Result<(), String> {
    let layer = weights.resolve_layer(layer_idx);
    let ratio = layer.compress_ratio as usize;
    assert!(
        ratio > 0,
        "attention_block_batched_mixed called on dense layer"
    );

    let attn_sink = layer
        .attn_sink
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} attn_sink missing"))?;
    let wo_a = layer
        .wo_a
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wo_a missing"))?;
    let wo_b = layer
        .wo_b
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wo_b missing"))?;

    let n_kv = cfg.num_key_value_heads;
    let win = cfg.sliding_window;
    let n_heads = cfg.num_attention_heads;
    let head_dim = cfg.head_dim;
    let n_groups = cfg.o_groups;
    let o_lora_rank = cfg.o_lora_rank;
    let groups_o_lora = n_groups * o_lora_rank;
    let per_group_in = (n_heads / n_groups) * head_dim;
    let topk_max = cfg.index_topk;
    // The direct-attention ABI carries `n_compressed` as a scalar kernarg.
    // That is safe for an ordinary launch but would bake the capture-window
    // depth into a replayed graph.  The capture route therefore uses the
    // gathered path, whose live row counts are device-buffer driven.
    let use_topk_direct = !capture_safe
        && ratio == 4
        && state.compressor_cache_dtype == DType::F32
        && matches!(
            state.compressor_cache_placement,
            crate::deepseek4::CompressorCachePlacement::Replicated
        )
        && hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_ATTN_TOPK_DIRECT")
            .map(|s| s != "0")
            .unwrap_or(gpu.arch == "gfx1151" && batch_size >= 64);
    let mut topk_direct_n_compressed = 0usize;

    // Lazy-alloc SWA rings.
    {
        let attn = &mut state._attention[layer_idx];
        if attn.swa_k.is_none() {
            attn.swa_k = Some(
                gpu.zeros(&[n_kv, head_dim, win], DType::F32)
                    .map_err(|e| format!("alloc swa_k l{layer_idx}: {e:?}"))?,
            );
        }
        if attn.swa_v.is_none() {
            attn.swa_v = Some(
                gpu.zeros(&[n_kv, head_dim, win], DType::F32)
                    .map_err(|e| format!("alloc swa_v l{layer_idx}: {e:?}"))?,
            );
        }
        if attn.gathered_k.is_none() {
            attn.gathered_k = Some(
                gpu.zeros(&[n_kv, head_dim, topk_max], DType::F32)
                    .map_err(|e| format!("alloc gathered_k l{layer_idx}: {e:?}"))?,
            );
        }
    }

    // 1. Stage per-batch SWA visibility window.
    {
        let swa_k = state._attention[layer_idx].swa_k.as_ref().unwrap();
        let staged = if capture_safe {
            gpu.swa_visibility_stage_batched_pos(
                swa_k,
                &pbs.kv_batch,
                &pbs.swa_staged_batch,
                &pbs.positions,
                win as i32,
                head_dim as i32,
                batch_size as i32,
            )
        } else {
            gpu.swa_visibility_stage_batched(
                swa_k,
                &pbs.kv_batch,
                &pbs.swa_staged_batch,
                start_pos as i32,
                win as i32,
                head_dim as i32,
                batch_size as i32,
            )
        };
        staged.map_err(|e| format!("swa_visibility_stage_batched l{layer_idx}: {e:?}"))?;
    }

    // 2a. Compressor commits (sequential per batch — stateful ring writes
    //     and conditional pools to indexer/main_kv_cache). MUST run before
    //     the batched indexer chain so n_filled[b] reflects all relevant
    //     commits. We swap state.* fields to point at per-row sub-views.
    // n_valid_swa_arr is uploaded once per chunk by
    // `forward_prefill_batch_chunk` — same value for every layer in the
    // chunk (depends only on start_pos, batch_size, sliding_window).

    // Snapshot the per-token state fields so we can restore after the loop.
    let orig_tmp = state.tmp.take();
    let orig_tmp_plain = state.tmp_plain.take();
    let orig_q_lat = state.q_lat.take();
    let orig_q_lat_rot = state.q_lat_rot.take();

    let hidden = cfg.hidden_size;
    let q_rank = cfg.q_lora_rank;
    let mut loop_err: Option<String> = None;

    // 2a-pre. Batched compressor GEMVs for the whole chunk. Collapses
    // 2 × batch_size sequential gemv_auto calls into ONE batched GEMM
    // per (wkv|wgate) × (main|indexer). Wires through to
    // compressor_forward_prebatched in the per-position loop below.
    //
    // WMMA fast path: when all four compressor weights have F16-native
    // copies (`compressor_w{kv,gate}_f16` etc.), convert the F32 inputs
    // to F16 once and run gemm_f16_x_f16_wmma — measured 26× faster
    // than the F32 register-tiled path on DeepSeek V4 shapes (microbench).
    // Opt out via HIPFIRE_DEEPSEEK4_COMP_F16_WMMA=0.
    let comp_f16_wmma = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_COMP_F16_WMMA")
        .map(|s| s != "0")
        .unwrap_or(true);
    let main_coff = 2; // ratio=4 has overlap=true; ratio=128 has coff=1 → wastes half the buf.
    let main_proj_dim = main_coff * head_dim;
    let idx_coff = 2;
    let idx_proj_dim = idx_coff * cfg.index_head_dim;
    if !attention_input_precomputed {
        let comp_wkv = layer
            .compressor_wkv
            .as_ref()
            .ok_or_else(|| format!("comp_wkv l{layer_idx}"))?;
        let comp_wgate = layer
            .compressor_wgate
            .as_ref()
            .ok_or_else(|| format!("comp_wgate l{layer_idx}"))?;
        let real_main_proj = if ratio == 4 { 2 * head_dim } else { head_dim };
        // WMMA route requires both main + idx (when ratio=4) F16 weights
        // and works on F16 inputs.
        let wkv_f16 = layer.compressor_wkv_f16.as_ref();
        let wgate_f16 = layer.compressor_wgate_f16.as_ref();
        let idx_wkv_f16 = layer.indexer_compressor_wkv_f16.as_ref();
        let idx_wgate_f16 = layer.indexer_compressor_wgate_f16.as_ref();
        let have_idx_f16 = ratio != 4 || (idx_wkv_f16.is_some() && idx_wgate_f16.is_some());
        let use_wmma = comp_f16_wmma && wkv_f16.is_some() && wgate_f16.is_some() && have_idx_f16;
        if use_wmma {
            // Stage F32 → F16 inputs once per layer.
            let n_inputs = (batch_size * hidden) as i64;
            gpu.deepseek4_convert_f32_to_f16(&pbs.tmp_batch, &pbs.tmp_batch_f16, n_inputs)
                .map_err(|e| format!("convert_f32_to_f16 tmp l{layer_idx}: {e:?}"))?;
            gpu.deepseek4_convert_f32_to_f16(
                &pbs.tmp_plain_batch,
                &pbs.tmp_plain_batch_f16,
                n_inputs,
            )
            .map_err(|e| format!("convert_f32_to_f16 tmp_plain l{layer_idx}: {e:?}"))?;
            // DeepSeek V4 compressor uses FWHT-rotated input (tmp_batch) when the
            // weight is MQ4-style, and plain input (tmp_plain_batch) when
            // F16/F32. We're on the F16 path → tmp_plain_batch_f16.
            gemm_f16_x_f16_auto(
                gpu,
                wkv_f16.unwrap(),
                &pbs.tmp_plain_batch_f16,
                &pbs.comp_main_kv_batch,
                real_main_proj,
                hidden,
                batch_size,
            )
            .map_err(|e| format!("gemm_f16_wmma comp_wkv l{layer_idx}: {e:?}"))?;
            gemm_f16_x_f16_auto(
                gpu,
                wgate_f16.unwrap(),
                &pbs.tmp_plain_batch_f16,
                &pbs.comp_main_score_batch,
                real_main_proj,
                hidden,
                batch_size,
            )
            .map_err(|e| format!("gemm_f16_wmma comp_wgate l{layer_idx}: {e:?}"))?;
            if ratio == 4 {
                gemm_f16_x_f16_auto(
                    gpu,
                    idx_wkv_f16.unwrap(),
                    &pbs.tmp_plain_batch_f16,
                    &pbs.comp_idx_kv_batch,
                    idx_proj_dim,
                    hidden,
                    batch_size,
                )
                .map_err(|e| format!("gemm_f16_wmma idx_wkv l{layer_idx}: {e:?}"))?;
                gemm_f16_x_f16_auto(
                    gpu,
                    idx_wgate_f16.unwrap(),
                    &pbs.tmp_plain_batch_f16,
                    &pbs.comp_idx_score_batch,
                    idx_proj_dim,
                    hidden,
                    batch_size,
                )
                .map_err(|e| format!("gemm_f16_wmma idx_wgate l{layer_idx}: {e:?}"))?;
            }
        } else {
            let paired_main = gemv_auto_batched_pair_b3(
                gpu,
                comp_wkv,
                comp_wgate,
                &pbs.tmp_batch,
                &pbs.comp_main_kv_batch,
                &pbs.comp_main_score_batch,
                real_main_proj,
                hidden,
                batch_size,
            )?;
            if !paired_main {
                gemv_auto_batched_wmma(
                    gpu,
                    weights.mq2r_backend,
                    comp_wkv,
                    &pbs.tmp_batch,
                    &pbs.tmp_plain_batch,
                    &pbs.comp_main_kv_batch,
                    real_main_proj,
                    hidden,
                    batch_size,
                    Some(&pbs.wmma_x_scratch_f16),
                )?;
                gemv_auto_batched_wmma(
                    gpu,
                    weights.mq2r_backend,
                    comp_wgate,
                    &pbs.tmp_batch,
                    &pbs.tmp_plain_batch,
                    &pbs.comp_main_score_batch,
                    real_main_proj,
                    hidden,
                    batch_size,
                    Some(&pbs.wmma_x_scratch_f16),
                )?;
            }
            if ratio == 4 {
                let idx_wkv = layer
                    .indexer_compressor_wkv
                    .as_ref()
                    .ok_or_else(|| format!("idx_comp_wkv l{layer_idx}"))?;
                let idx_wgate = layer
                    .indexer_compressor_wgate
                    .as_ref()
                    .ok_or_else(|| format!("idx_comp_wgate l{layer_idx}"))?;
                let paired_indexer = gemv_auto_batched_pair_b3(
                    gpu,
                    idx_wkv,
                    idx_wgate,
                    &pbs.tmp_batch,
                    &pbs.comp_idx_kv_batch,
                    &pbs.comp_idx_score_batch,
                    idx_proj_dim,
                    hidden,
                    batch_size,
                )?;
                if !paired_indexer {
                    gemv_auto_batched_wmma(
                        gpu,
                        weights.mq2r_backend,
                        idx_wkv,
                        &pbs.tmp_batch,
                        &pbs.tmp_plain_batch,
                        &pbs.comp_idx_kv_batch,
                        idx_proj_dim,
                        hidden,
                        batch_size,
                        Some(&pbs.wmma_x_scratch_f16),
                    )?;
                    gemv_auto_batched_wmma(
                        gpu,
                        weights.mq2r_backend,
                        idx_wgate,
                        &pbs.tmp_batch,
                        &pbs.tmp_plain_batch,
                        &pbs.comp_idx_score_batch,
                        idx_proj_dim,
                        hidden,
                        batch_size,
                        Some(&pbs.wmma_x_scratch_f16),
                    )?;
                }
            }
        }
    }
    // The pre-batched buffers are stored at stride main_proj_dim (=1024)
    // even when ratio=128 (proj_dim=512). For ratio=128 the second half
    // of each [B, 1024] slot is unused but still strided. That matches
    // the alloc but means the per-position offset uses the real proj_dim.
    let main_view_proj = if ratio == 4 { main_proj_dim } else { head_dim };

    // PHASE A: batched commit/compress for the whole chunk in one call per
    // (main, indexer) per layer. The fused event kernel requires alignment,
    // but the batched no-event ring write does not. Admit unaligned chunks
    // that end before the next event; this is especially important for
    // DSpark's small verify batches on ratio-128 layers.
    let comp_fully_batched = !capture_safe
        && compressor_chunk_can_use_existing_batched_path(start_pos, batch_size, ratio);

    if comp_fully_batched {
        if let Err(e) = compressor_forward_batched(
            cfg, weights, state, pbs, gpu, layer_idx, start_pos, batch_size,
            /*is_indexer=*/ false,
        ) {
            loop_err = Some(format!(
                "compressor_forward_batched(main) l{layer_idx}: {e}"
            ));
        }
        if loop_err.is_none() && ratio == 4 {
            if let Err(e) = compressor_forward_batched(
                cfg, weights, state, pbs, gpu, layer_idx, start_pos, batch_size,
                /*is_indexer=*/ true,
            ) {
                loop_err = Some(format!("compressor_forward_batched(idx) l{layer_idx}: {e}"));
            }
        }
    } else {
        // Option B (2026-05-21): populate per-batch pos_array_device +
        // attn_state_buf in pbs ONCE for this chunk. The per-position
        // compressor kernels read indices from `state.pos_array_device`
        // and `state.attn_state_buf` — which only hold ONE position's
        // slots. To support the per-position fallback for ANY chunk
        // (including unaligned ones for ratio=128 layers), swap those
        // pointers to per-batch sub-views inside the loop.
        // The per-row position and attention-state stripes are uploaded once
        // by `upload_prefill_batch_inputs`, outside graph / retained capture.

        let slots_per_pos = (cfg.num_hidden_layers + 1) * POS_SLOTS_PER_LAYER;
        let attn_state_slots = 10;

        // Snapshot per-position state pointers so we can restore after
        // the loop. Decode-time (B=1) uses these; we transiently replace
        // them with per-batch sub-views.
        let orig_pos_array_device = state.pos_array_device.take();
        let orig_attn_state_buf = state.attn_state_buf.take();

        if loop_err.is_none() {
            for b in 0..batch_size {
                let pos = start_pos + b as u32;
                state.tmp = Some(pbs.tmp_batch.sub_offset(b * hidden, hidden));
                state.tmp_plain = Some(pbs.tmp_plain_batch.sub_offset(b * hidden, hidden));
                state.q_lat = Some(pbs.q_lat_batch.sub_offset(b * q_rank, q_rank));
                state.q_lat_rot = Some(pbs.q_lat_rot_batch.sub_offset(b * q_rank, q_rank));
                // Per-batch sub-views into the chunk-level device buffers.
                // Layout: stripe b starts at offset (b * stripe) for both.
                state.pos_array_device = Some(
                    pbs.pos_array_device_batch
                        .sub_offset(b * slots_per_pos, slots_per_pos),
                );
                state.attn_state_buf = Some(
                    pbs.attn_state_buf_batch
                        .sub_offset(b * attn_state_slots, attn_state_slots),
                );

                let _ = main_proj_dim;
                let cf_res = compressor_forward_prebatched(
                    cfg,
                    weights,
                    state,
                    gpu,
                    layer_idx,
                    pos,
                    /*is_indexer=*/ false,
                    &pbs.comp_main_kv_batch,
                    &pbs.comp_main_score_batch,
                    b,
                    capture_safe,
                );
                if let Err(e) = cf_res {
                    loop_err = Some(format!("compressor_forward(main) b={b} l{layer_idx}: {e}"));
                    break;
                }
                if ratio == 4 {
                    let cf_res2 = compressor_forward_prebatched(
                        cfg,
                        weights,
                        state,
                        gpu,
                        layer_idx,
                        pos,
                        /*is_indexer=*/ true,
                        &pbs.comp_idx_kv_batch,
                        &pbs.comp_idx_score_batch,
                        b,
                        capture_safe,
                    );
                    if let Err(e) = cf_res2 {
                        loop_err = Some(format!("compressor_forward(idx) b={b} l{layer_idx}: {e}"));
                        break;
                    }
                }
            }
        }

        // Restore decode-time per-position state pointers.
        state.pos_array_device = orig_pos_array_device;
        state.attn_state_buf = orig_attn_state_buf;
    }
    let _ = main_view_proj;

    // Restore per-token state fields before any potential early-return.
    state.tmp = orig_tmp;
    state.tmp_plain = orig_tmp_plain;
    state.q_lat = orig_q_lat;
    state.q_lat_rot = orig_q_lat_rot;
    if let Some(e) = loop_err {
        return Err(e);
    }

    // 2b. Batched indexer chain (ratio == 4 only) OR batched identity gather
    //     (ratio == 128). Replaces the per-batch indexer_forward + gather
    //     loop with one batched call per stage.
    let mut n_active_host: Vec<i32> = vec![0; batch_size];
    if ratio == 4 {
        let wq_b_idx = layer
            .indexer_wq_b
            .as_ref()
            .ok_or_else(|| format!("idx wq_b l{layer_idx}"))?;
        let weights_proj = layer
            .indexer_weights_proj
            .as_ref()
            .ok_or_else(|| format!("idx weights_proj l{layer_idx}"))?;
        let h_idx = cfg.index_n_heads;
        let d_idx = cfg.index_head_dim;

        // Per-batch n_filled = (start_pos+b+1)/ratio, clamped.
        // n_max across batch = max value, used as kernel's per-batch cap.
        let max_compressed = pbs.idx_score_capacity;
        let n_per_batch_host: Vec<i32> = (0..batch_size)
            .map(|b| (((start_pos as usize) + b + 1) / ratio).min(max_compressed) as i32)
            .collect();
        let n_max_chunk = *n_per_batch_host.iter().max().unwrap_or(&0) as usize;
        topk_direct_n_compressed = n_max_chunk;
        if n_max_chunk == 0 {
            // No commits yet — nothing to score/gather. n_active_topk stays 0.
        } else {
            // Upload n_per_batch via the existing n_active_topk_arr buffer
            // (repurposed temporarily — we'll overwrite it below with the
            // actual k_active values).
            if !capture_safe {
                let np_bytes: &[u8] = unsafe {
                    std::slice::from_raw_parts(
                        n_per_batch_host.as_ptr() as *const u8,
                        batch_size * 4,
                    )
                };
                gpu.memcpy_htod_auto(&pbs.n_active_topk_arr.buf, np_bytes)
                    .map_err(|e| format!("htod n_per_batch: {e:?}"))?;
            }
            let n_compressed_arr = if capture_safe {
                &pbs.n_compressed_4_arr
            } else {
                &pbs.n_active_topk_arr
            };

            // wq_b_idx GEMV batched: q_lat_rot_batch → q_idx_batch.
            gemv_auto_batched_wmma(
                gpu,
                weights.mq2r_backend,
                wq_b_idx,
                &pbs.q_lat_rot_batch,
                &pbs.q_lat_batch,
                &pbs.idx_q_batch,
                h_idx * d_idx,
                q_rank,
                batch_size,
                Some(&pbs.wmma_x_scratch_f16),
            )?;

            // Tail RoPE on q_idx_batch with compress_rope_theta.
            gpu.rope_tail_interleaved_batched(
                &pbs.idx_q_batch,
                &pbs.idx_q_batch,
                &pbs.positions,
                h_idx as i32,
                0,
                d_idx as i32,
                cfg.qk_rope_head_dim as i32,
                cfg.compress_rope_theta,
                batch_size as i32,
            )
            .map_err(|e| format!("rope_tail_batched idx l{layer_idx}: {e:?}"))?;

            // weights_proj GEMV batched: tmp_batch → idx_w_batch. The B3
            // attention-input pack may have produced this with q/kv/compressor.
            if !attention_input_precomputed {
                gemv_auto_batched_wmma(
                    gpu,
                    weights.mq2r_backend,
                    weights_proj,
                    &pbs.tmp_batch,
                    &pbs.tmp_plain_batch,
                    &pbs.idx_w_batch,
                    h_idx,
                    hidden,
                    batch_size,
                    Some(&pbs.wmma_x_scratch_f16),
                )?;
            }

            // Batched scoring. Pass the SCORE BUFFER STRIDE (max_compressed,
            // = the allocated row stride of pbs.idx_scores_batch), not the
            // chunk's n_max_chunk. The kernel writes scores[b * stride + n];
            // slots with n >= n_per_batch[b] get -inf and slots with
            // n >= n_max_chunk read uninit K_cache data but also get -inf
            // (since n_per_batch[b] ≤ n_max_chunk ≤ n).
            let kv_cache = state._indexer[layer_idx]
                .indexer_kv_cache
                .as_ref()
                .ok_or_else(|| "indexer_kv_cache missing".to_string())?;
            // WMMA fast path: gfx11 and gfx12 use separate fragment ABIs and
            // accumulator layouts selected by the dispatch wrapper. 8-9% of prefill
            // PMC vs the F32 scalar baseline — Phase C1 of the prefill
            // catch-up plan. Opt out via HIPFIRE_DEEPSEEK4_INDEXER_WMMA=0.
            let use_indexer_wmma = h_idx == 64
                && d_idx == 128
                && (gpu.arch.starts_with("gfx11") || gpu.arch.starts_with("gfx12"))
                && hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_INDEXER_WMMA")
                    .map(|s| s != "0")
                    .unwrap_or(true);
            if let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
                state.compressor_cache_placement
            {
                if kv_cache.dtype == DType::F16 {
                    return Err(format!(
                        "F16 compressor cache does not support block-cyclic batched score l{layer_idx}"
                    ));
                }
                let l_state = &state._indexer[layer_idx];
                if l_state.cache_shard_count != shard.world() {
                    return Err(format!(
                        "batched indexer shard table missing l{layer_idx}: have {}, want {}",
                        l_state.cache_shard_count,
                        shard.world()
                    ));
                }
                gpu.indexer_relu_score_wmma_batched_sharded_gfx1201(
                    &pbs.idx_q_batch,
                    &l_state.indexer_kv_cache_shards,
                    &pbs.idx_w_batch,
                    n_compressed_arr,
                    &pbs.idx_scores_batch,
                    h_idx as i32,
                    d_idx as i32,
                    max_compressed as i32,
                    batch_size as i32,
                    shard.world() as i32,
                    shard.block_rows() as i32,
                )
                .map_err(|e| {
                    format!("indexer_relu_score_wmma_batched_sharded l{layer_idx}: {e:?}")
                })?;
            } else if kv_cache.dtype == DType::F16 && use_indexer_wmma {
                gpu.indexer_relu_score_wmma_batched_f16(
                    &pbs.idx_q_batch,
                    kv_cache,
                    &pbs.idx_w_batch,
                    n_compressed_arr,
                    &pbs.idx_scores_batch,
                    h_idx as i32,
                    d_idx as i32,
                    max_compressed as i32,
                    batch_size as i32,
                )
                .map_err(|e| format!("indexer_relu_score_wmma_batched_f16 l{layer_idx}: {e:?}"))?;
            } else if kv_cache.dtype == DType::F16 {
                gpu.indexer_relu_score_batched_f16(
                    &pbs.idx_q_batch,
                    kv_cache,
                    &pbs.idx_w_batch,
                    n_compressed_arr,
                    &pbs.idx_scores_batch,
                    h_idx as i32,
                    d_idx as i32,
                    max_compressed as i32,
                    batch_size as i32,
                )
                .map_err(|e| format!("indexer_relu_score_batched_f16 l{layer_idx}: {e:?}"))?;
            } else if use_indexer_wmma {
                if gpu.arch.eq_ignore_ascii_case("gfx1151") {
                    // All four WMMA warps consume the same 16x128 K tile.
                    // Stage it once on gfx1151; the portable symbol retains
                    // the established resource contract on every other arch.
                    gpu.indexer_relu_score_wmma_batched_klds_gfx1151(
                        &pbs.idx_q_batch,
                        kv_cache,
                        &pbs.idx_w_batch,
                        n_compressed_arr,
                        &pbs.idx_scores_batch,
                        h_idx as i32,
                        d_idx as i32,
                        max_compressed as i32,
                        batch_size as i32,
                    )
                    .map_err(|e| {
                        format!("indexer_relu_score_wmma_batched_klds l{layer_idx}: {e:?}")
                    })?;
                } else {
                    gpu.indexer_relu_score_wmma_batched_f32(
                        &pbs.idx_q_batch,
                        kv_cache,
                        &pbs.idx_w_batch,
                        n_compressed_arr,
                        &pbs.idx_scores_batch,
                        h_idx as i32,
                        d_idx as i32,
                        max_compressed as i32,
                        batch_size as i32,
                    )
                    .map_err(|e| format!("indexer_relu_score_wmma_batched l{layer_idx}: {e:?}"))?;
                }
            } else {
                gpu.indexer_relu_score_batched_f32(
                    &pbs.idx_q_batch,
                    kv_cache,
                    &pbs.idx_w_batch,
                    n_compressed_arr,
                    &pbs.idx_scores_batch,
                    h_idx as i32,
                    d_idx as i32,
                    max_compressed as i32,
                    batch_size as i32,
                )
                .map_err(|e| format!("indexer_relu_score_batched l{layer_idx}: {e:?}"))?;
            }

            // Batched top-K. n_stride = max_compressed (storage),
            // n_iter = n_max_chunk (actual range with valid scores),
            // k_stride = topk_max (storage), k_fill = min(topk_max,
            // n_max_chunk). The bound matters a LOT — at low context
            // n_max_chunk ≈ 8 vs max_compressed = 2048, which is
            // ~100× iteration savings.
            let k_fill = topk_max.min(n_max_chunk);
            if capture_safe {
                gpu.indexer_top_k_batched_buf(
                    &pbs.idx_scores_batch,
                    &pbs.idx_topk_indices_batch,
                    &pbs.n_compressed_4_arr,
                    /*n_idx_heads=*/ 1,
                    max_compressed as i32,
                    topk_max as i32,
                    batch_size as i32,
                )
                .map_err(|e| format!("indexer_top_k_batched_buf l{layer_idx}: {e:?}"))?;
            } else if gpu.arch.eq_ignore_ascii_case("gfx1151") {
                // gfx1151 prefill has hundreds of independent batch rows, so
                // one bounded exact merge per row supplies occupancy without
                // decode's multi-launch F3 tree. The separate symbol keeps the
                // portable kernel available for raw-order parity tests and
                // leaves every non-gfx1151 architecture untouched.
                gpu.indexer_top_k_batched_bounded_gfx1151(
                    &pbs.idx_scores_batch,
                    &pbs.idx_topk_indices_batch,
                    /*n_idx_heads=*/ 1,
                    max_compressed as i32,
                    n_max_chunk as i32,
                    topk_max as i32,
                    k_fill as i32,
                    batch_size as i32,
                )
                .map_err(|e| {
                    format!("indexer_top_k_batched_bounded_gfx1151 l{layer_idx}: {e:?}")
                })?;
            } else if gpu.arch.eq_ignore_ascii_case("gfx1201") {
                // gfx1201's portable rank-count is O(N^2) once compressed
                // history exceeds K=512. Keep a separate symbol from gfx1151
                // while using the same exact score/index ordering contract.
                gpu.indexer_top_k_batched_bounded_gfx1201(
                    &pbs.idx_scores_batch,
                    &pbs.idx_topk_indices_batch,
                    /*n_idx_heads=*/ 1,
                    max_compressed as i32,
                    n_max_chunk as i32,
                    topk_max as i32,
                    k_fill as i32,
                    batch_size as i32,
                )
                .map_err(|e| {
                    format!("indexer_top_k_batched_bounded_gfx1201 l{layer_idx}: {e:?}")
                })?;
            } else {
                gpu.indexer_top_k_batched(
                    &pbs.idx_scores_batch,
                    &pbs.idx_topk_indices_batch,
                    /*n_idx_heads=*/ 1,
                    max_compressed as i32,
                    n_max_chunk as i32,
                    topk_max as i32,
                    k_fill as i32,
                    batch_size as i32,
                )
                .map_err(|e| format!("indexer_top_k_batched l{layer_idx}: {e:?}"))?;
            }

            // Batched gather: top-K K/V → pbs.topk_staged_batch. Pass
            // K=topk_max (storage stride); -1 indices write zeros.
            let main_kv_cache = state._indexer[layer_idx]
                .main_kv_cache
                .as_ref()
                .ok_or_else(|| "main_kv_cache missing".to_string())?;
            if !use_topk_direct {
                let n_compressed = if capture_safe {
                    max_compressed as i32
                } else {
                    n_max_chunk as i32
                };
                let tiled_gfx1201 = gpu.arch.eq_ignore_ascii_case("gfx1201")
                    && hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_GFX1201_TOPK_GATHER_TILED")
                        .as_deref()
                        != Ok("0");
                // Same portable LDS-transpose gather on gfx1151. Promoted to
                // an architecture default: opt out with
                // HIPFIRE_DS4_GATHER_TILED=0.
                //
                // The incumbent scatters its store: thread d writes addresses
                // `out_stride` floats apart, fully uncoalesced, measured at
                // 5.0% of decode GPU time — the largest non-GEMV consumer.
                // Isolated micro on gfx1151 at real shapes (head_dim=512,
                // K=512): 9.94x / 10.99x / 11.85x at B=2/3/5, byte-identical.
                // End-to-end on the golden k6 DSpark fixture (serve_harness,
                // 3 fresh processes/arm): 37.20601 -> 38.76924 tok/s median,
                // +4.20%, with tau 2.0238095238095237 and the decoded answer
                // identical across both arms. Post-change rocprof puts the
                // kernel at 0.23% of GPU, down from 5.0%.
                //
                // Ordered after the sharded and F16 routes: those select on
                // cache placement and dtype, this one on architecture, and the
                // F32 single-owner tiled gather is the fallthrough both share.
                let tiled_gfx1151 = gpu.arch.eq_ignore_ascii_case("gfx1151")
                    && hipfire_config::developer_var("HIPFIRE_DS4_GATHER_TILED").as_deref()
                        != Ok("0");
                if let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
                    state.compressor_cache_placement
                {
                    if main_kv_cache.dtype == DType::F16 {
                        return Err(format!(
                            "F16 compressor cache does not support block-cyclic batched gather l{layer_idx}"
                        ));
                    }
                    gpu.deepseek4_topk_kv_gather_batched_tiled_sharded_gfx1201(
                        &state._indexer[layer_idx].main_kv_cache_shards,
                        &pbs.idx_topk_indices_batch,
                        &pbs.topk_staged_batch,
                        topk_max as i32,
                        head_dim as i32,
                        n_compressed,
                        topk_max as i32,
                        0,
                        /*scale=*/ 1.0,
                        batch_size as i32,
                        shard.world() as i32,
                        shard.block_rows() as i32,
                    )
                    .map_err(|e| {
                        format!(
                            "deepseek4_topk_kv_gather_batched_tiled_sharded_gfx1201 l{layer_idx}: {e:?}"
                        )
                    })?;
                } else if main_kv_cache.dtype == DType::F16 {
                    gpu.deepseek4_topk_kv_gather_batched_tiled_f16(
                        main_kv_cache,
                        &pbs.idx_topk_indices_batch,
                        &pbs.topk_staged_batch,
                        topk_max as i32,
                        head_dim as i32,
                        n_compressed,
                        topk_max as i32,
                        0,
                        /*scale=*/ 1.0,
                        batch_size as i32,
                    )
                    .map_err(|e| {
                        format!("deepseek4_topk_kv_gather_batched_tiled_f16 l{layer_idx}: {e:?}")
                    })?;
                } else if tiled_gfx1201 || tiled_gfx1151 {
                    gpu.deepseek4_topk_kv_gather_batched_tiled_gfx1201(
                        main_kv_cache,
                        &pbs.idx_topk_indices_batch,
                        &pbs.topk_staged_batch,
                        topk_max as i32,
                        head_dim as i32,
                        n_compressed,
                        topk_max as i32,
                        0,
                        /*scale=*/ 1.0,
                        batch_size as i32,
                    )
                    .map_err(|e| {
                        format!(
                            "deepseek4_topk_kv_gather_batched_tiled_gfx1201 l{layer_idx}: {e:?}"
                        )
                    })?;
                } else {
                    gpu.deepseek4_topk_kv_gather_batched_f32(
                        main_kv_cache,
                        &pbs.idx_topk_indices_batch,
                        &pbs.topk_staged_batch,
                        topk_max as i32,
                        head_dim as i32,
                        n_compressed,
                        topk_max as i32,
                        0,
                        /*scale=*/ 1.0,
                        batch_size as i32,
                    )
                    .map_err(|e| format!("deepseek4_topk_kv_gather_batched l{layer_idx}: {e:?}"))?;
                }
            }

            // n_active_topk[b] = min(topk_max, n_per_batch[b]) — top-K
            // returned -1 sentinels past n_per_batch[b], and gather wrote
            // zeros there. Cap attention's visible-slot count to the
            // actual valid range per batch row.
            for b in 0..batch_size {
                n_active_host[b] = topk_max.min(n_per_batch_host[b] as usize) as i32;
            }
        }
    } else {
        // ratio == 128: identity gather, no indexer. Per-batch n_compressed.
        let max_compressed = pbs.idx_score_capacity;
        let max_n_compressed = (((start_pos as usize) + batch_size) / ratio)
            .min(max_compressed)
            .min(topk_max);
        let gather_n_compressed = if capture_safe {
            topk_max
        } else {
            max_n_compressed
        };
        if gather_n_compressed > 0 {
            let main_kv_cache = state._indexer[layer_idx]
                .main_kv_cache
                .as_ref()
                .ok_or_else(|| "main_kv_cache missing".to_string())?;
            if let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
                state.compressor_cache_placement
            {
                if main_kv_cache.dtype == DType::F16 {
                    return Err(format!(
                        "F16 compressor cache does not support block-cyclic batched identity gather l{layer_idx}"
                    ));
                }
                gpu.deepseek4_topk_kv_gather_identity_batched_sharded_gfx1201(
                    &state._indexer[layer_idx].main_kv_cache_shards,
                    &pbs.topk_staged_batch,
                    gather_n_compressed as i32,
                    head_dim as i32,
                    topk_max as i32,
                    batch_size as i32,
                    shard.world() as i32,
                    shard.block_rows() as i32,
                )
                .map_err(|e| {
                    format!("deepseek4_topk_kv_gather_identity_batched_sharded l{layer_idx}: {e:?}")
                })?;
            } else if main_kv_cache.dtype == DType::F16 {
                gpu.deepseek4_topk_kv_gather_identity_batched_f16(
                    main_kv_cache,
                    &pbs.topk_staged_batch,
                    gather_n_compressed as i32,
                    head_dim as i32,
                    topk_max as i32,
                    batch_size as i32,
                )
                .map_err(|e| {
                    format!("deepseek4_topk_kv_gather_identity_batched_f16 l{layer_idx}: {e:?}")
                })?;
            } else {
                gpu.deepseek4_topk_kv_gather_identity_batched_f32(
                    main_kv_cache,
                    &pbs.topk_staged_batch,
                    gather_n_compressed as i32,
                    head_dim as i32,
                    topk_max as i32,
                    batch_size as i32,
                )
                .map_err(|e| {
                    format!("deepseek4_topk_kv_gather_identity_batched l{layer_idx}: {e:?}")
                })?;
            }
            for b in 0..batch_size {
                let n_b = (((start_pos as usize) + b + 1) / ratio)
                    .min(max_compressed)
                    .min(topk_max);
                n_active_host[b] = n_b as i32;
            }
        }
    }

    // 3. Upload per-batch n_active_topk_arr only — n_valid_swa_arr is
    //    populated once per chunk by the caller.
    if !capture_safe {
        let n_active_bytes: &[u8] = unsafe {
            std::slice::from_raw_parts(n_active_host.as_ptr() as *const u8, batch_size * 4)
        };
        gpu.memcpy_htod_auto(&pbs.n_active_topk_arr.buf, n_active_bytes)
            .map_err(|e| format!("htod n_active_topk_arr: {e:?}"))?;
    }
    let n_active_topk_arr = if capture_safe {
        if ratio == 4 {
            &pbs.n_active_topk_4_arr
        } else {
            &pbs.n_active_topk_128_arr
        }
    } else {
        &pbs.n_active_topk_arr
    };

    // 4. Batched joint-softmax attention over SWA + topK + sink.
    if use_topk_direct {
        let main_kv_cache = state._indexer[layer_idx]
            .main_kv_cache
            .as_ref()
            .ok_or_else(|| "main_kv_cache missing".to_string())?;
        // Head-batched f16-WMMA DSA attention (~4.4× the f32 kernel at prefill
        // batch); falls back to f32 if disabled, shapes don't tile, or the
        // score LDS would exceed 64 KB. max_n_total bounds the LDS (n_valid ≤ win).
        let use_dsa_wmma = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_DSA_WMMA").as_deref()
            != Ok("0")
            && gpu.arch_caps.has_wmma()
            // The portable WMMA symbol is not a viable gfx1201 lowering: the
            // exact TP3 rank-2 shape (16 heads, B=128) measured 351 ms/call
            // versus 0.8 ms for the established F32 path. Keep gfx1201 on the
            // correct fast path until it has a native wave32 implementation.
            && !gpu.arch_caps.is_gfx1201()
            && n_heads % 16 == 0
            && head_dim % 16 == 0;
        // Dynamic shared-memory sizing is part of the captured launch node.
        // Use the route maximum under capture; deriving this from the first
        // window's host count under-allocates later replays as context grows.
        let max_n_total = if capture_safe {
            (win + topk_max) as i32
        } else {
            win as i32 + n_active_host.iter().copied().max().unwrap_or(0)
        };
        let mut done = false;
        if use_dsa_wmma {
            if gpu
                .deepseek4_attn_swa_topk_direct_wmma(
                    &pbs.q_batch,
                    &pbs.swa_staged_batch, // K=V tied
                    main_kv_cache,
                    &pbs.idx_topk_indices_batch,
                    attn_sink,
                    &pbs.n_valid_swa_arr,
                    n_active_topk_arr,
                    &pbs.attn_out_raw_batch,
                    n_heads as i32,
                    head_dim as i32,
                    win as i32,
                    topk_max as i32,
                    topk_direct_n_compressed as i32,
                    batch_size as i32,
                    max_n_total,
                )
                .is_ok()
            {
                done = true;
            }
        }
        if !done {
            gpu.deepseek4_attn_swa_topk_direct_batched_f32(
                &pbs.q_batch,
                &pbs.swa_staged_batch,
                &pbs.swa_staged_batch, // K=V tied
                main_kv_cache,
                &pbs.idx_topk_indices_batch,
                attn_sink,
                &pbs.n_valid_swa_arr,
                n_active_topk_arr,
                &pbs.attn_out_raw_batch,
                n_heads as i32,
                head_dim as i32,
                win as i32,
                topk_max as i32,
                topk_direct_n_compressed as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("deepseek4_attn_swa_topk_direct_batched l{layer_idx}: {e:?}"))?;
        }
    } else {
        // Head-batched f16-WMMA gathered DSA attention; f32 fallback on
        // disable / non-tiling shapes / LDS > 64 KB.
        let use_dsa_wmma = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_DSA_WMMA").as_deref()
            != Ok("0")
            && gpu.arch_caps.has_wmma()
            && (gpu.arch_caps.is_gfx1201() || n_heads % 16 == 0)
            && head_dim % 16 == 0;
        let max_n_total = if capture_safe {
            (win + topk_max) as i32
        } else {
            win as i32 + n_active_host.iter().copied().max().unwrap_or(0)
        };
        let mut done = false;
        if use_dsa_wmma {
            let result = if gpu.arch_caps.is_gfx1201() {
                gpu.deepseek4_attn_swa_topk_batched_wmma_gfx12(
                    &pbs.q_batch,
                    &pbs.swa_staged_batch,  // K=V tied
                    &pbs.topk_staged_batch, // K=V tied
                    attn_sink,
                    &pbs.n_valid_swa_arr,
                    n_active_topk_arr,
                    &pbs.attn_out_raw_batch,
                    n_heads as i32,
                    head_dim as i32,
                    win as i32,
                    topk_max as i32,
                    batch_size as i32,
                    max_n_total,
                )
            } else {
                gpu.deepseek4_attn_swa_topk_batched_wmma(
                    &pbs.q_batch,
                    &pbs.swa_staged_batch,
                    &pbs.topk_staged_batch,
                    attn_sink,
                    &pbs.n_valid_swa_arr,
                    n_active_topk_arr,
                    &pbs.attn_out_raw_batch,
                    n_heads as i32,
                    head_dim as i32,
                    win as i32,
                    topk_max as i32,
                    batch_size as i32,
                    max_n_total,
                )
            };
            if result.is_ok() {
                done = true;
            }
        }
        if !done {
            gpu.deepseek4_attn_swa_topk_batched_f32(
                &pbs.q_batch,
                &pbs.swa_staged_batch,
                &pbs.swa_staged_batch, // K=V tied
                &pbs.topk_staged_batch,
                &pbs.topk_staged_batch,
                attn_sink,
                &pbs.n_valid_swa_arr,
                n_active_topk_arr,
                &pbs.attn_out_raw_batch,
                n_heads as i32,
                head_dim as i32,
                win as i32,
                topk_max as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("deepseek4_attn_swa_topk_batched l{layer_idx}: {e:?}"))?;
        }
    }

    // 5. Inverse RoPE.
    {
        let (freq_base, freq_scale, ext_factor, attn_factor, corr_low, corr_high) =
            layer_rope_params(cfg, layer.compress_ratio);
        gpu.rope_tail_yarn_interleaved_batched(
            &pbs.attn_out_raw_batch,
            &pbs.attn_out_raw_batch,
            &pbs.positions,
            n_heads as i32,
            0,
            head_dim as i32,
            cfg.qk_rope_head_dim as i32,
            freq_base,
            freq_scale,
            ext_factor,
            attn_factor,
            corr_low,
            corr_high,
            /*inverse=*/ 1,
            batch_size as i32,
        )
        .map_err(|e| format!("rope_tail_yarn_inv_batched l{layer_idx}: {e:?}"))?;
    }

    if dense_activation_dump_enabled()? {
        let active = pbs
            .attn_out_raw_batch
            .sub_offset(0, batch_size * n_heads * head_dim);
        dump_dense_activation_if_enabled(
            gpu,
            &format!("layers.{layer_idx}.attn.wo_a.weight"),
            &active,
            per_group_in,
        )?;
    }

    // 6. FWHT rotate attn_out_raw_batch → attn_out_raw_rot_batch.
    gpu.rotate_x_mq_batched(
        &pbs.attn_out_raw_batch,
        &pbs.attn_out_raw_rot_batch,
        n_heads * head_dim,
        batch_size,
    )
    .map_err(|e| format!("rotate attn_out_raw l{layer_idx}: {e:?}"))?;

    // 7. wo_a per-group batched.
    //    F32     → wo_per_group_batched_f32 (single launch).
    //    HFQ4G256→ wo_per_group_batched_hfq4g256 (single launch).
    //    Q8_0    → wo_per_group_batched_q8_0 (single launch, plain input).
    match wo_a.dtype {
        DType::F32 => {
            gpu.wo_per_group_batched_f32(
                wo_a,
                &pbs.attn_out_raw_batch,
                &pbs.wo_a_out_batch,
                n_groups as i32,
                o_lora_rank as i32,
                per_group_in as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("wo_per_group_batched_f32 l{layer_idx}: {e:?}"))?;
        }
        DType::Q8_0 => {
            // Q8_0 contract: plain (non-FWHT) input. Same layout
            // assumption as the swa-only sibling.
            let mr: i32 = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_WO_MULTIROW")
                .ok()
                .and_then(|v| v.parse().ok())
                .filter(|&r| r == 2 || r == 4)
                .unwrap_or(0);
            if mr == 0 {
                gpu.wo_per_group_batched_q8_0(
                    wo_a,
                    &pbs.attn_out_raw_batch,
                    &pbs.wo_a_out_batch,
                    n_groups as i32,
                    o_lora_rank as i32,
                    per_group_in as i32,
                    batch_size as i32,
                )
                .map_err(|e| format!("wo_per_group_batched_q8_0 l{layer_idx}: {e:?}"))?;
            } else {
                gpu.wo_per_group_batched_q8_0_multirow(
                    wo_a,
                    &pbs.attn_out_raw_batch,
                    &pbs.wo_a_out_batch,
                    n_groups as i32,
                    o_lora_rank as i32,
                    per_group_in as i32,
                    batch_size as i32,
                    mr,
                )
                .map_err(|e| format!("wo_per_group_batched_q8_0_multirow l{layer_idx}: {e:?}"))?;
            }
        }
        DType::Raw | DType::MQ4G256 => {
            gpu.wo_per_group_batched_hfq4g256(
                wo_a,
                &pbs.attn_out_raw_rot_batch,
                &pbs.wo_a_out_batch,
                n_groups as i32,
                o_lora_rank as i32,
                per_group_in as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("wo_per_group_batched_hfq4g256 l{layer_idx}: {e:?}"))?;
        }
        DType::MFP4G32E8 | DType::MFP4G32E8SOA | DType::MFP3G32E8 => {
            wo_per_group_batched_e8_fallback(
                gpu,
                weights.mq2r_backend,
                wo_a,
                &pbs.attn_out_raw_rot_batch,
                &pbs.attn_out_raw_batch,
                &pbs.wo_a_out_batch,
                n_groups,
                o_lora_rank,
                per_group_in,
                batch_size,
                Some(&pbs.wmma_x_scratch_f16),
            )
            .map_err(|e| format!("wo_per_group_batched_e8 l{layer_idx}: {e}"))?;
        }
        other => {
            return Err(format!(
                "attention_block_batched_swa_only l{layer_idx}: unsupported wo_a dtype {other:?}"
            ));
        }
    }

    if dense_activation_dump_enabled()? {
        let active = pbs.wo_a_out_batch.sub_offset(0, batch_size * groups_o_lora);
        dump_dense_activation_if_enabled(
            gpu,
            &format!("layers.{layer_idx}.attn.wo_b.weight"),
            &active,
            groups_o_lora,
        )?;
    }

    // 8. FWHT rotate wo_a_out → wo_a_out_rot.
    gpu.rotate_x_mq_batched(
        &pbs.wo_a_out_batch,
        &pbs.wo_a_out_rot_batch,
        groups_o_lora,
        batch_size,
    )
    .map_err(|e| format!("rotate wo_a_out l{layer_idx}: {e:?}"))?;

    // 9. wo_b GEMV batched.
    gemv_auto_batched_wmma(
        gpu,
        weights.mq2r_backend,
        wo_b,
        &pbs.wo_a_out_rot_batch,
        &pbs.wo_a_out_batch,
        &pbs.attn_out_batch,
        cfg.hidden_size,
        groups_o_lora,
        batch_size,
        Some(&pbs.wmma_x_scratch_f16),
    )?;

    // 10. Advance the SWA ring.
    {
        let swa_k = state._attention[layer_idx].swa_k.as_ref().unwrap();
        let swa_v = state._attention[layer_idx].swa_v.as_ref().unwrap();
        if capture_safe {
            gpu.swa_ring_write_batched_pos_f32(
                &pbs.kv_batch,
                swa_k,
                &pbs.positions,
                n_kv as i32,
                head_dim as i32,
                win as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("swa_ring_write_batched_pos (k) l{layer_idx}: {e:?}"))?;
            gpu.swa_ring_write_batched_pos_f32(
                &pbs.kv_batch,
                swa_v,
                &pbs.positions,
                n_kv as i32,
                head_dim as i32,
                win as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("swa_ring_write_batched_pos (v) l{layer_idx}: {e:?}"))?;
        } else {
            gpu.swa_ring_write_batched_f32(
                &pbs.kv_batch,
                swa_k,
                n_kv as i32,
                head_dim as i32,
                win as i32,
                start_pos as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("swa_ring_write_batched (k) l{layer_idx}: {e:?}"))?;
            gpu.swa_ring_write_batched_f32(
                &pbs.kv_batch,
                swa_v,
                n_kv as i32,
                head_dim as i32,
                win as i32,
                start_pos as i32,
                batch_size as i32,
            )
            .map_err(|e| format!("swa_ring_write_batched (v) l{layer_idx}: {e:?}"))?;
        }
    }

    Ok(())
}

/// Batched FFN: shared expert + routed-expert MoE, end-to-end.
///
/// Computes per-batch ffn_out_batch[b, :] = shared_expert(hc_x_in[b])
/// + (if score-routed) Σ_k topk_w[b,k] · routed_expert_{topk_idx[b,k]}(hc_x_in[b])
///
/// Stages:
///   1. fused_rmsnorm_rotate_mq_batched(hc_x_in → ffn_x_rot)
///   2. rmsnorm_batched(hc_x_in → ffn_x_plain)
///   3. gemv_auto_batched_wmma(shared_w1, → shared_gate, Some(&pbs.wmma_x_scratch_f16))
///   4. gemv_auto_batched_wmma(shared_w3, → shared_up, Some(&pbs.wmma_x_scratch_f16))
///   5. deepseek4_silu_mul_clamp_f32_batched(shared_gate, shared_up → shared_gate)
///   6. rotate_x_mq_batched(shared_gate → shared_rot)
///   7. gemv_auto_batched_wmma(shared_w2, shared_rot → ffn_out_batch, Some(&pbs.wmma_x_scratch_f16))
///   8. (score-routed only) gemv_auto_batched_wmma(gate.weight, ffn_x_rot → moe_scores, Some(&pbs.wmma_x_scratch_f16))
///   9. sqrt_softplus_f32 on moe_scores (operates on full [B*n_exp] numel)
///   10. deepseek4_moe_topk_bias_aware_batched_f32 → topk_indices, topk_weights
///   11. deepseek4_gemv_mq2g256_lloyd_moe_gate_up_indexed_batched → moe_gate, moe_up
///   12. deepseek4_silu_mul_clamp_f32_batched(B*k_top streams of MI) → moe_gate
///   13. rotate_x_mq_batched(B*k_top FWHT rotations) → moe_rot
///   14. deepseek4_gemv_mq2g256_lloyd_moe_down_residual_scaled_indexed_batched
///       (atomicAdds routed expert outputs into ffn_out_batch with scale)
///
/// Hash-routed layers (layer_idx < num_hash_layers) skip steps 8-14.
/// DeepSeek V4's hash routing uses static tid2eid lookup which is skipped at
/// quant time per the load_weights logic; falls back to shared-only.
#[allow(dead_code)]
pub(crate) fn ffn_batched(
    cfg: &DeepseekV4Config,
    layer: &crate::deepseek4::DeepseekV4LayerWeights,
    mq2r_backend: Mq2rBackend,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    layer_idx: usize,
    hash_routing: bool,
    batch_size: usize,
    tokens: &[u32],
) -> Result<(), String> {
    let ffn_norm = layer.ffn_norm.as_ref().unwrap();
    let shared_w1 = layer.shared_w1.as_ref().unwrap();
    let shared_w2 = layer.shared_w2.as_ref().unwrap();
    let shared_w3 = layer.shared_w3.as_ref().unwrap();

    let hidden = cfg.hidden_size;
    let im = cfg.moe_intermediate_size;
    let shared_im = if layer.shared_tp_size > 1 {
        layer.shared_intermediate_count
    } else {
        im
    };
    if shared_im == 0 || shared_im > im {
        return Err(format!(
            "ffn_batched l{layer_idx}: invalid shared TP width {shared_im} (global {im}, tp={})",
            layer.shared_tp_size
        ));
    }

    // Skip dead FWHT rotations on prefill (mirror decode-path FWHT skip).
    // Routed MoE consumes ffn_x_rot_batch (MQ2-Lloyd → needs FWHT), so keep
    // the gate/up rotation alive when MoE is on. Down rotation only feeds
    // shared_w2 — gate purely on shared_w2 dtype.
    let moe_will_run = config_cache::moe_on();
    let gate_up_need_fwht =
        moe_will_run || weight_needs_fwht(shared_w1) || weight_needs_fwht(shared_w3);
    let down_needs_fwht = weight_needs_fwht(shared_w2);

    // 1. RMSNorm (+ optional FWHT). Fused variant writes BOTH rot and
    //    plain outputs when both are needed (saves one launch per layer).
    if gate_up_need_fwht {
        gpu.fused_rmsnorm_rotate_mq_plain_batched(
            &pbs.hc_x_in_batch,
            ffn_norm,
            &pbs.ffn_x_rot_batch,
            &pbs.ffn_x_plain_batch,
            hidden,
            cfg.rms_norm_eps,
            batch_size,
        )
        .map_err(|e| format!("fused_rmsnorm_rotate_mq_plain_batched ffn l{layer_idx}: {e:?}"))?;
    } else {
        // Pure-plain (no MoE AND no MQ4 shared): only ffn_x_plain needed.
        gpu.rmsnorm_batched(
            &pbs.hc_x_in_batch,
            ffn_norm,
            &pbs.ffn_x_plain_batch,
            batch_size,
            hidden,
            cfg.rms_norm_eps,
        )
        .map_err(|e| format!("rmsnorm_batched ffn-side l{layer_idx}: {e:?}"))?;
    }

    if dense_activation_dump_enabled()? {
        let active = pbs.ffn_x_plain_batch.sub_offset(0, batch_size * hidden);
        let names = [
            format!("layers.{layer_idx}.ffn.shared_experts.w1.weight"),
            format!("layers.{layer_idx}.ffn.shared_experts.w3.weight"),
            format!("layers.{layer_idx}.ffn.gate.weight"),
        ];
        dump_dense_activations_if_enabled(gpu, &names, &active, hidden)?;
    }

    // 2-3. Shared expert gate + up GEMVs.
    let paired_shared = gemv_auto_batched_pair_b3(
        gpu,
        shared_w1,
        shared_w3,
        &pbs.ffn_x_rot_batch,
        &pbs.ffn_shared_gate_batch,
        &pbs.ffn_shared_up_batch,
        shared_im,
        hidden,
        batch_size,
    )?;
    if !paired_shared {
        gemv_auto_batched_wmma(
            gpu,
            mq2r_backend,
            shared_w1,
            &pbs.ffn_x_rot_batch,
            &pbs.ffn_x_plain_batch,
            &pbs.ffn_shared_gate_batch,
            shared_im,
            hidden,
            batch_size,
            Some(&pbs.wmma_x_scratch_f16),
        )?;
        gemv_auto_batched_wmma(
            gpu,
            mq2r_backend,
            shared_w3,
            &pbs.ffn_x_rot_batch,
            &pbs.ffn_x_plain_batch,
            &pbs.ffn_shared_up_batch,
            shared_im,
            hidden,
            batch_size,
            Some(&pbs.wmma_x_scratch_f16),
        )?;
    }

    // 4. SwiGLU + clamp. The kernel batches `B` streams of length `n`.
    gpu.deepseek4_silu_mul_clamp_f32_batched(
        &pbs.ffn_shared_gate_batch,
        &pbs.ffn_shared_up_batch,
        &pbs.ffn_shared_gate_batch,
        shared_im,
        batch_size,
        cfg.swiglu_limit,
    )
    .map_err(|e| format!("deepseek4_silu_mul_clamp_f32_batched shared l{layer_idx}: {e:?}"))?;

    if dense_activation_dump_enabled()? {
        let active = pbs
            .ffn_shared_gate_batch
            .sub_offset(0, batch_size * shared_im);
        dump_dense_activation_if_enabled(
            gpu,
            &format!("layers.{layer_idx}.ffn.shared_experts.w2.weight"),
            &active,
            shared_im,
        )?;
    }

    // 5. FWHT rotate silu output — skip if shared_w2 doesn't need FWHT.
    if down_needs_fwht {
        gpu.rotate_x_mq_batched(
            &pbs.ffn_shared_gate_batch,
            &pbs.ffn_shared_rot_batch,
            shared_im,
            batch_size,
        )
        .map_err(|e| format!("rotate_x_mq_batched shared silu l{layer_idx}: {e:?}"))?;
    }

    // 6. Shared down GEMV → ffn_out_batch.
    gemv_auto_batched_wmma(
        gpu,
        mq2r_backend,
        shared_w2,
        &pbs.ffn_shared_rot_batch,
        &pbs.ffn_shared_gate_batch,
        &pbs.ffn_out_batch,
        hidden,
        shared_im,
        batch_size,
        Some(&pbs.wmma_x_scratch_f16),
    )?;

    // ── Routed-expert MoE ───────────────────────────────────────────
    let do_routed = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_MOE")
        .ok()
        .as_deref()
        != Some("0")
        && layer.expert_gate_up_blob.is_some()
        && layer.expert_w2_blob.is_some();
    if !do_routed {
        return Ok(());
    }
    // Layers 0..num_hash_layers use STATIC tid2eid routing per upstream DeepSeek V4.
    // For DSpark drafter stages the caller passes hash_routing=false (score-routed).
    if hash_routing && layer.tid2eid_host.is_empty() {
        return Ok(());
    }

    let gate_w = layer
        .gate_weight
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} gate.weight missing"))?;
    let gate_up_ptrs = layer.expert_gate_up_ptrs.as_ref().unwrap();
    let w2_ptrs = layer.expert_w2_ptrs.as_ref().unwrap();
    let n_exp = cfg.n_routed_experts;
    let k_top = cfg.num_experts_per_tok;
    let route_scale: f32 = config_cache::route_scale(cfg.routed_scaling_factor, cfg.mq2r);

    // 8. Router GEMV: gate.weight @ ffn_x_rot_batch → moe_scores [B, n_exp].
    gemv_auto_batched_wmma(
        gpu,
        mq2r_backend,
        gate_w,
        &pbs.ffn_x_rot_batch,
        &pbs.ffn_x_plain_batch,
        &pbs.moe_scores_batch,
        n_exp,
        hidden,
        batch_size,
        Some(&pbs.wmma_x_scratch_f16),
    )?;

    // 9. sqrt_softplus over the full [B, n_exp] buffer.
    gpu.sqrt_softplus_f32(&pbs.moe_scores_batch)
        .map_err(|e| format!("sqrt_softplus_f32 moe scores l{layer_idx}: {e:?}"))?;

    // Routing + routed experts + combine now run through the centralized MoE
    // family (Ship 4.3 prefill). The router GEMV + sqrt_softplus (above) and the
    // shared expert stay model-owned; the family routes (hash or bias-aware),
    // runs the experts (grouped GEMM at B>=gate, else scalar K4), and
    // accumulates into ffn_out_batch (already holding the shared-expert output).
    let routing = if hash_routing {
        if tokens.len() < batch_size {
            return Err(format!(
                "ffn_batched l{layer_idx}: tokens len {} < batch_size {}",
                tokens.len(),
                batch_size,
            ));
        }
        let tid2eid_dev = layer.tid2eid_dev.as_ref().ok_or_else(|| {
            format!(
                "ffn_batched hash l{layer_idx}: tid2eid_dev missing (pre-FP4 \
                 quant skipped tid2eid; HFQ load_weights should still populate \
                 the device buffer)"
            )
        })?;
        hipfire_dispatch::families::moe::MoePrefillRouting::Hash {
            tid2eid: tid2eid_dev,
            tokens: &pbs.tokens,
        }
    } else {
        let gate_bias = layer
            .gate_bias
            .as_ref()
            .ok_or_else(|| format!("layer {layer_idx} gate.bias missing"))?;
        hipfire_dispatch::families::moe::MoePrefillRouting::BiasAware { gate_bias }
    };

    let moe_params = hipfire_dispatch::families::moe::MoeBiasAwarePrefillParams {
        hidden,
        mi: im,
        n_exp,
        k_top,
        batch_size,
        route_scale,
        swiglu_limit: cfg.swiglu_limit,
        uses_atomic_moe_down: mq2r_backend.uses_atomic_moe_down(),
        layer_idx,
        routing,
        scores: &pbs.moe_scores_batch,
        topk_indices: &pbs.moe_topk_indices_batch,
        topk_weights: &pbs.moe_topk_weights_batch,
        expert_gate_up_ptrs: gate_up_ptrs,
        expert_down_ptrs: w2_ptrs,
        x_rot: &pbs.ffn_x_rot_batch,
        ffn_out: &pbs.ffn_out_batch,
        expert_token_counts: &pbs.moe_expert_token_counts,
        expert_offsets: &pbs.moe_expert_offsets,
        sorted_slot_index: &pbs.moe_sorted_slot_index,
        expert_tile_ids: &pbs.moe_expert_tile_ids,
        inverse_perm: &pbs.moe_inverse_perm,
        y_gate_up_grouped: &pbs.moe_y_gate_up_grouped,
        y_down_grouped: &pbs.moe_y_down_grouped,
        gate_batch: &pbs.moe_gate_batch,
        up_batch: &pbs.moe_up_batch,
        rot_batch: &pbs.moe_rot_batch,
        down_expert_outputs: &pbs.moe_down_expert_outputs,
    };
    hipfire_runtime::llama::moe_family()
        .run_bias_aware_prefill(gpu, &moe_params)
        .map_err(|e| format!("ffn_batched l{layer_idx} dispatch: {e}"))?;

    Ok(())
}

/// Batched-aware twin of `final_norm_and_head` — extracts the LAST
/// position's residual streams from pbs.streams_batch and runs the
/// existing per-position head pipeline against it.
///
/// Phase B2 chunk forward only needs logits at the last position
/// (matches qwen35::forward_prefill_batch's contract). All upstream
/// state.* scratch fields used by `final_norm_and_head` are sized for
/// one position and get reused unchanged.
///
/// Returns the logits at the last position. Caller is responsible for
/// any sampler integration.
#[allow(dead_code)]
pub fn final_norm_and_head_last_batched(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    batch_size: usize,
) -> Result<Vec<f32>, String> {
    if batch_size == 0 {
        return Err("final_norm_and_head_last_batched: empty batch".to_string());
    }
    // Snapshot the original residual_streams so we can restore it (the
    // sequential function reads/keeps state.residual_streams; we point
    // it temporarily at the last position's slice).
    let last_off = (batch_size - 1) * cfg.hc_mult * cfg.hidden_size;
    let last_len = cfg.hc_mult * cfg.hidden_size;
    let last_streams = pbs.streams_batch.sub_offset(last_off, last_len);

    let orig = state.residual_streams.take();
    state.residual_streams = Some(last_streams);

    // `forward_prefill_batch_chunked` already captured every head input as
    // one active matrix. Do not append the last row a second time here.
    let result = final_norm_and_head_impl(cfg, weights, state, gpu, false);

    // Restore. Drop the temporary view (it shares the pbs buffer; the
    // underlying buffer is owned by pbs, so leaking the view is fine —
    // it's a thin GpuTensor wrapper, not a fresh allocation).
    state.residual_streams = orig;

    result?;
    let logits_tensor = state
        .logits
        .as_ref()
        .ok_or_else(|| "logits not allocated".to_string())?;
    gpu.download_f32(logits_tensor)
        .map_err(|e| format!("download logits: {e:?}"))
}

/// Run final_norm + head on EVERY position of the batched chunk.
///
/// `final_norm_and_head_last_batched` only produces logits for the last
/// position (the only position whose token is sampled in normal prefill).
/// Speculative-decode verification needs per-position logits so each
/// draft can be compared against the verifier's preferred token —
/// that's what this helper provides.
///
/// Cost: K invocations of the per-position final_norm_and_head pipeline
/// (head HC + RMSNorm + rotate + lm_head GEMV + d2h). The lm_head is
/// [vocab=129280, hidden=4096]; per-position it's well under 5 ms on
/// gfx1151, so K=8 takes <40 ms. Acceptable for spec-decode windows.
///
/// Returns Vec<Vec<f32>> of length `batch_size`, each inner Vec sized
/// `vocab_size`.
pub fn final_norm_and_head_all_batched(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    batch_size: usize,
) -> Result<Vec<Vec<f32>>, String> {
    if batch_size == 0 {
        return Err("final_norm_and_head_all_batched: empty batch".to_string());
    }
    let stream_len = cfg.hc_mult * cfg.hidden_size;
    let vocab = cfg.vocab_size;

    // An MQ4 head needs a per-position FWHT rotation of the normed input that
    // we don't stage into the batch buffer — keep the scalar per-position loop
    // for that case. Q8/F16/F32 heads (this build's head is Q8) take the
    // batched path below.
    let head_needs_fwht = {
        let head = weights
            .head
            .as_ref()
            .ok_or_else(|| "head not uploaded".to_string())?;
        weight_needs_fwht(head)
    };
    // Opt-out: HIPFIRE_DEEPSEEK4_BATCH_HEAD=0 forces the legacy per-position
    // scalar loop — used for A/B measurement and as a safety fallback.
    let batch_head = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_BATCH_HEAD")
        .map(|s| s != "0")
        .unwrap_or(true);
    if head_needs_fwht || !batch_head {
        let orig = state.residual_streams.take();
        let mut all_logits: Vec<Vec<f32>> = Vec::with_capacity(batch_size);
        let result: Result<(), String> = (|| {
            for i in 0..batch_size {
                let off = i * stream_len;
                let streams_i = pbs.streams_batch.sub_offset(off, stream_len);
                state.residual_streams = Some(streams_i);
                final_norm_and_head(cfg, weights, state, gpu)?;
                let logits_tensor = state
                    .logits
                    .as_ref()
                    .ok_or_else(|| "logits not allocated".to_string())?;
                let logits_host = gpu
                    .download_f32(logits_tensor)
                    .map_err(|e| format!("download logits @pos {i}: {e:?}"))?;
                all_logits.push(logits_host);
            }
            Ok(())
        })();
        state.residual_streams = orig;
        result?;
        return Ok(all_logits);
    }

    // ── Batched lm_head path ──────────────────────────────────────────────
    // Fill `state.head_logits_batch` ([K, vocab]) with one weight-read GEMV,
    // then download + split per position.
    compute_batched_head_logits(cfg, weights, state, pbs, gpu, batch_size)?;
    let logits_batch = state.head_logits_batch.as_ref().unwrap();
    let flat = gpu
        .download_f32(logits_batch)
        .map_err(|e| format!("download batched logits: {e:?}"))?;
    let mut all_logits: Vec<Vec<f32>> = Vec::with_capacity(batch_size);
    for i in 0..batch_size {
        all_logits.push(flat[i * vocab..(i + 1) * vocab].to_vec());
    }
    Ok(all_logits)
}

/// Fill `state.head_logits_batch` (`[batch_size, vocab]`, F32, cached on state)
/// with the batched lm_head over `batch_size` verify positions: the cheap
/// per-position head-HC + RMSNorm prologue staged into a `[K, hidden]` buffer,
/// then ONE weight-bandwidth-bound GEMV reading the ~565 MB Q8 lm_head a single
/// time for all K. Callers choose how to reduce the logits: download them
/// (`final_norm_and_head_all_batched`) or argmax on-GPU
/// (`final_norm_and_argmax_all_batched`). Assumes the Q8/F16/F32 batched head
/// (the FWHT fallback stays in the callers' per-position loop).
fn compute_batched_head_logits(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    batch_size: usize,
) -> Result<(), String> {
    let stream_len = cfg.hc_mult * cfg.hidden_size;
    let hidden = cfg.hidden_size;
    let vocab = cfg.vocab_size;
    if state
        .head_norm_batch
        .as_ref()
        .map(|t| t.numel() != batch_size * hidden)
        .unwrap_or(true)
    {
        state.head_norm_batch = Some(
            gpu.alloc_tensor(&[batch_size, hidden], DType::F32)
                .map_err(|e| format!("alloc head_norm_batch: {e:?}"))?,
        );
    }
    if state
        .head_x_f16
        .as_ref()
        .map(|t| t.numel() != batch_size * hidden)
        .unwrap_or(true)
    {
        state.head_x_f16 = Some(
            gpu.alloc_tensor(&[batch_size * hidden], DType::F16)
                .map_err(|e| format!("alloc head_x_f16: {e:?}"))?,
        );
    }
    if state
        .head_logits_batch
        .as_ref()
        .map(|t| t.numel() != batch_size * vocab)
        .unwrap_or(true)
    {
        state.head_logits_batch = Some(
            gpu.alloc_tensor(&[batch_size, vocab], DType::F32)
                .map_err(|e| format!("alloc head_logits_batch: {e:?}"))?,
        );
    }

    let orig = state.residual_streams.take();
    let result: Result<(), String> = (|| {
        for i in 0..batch_size {
            let off = i * stream_len;
            let streams_i = pbs.streams_batch.sub_offset(off, stream_len);
            state.residual_streams = Some(streams_i);
            final_norm_compute(cfg, weights, state, gpu)?;
            // Stage this position's plain normed activation into row i of the
            // `[K, hidden]` batched GEMV input.
            let fn_i = state
                .final_norm
                .as_ref()
                .ok_or_else(|| "final_norm not allocated".to_string())?;
            let dst = state.head_norm_batch.as_ref().unwrap();
            let dst_row = dst.sub_offset(i * hidden, hidden);
            gpu.memcpy_dtod_auto(&dst_row.buf, &fn_i.buf, hidden * 4)
                .map_err(|e| format!("stage final_norm → batch @pos {i}: {e:?}"))?;
        }
        Ok(())
    })();
    state.residual_streams = orig;
    result?;

    // ONE batched lm_head GEMV over all K positions (weight read once). The
    // head is Q8/F16/F32 here so `x_rotated_batch` is ignored; pass the plain
    // batch for both. `Some(x_f16)` selects the proven WMMA route.
    let head = weights
        .head
        .as_ref()
        .ok_or_else(|| "head not uploaded".to_string())?;
    let norm_batch = state.head_norm_batch.as_ref().unwrap();
    let logits_batch = state.head_logits_batch.as_ref().unwrap();
    let x_f16 = state.head_x_f16.as_ref().unwrap();
    gemv_auto_batched_wmma(
        gpu,
        weights.mq2r_backend,
        head,
        norm_batch,
        norm_batch,
        logits_batch,
        vocab,
        hidden,
        batch_size,
        Some(x_f16),
    )?;
    Ok(())
}

/// Calibration-only head prologue for batched prefill. Normal serving needs
/// logits only for the last prompt position, but the Hessian needs the
/// pre-lm_head activation for every row. Stage those rows without issuing the
/// enormous batched vocabulary projection, then download the completed matrix
/// once through the standard P3 activation dumper.
fn capture_head_norm_batched(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    batch_size: usize,
) -> Result<(), String> {
    if !dense_activation_dump_enabled()? {
        return Ok(());
    }
    let hidden = cfg.hidden_size;
    let stream_len = cfg.hc_mult * hidden;
    if state
        .head_norm_batch
        .as_ref()
        .map(|tensor| tensor.numel() < batch_size * hidden)
        .unwrap_or(true)
    {
        state.head_norm_batch = Some(
            gpu.alloc_tensor(&[batch_size, hidden], DType::F32)
                .map_err(|error| format!("alloc calibration head_norm_batch: {error:?}"))?,
        );
    }

    let original = state.residual_streams.take();
    let result: Result<(), String> = (|| {
        for row in 0..batch_size {
            let streams = pbs.streams_batch.sub_offset(row * stream_len, stream_len);
            state.residual_streams = Some(streams);
            final_norm_compute(cfg, weights, state, gpu)?;
            let src = state
                .final_norm
                .as_ref()
                .ok_or_else(|| "calibration final_norm not allocated".to_string())?;
            let dst = state
                .head_norm_batch
                .as_ref()
                .unwrap()
                .sub_offset(row * hidden, hidden);
            gpu.memcpy_dtod_auto(&dst.buf, &src.buf, hidden * 4)
                .map_err(|error| format!("stage calibration head row {row}: {error:?}"))?;
        }
        Ok(())
    })();
    state.residual_streams = original;
    result?;

    let active = state
        .head_norm_batch
        .as_ref()
        .unwrap()
        .sub_offset(0, batch_size * hidden);
    dump_dense_activation_if_enabled(gpu, "head.weight", &active, hidden)
}

/// On-GPU greedy twin of [`final_norm_and_head_all_batched`]: runs the same
/// batched lm_head, then argmaxes each row ON GPU and downloads only the
/// `batch_size` token ids — avoiding the `batch_size × vocab` (~5 MB) logits
/// d2h the host-argmax path pays every spec window. Used by the DSpark verify.
pub fn final_norm_and_argmax_all_batched(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    batch_size: usize,
) -> Result<Vec<u32>, String> {
    if batch_size == 0 {
        return Err("final_norm_and_argmax_all_batched: empty batch".to_string());
    }
    let vocab = cfg.vocab_size;
    let stream_len = cfg.hc_mult * cfg.hidden_size;

    // FWHT-head fallback: no batched GEMV path — argmax each position on GPU.
    let head_needs_fwht = {
        let head = weights
            .head
            .as_ref()
            .ok_or_else(|| "head not uploaded".to_string())?;
        weight_needs_fwht(head)
    };
    let batch_head = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_BATCH_HEAD")
        .map(|s| s != "0")
        .unwrap_or(true);
    if head_needs_fwht || !batch_head {
        let orig = state.residual_streams.take();
        let mut ids: Vec<u32> = Vec::with_capacity(batch_size);
        let result: Result<(), String> = (|| {
            for i in 0..batch_size {
                let off = i * stream_len;
                let streams_i = pbs.streams_batch.sub_offset(off, stream_len);
                state.residual_streams = Some(streams_i);
                final_norm_and_head(cfg, weights, state, gpu)?;
                let logits_tensor = state
                    .logits
                    .as_ref()
                    .ok_or_else(|| "logits not allocated".to_string())?;
                let idx = gpu
                    .argmax_f32(logits_tensor, vocab)
                    .map_err(|e| format!("argmax @pos {i}: {e:?}"))?;
                ids.push(idx);
            }
            Ok(())
        })();
        state.residual_streams = orig;
        result?;
        return Ok(ids);
    }

    // Batched path: fill logits on GPU, argmax on GPU, download only the ids.
    compute_batched_head_logits(cfg, weights, state, pbs, gpu, batch_size)?;
    let logits_batch = state.head_logits_batch.as_ref().unwrap();
    let argmax_buf = gpu
        .alloc_tensor(&[batch_size], DType::F32)
        .map_err(|e| format!("alloc argmax buf: {e:?}"))?;
    gpu.argmax_f32_batched(logits_batch, &argmax_buf, vocab, batch_size)
        .map_err(|e| format!("argmax_f32_batched: {e:?}"))?;
    let mut host_idx = vec![0i32; batch_size];
    {
        let bytes: &mut [u8] = unsafe {
            std::slice::from_raw_parts_mut(host_idx.as_mut_ptr() as *mut u8, batch_size * 4)
        };
        gpu.hip
            .memcpy_dtoh(bytes, &argmax_buf.buf)
            .map_err(|e| format!("download argmax ids: {e:?}"))?;
    }
    let _ = gpu.free_tensor(argmax_buf);
    Ok(host_idx.into_iter().map(|i| i as u32).collect())
}

/// LAZY greedy twin of [`final_norm_and_argmax_all_batched`]: per position,
/// final-norm + head → logits → GPU argmax, with a prefix stop against the
/// drafted `block` (once a position's argmax != its draft `block[i+1]`, all later
/// positions reject — skip their heads). Byte-identical committed output vs the
/// eager argmax (the caller's `accept_greedy_prefix` reads only up to the
/// mismatch), just fewer (152k-vocab) head GEMVs. Rejected picks are padded.
pub fn final_norm_and_argmax_all_batched_lazy(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    block: &[u32],
) -> Result<Vec<u32>, String> {
    let n = block.len();
    if n == 0 {
        return Err("final_norm_and_argmax_all_batched_lazy: empty batch".to_string());
    }
    let vocab = cfg.vocab_size;
    let stream_len = cfg.hc_mult * cfg.hidden_size;
    let orig = state.residual_streams.take();
    let mut ids: Vec<u32> = Vec::with_capacity(n);
    let result: Result<(), String> = (|| {
        for i in 0..n {
            let off = i * stream_len;
            state.residual_streams = Some(pbs.streams_batch.sub_offset(off, stream_len));
            final_norm_and_head(cfg, weights, state, gpu)?;
            let logits_tensor = state
                .logits
                .as_ref()
                .ok_or_else(|| "logits not allocated".to_string())?;
            let tok = gpu
                .argmax_f32(logits_tensor, vocab)
                .map_err(|e| format!("argmax @pos {i}: {e:?}"))?;
            ids.push(tok);
            if i + 1 < n && block[i + 1] != tok {
                while ids.len() < n {
                    ids.push(u32::MAX);
                }
                break;
            }
        }
        Ok(())
    })();
    state.residual_streams = orig;
    result?;
    Ok(ids)
}

/// Sampled + LAZY twin of [`final_norm_and_argmax_all_batched`] for temp>0 DSpark
/// verify. Mirrors the greedy sibling's architecture: **one** batched lm-head
/// read (`compute_batched_head_logits` → resident `[n × vocab]` logits) followed
/// by a single fused on-GPU kernel (`sample_accept_lazy_f32`) that samples every
/// position on the device, threads the xorshift32 RNG, and LAZILY early-exits on
/// the first token that differs from its drafted successor (`block[i+1]`) —
/// padding the rejected tail with `u32::MAX` (the caller's `accept_greedy_prefix`
/// reads only up to the mismatch). This replaces the previous per-position host
/// loop (which re-read the ~565 MB lm-head τ times and paid an 8-byte D2H +
/// stream sync per position) with one head read + one `(n+1)×4`-byte D2H; the
/// sampled token sequence stays distribution-identical to the AR sampler.
///
/// FWHT heads (no batched GEMV path) and `HIPFIRE_DEEPSEEK4_BATCH_HEAD=0` fall
/// back to the original per-position `sample_top_p_pf` loop. `rng` advances per
/// draw in both paths.
#[allow(clippy::too_many_arguments)]
pub fn final_norm_and_sample_all_batched_lazy(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    block: &[u32],
    temp: f32,
    top_p: f32,
    top_k: usize,
    // CACTUS acceptance-boost δ (0 = lossless/byte-identical). Plumbed from
    // `Speculator::set_sampling` via the drafter + `verify_block_sampled_capture_gpu`.
    // Deliberately lossy at δ>0 (trades distribution fidelity for higher τ).
    cactus_delta: f32,
    rng: &mut u32,
    result_buf: &GpuTensor,
    repeat_buf: &GpuTensor,
) -> Result<Vec<u32>, String> {
    let n = block.len();
    if n == 0 {
        return Err("final_norm_and_sample_all_batched_lazy: empty batch".to_string());
    }
    let vocab = cfg.vocab_size;
    let stream_len = cfg.hc_mult * cfg.hidden_size;
    let top_p_eff = if top_p > 0.0 { top_p.min(1.0) } else { 1.0 };
    let top_k_opt = if top_k > 0 { Some(top_k as u32) } else { None };

    // FWHT-head fallback (no batched GEMV path) or batched head disabled: the
    // original per-position head + host `sample_top_p_pf` loop. Mirrors the
    // `weight_needs_fwht || !batch_head` branch in `final_norm_and_argmax_all_batched`.
    let head_needs_fwht = {
        let head = weights
            .head
            .as_ref()
            .ok_or_else(|| "head not uploaded".to_string())?;
        weight_needs_fwht(head)
    };
    let batch_head = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_BATCH_HEAD")
        .map(|s| s != "0")
        .unwrap_or(true);
    if head_needs_fwht || !batch_head {
        let orig = state.residual_streams.take();
        let mut ids: Vec<u32> = Vec::with_capacity(n);
        let result: Result<(), String> = (|| {
            for i in 0..n {
                let off = i * stream_len;
                state.residual_streams = Some(pbs.streams_batch.sub_offset(off, stream_len));
                final_norm_and_head(cfg, weights, state, gpu)?;
                let logits_tensor = state
                    .logits
                    .as_ref()
                    .ok_or_else(|| "logits not allocated".to_string())?;
                let (tok, new_rng) = gpu
                    .sample_top_p_pf(
                        logits_tensor,
                        result_buf,
                        repeat_buf,
                        vocab,
                        temp,
                        top_p_eff,
                        *rng,
                        0,
                        1.0,
                        0.0,
                        0.0,
                        top_k_opt,
                        None,
                    )
                    .map_err(|e| format!("sample_top_p_pf @pos {i}: {e:?}"))?;
                *rng = new_rng;
                ids.push(tok);
                // LAZY prefix stop: draft for position i is block[i+1] (i<n-1).
                if i + 1 < n && block[i + 1] != tok {
                    while ids.len() < n {
                        ids.push(u32::MAX);
                    }
                    break;
                }
            }
            Ok(())
        })();
        state.residual_streams = orig;
        result?;
        return Ok(ids);
    }

    // Batched path: one lm-head read fills resident `[n × vocab]` logits, then
    // the fused on-GPU sample+accept kernel does the lazy per-position draw and
    // early-exit entirely on the device (one `(n+1)×4`-byte D2H). `result_buf` /
    // `repeat_buf` are unused here (they feed only the FWHT fallback above).
    compute_batched_head_logits(cfg, weights, state, pbs, gpu, n)?;
    let logits_batch = state.head_logits_batch.as_ref().unwrap();

    // Upload the drafted block (n u32) and allocate the (n+1)-u32 result buffer.
    // Tiny per-window allocs, matching `final_norm_and_argmax_all_batched`'s
    // per-call `argmax_buf`. Stored in F32 tensors (4 bytes/elem = one u32).
    let draft_buf = gpu
        .alloc_tensor(&[n], DType::F32)
        .map_err(|e| format!("alloc draft buf: {e:?}"))?;
    let draft_bytes: &[u8] =
        unsafe { std::slice::from_raw_parts(block.as_ptr() as *const u8, n * 4) };
    gpu.memcpy_htod_auto(&draft_buf.buf, draft_bytes)
        .map_err(|e| format!("upload draft block: {e:?}"))?;
    let out_buf = gpu
        .alloc_tensor(&[n + 1], DType::F32)
        .map_err(|e| format!("alloc sample-accept out: {e:?}"))?;

    let (ids, new_rng) = gpu
        .sample_accept_lazy_f32(
            logits_batch,
            &draft_buf,
            &out_buf,
            n,
            vocab,
            temp,
            top_p_eff,
            top_k_opt,
            *rng,
            cactus_delta,
        )
        .map_err(|e| format!("sample_accept_lazy_f32: {e:?}"))?;
    *rng = new_rng;
    let _ = gpu.free_tensor(draft_buf);
    let _ = gpu.free_tensor(out_buf);
    Ok(ids)
}

/// Batched twin of `hc_ffn_mix`. Same shape as `hc_attn_mix_batched`
/// but mixes the FFN-side post/comb (produced by the second
/// mhc_pre_batched call with is_attn=false) and the FFN's transform
/// output `pbs.ffn_out_batch`.
#[allow(dead_code)]
pub(crate) fn hc_ffn_mix_batched(
    cfg: &DeepseekV4Config,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    batch_size: usize,
) -> Result<(), String> {
    gpu.hc_mix_4stream_batched(
        &pbs.streams_batch,
        &pbs.hc_comb_batch,
        &pbs.hc_post_batch,
        &pbs.ffn_out_batch,
        &pbs.streams_out_batch,
        cfg.hidden_size as i32,
        batch_size as i32,
    )
    .map_err(|e| format!("hc_mix_4stream_batched (ffn): {e:?}"))?;

    let elems = batch_size * cfg.hc_mult * cfg.hidden_size;
    if dspark_requires_typed_device_copy(gpu) {
        gpu.copy_f32_buffer(&pbs.streams_batch, &pbs.streams_out_batch, elems)
            .map_err(|e| format!("typed copy streams_out → streams: {e:?}"))?;
    } else {
        gpu.memcpy_dtod_auto(
            &pbs.streams_batch.buf,
            &pbs.streams_out_batch.buf,
            elems * std::mem::size_of::<f32>(),
        )
        .map_err(|e| format!("d2d streams_out → streams: {e:?}"))?;
    }
    Ok(())
}

/// Batched twin of `mhc_pre` for Phase B2 chunk forward.
///
/// Per batch position b, after this returns:
///   pbs.hc_pre_batch[b, :]  = sigmoid(c[b, 0..4])
///   pbs.hc_post_batch[b, :] = post_scale * sigmoid(c[b, 4..8])
///   pbs.hc_comb_batch[b, :, :] = Sinkhorn(c[b, 8..24])
///   pbs.hc_x_in_batch[b, :] = sum_h hc_pre_batch[b, h] · streams[b, h, :]
///
/// where c is the post-α-rescale control vector. The split into separate
/// pre/post/comb buffers avoids strided sigmoid_f32 calls on the [B, 24]
/// layout (per-row segments are not memory-contiguous).
///
/// `is_attn` selects attn-side vs FFN-side W_fn / base / scale.
/// `HIPFIRE_DEEPSEEK4_POST_SCALE` env override (default 1.5) is honoured.
#[allow(dead_code)]
pub(crate) fn mhc_pre_batched(
    cfg: &DeepseekV4Config,
    layer: &crate::deepseek4::DeepseekV4LayerWeights,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    layer_idx: usize,
    is_attn: bool,
    batch_size: usize,
) -> Result<(), String> {
    let (hc_fn, hc_base, hc_scale) = if is_attn {
        (
            layer.hc_attn_fn.as_ref().unwrap(),
            layer.hc_attn_base.as_ref().unwrap(),
            layer.hc_attn_scale.as_ref().unwrap(),
        )
    } else {
        (
            layer.hc_ffn_fn.as_ref().unwrap(),
            layer.hc_ffn_base.as_ref().unwrap(),
            layer.hc_ffn_scale.as_ref().unwrap(),
        )
    };

    let n_ctrl = 24usize;
    let x_dim = cfg.hidden_size * cfg.hc_mult;
    let post_scale: f32 = hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_POST_SCALE")
        .ok()
        .and_then(|s| s.parse().ok())
        .unwrap_or(1.5);

    // 1. c = streams · W_fn · rsqrt(mean) + base. Per-batch. The promoted
    // gfx1201 chunk assigns one workgroup to each token and shares the X load
    // and RMS reduction across all 24 control rows. It deliberately retains
    // the established scalar F32 dot/reduction order for bit-identical output.
    // Every other architecture and unmeasured tail batch keeps the established
    // 24-workgroup route.
    let gfx1201_fused24 = gpu.arch_caps.is_gfx1201()
        && batch_size == 1024
        && hipfire_config::developer_var("HIPFIRE_DEEPSEEK4_GFX1201_HC_FUSED24").as_deref()
            != Ok("0");
    if gfx1201_fused24 {
        gpu.hc_compute_control_batched_fused24_gfx1201(
            &pbs.streams_batch,
            hc_fn,
            hc_base,
            &pbs.hc_c_batch,
            n_ctrl as i32,
            x_dim as i32,
            batch_size as i32,
        )
        .map_err(|e| format!("hc_compute_control_batched_fused24_gfx1201 l{layer_idx}: {e:?}"))?;
    } else {
        gpu.hc_compute_control_batched(
            &pbs.streams_batch,
            hc_fn,
            hc_base,
            &pbs.hc_c_batch,
            n_ctrl as i32,
            x_dim as i32,
            batch_size as i32,
        )
        .map_err(|e| format!("hc_compute_control_batched l{layer_idx}: {e:?}"))?;
    }

    // 2. α-rescale c in place per batch.
    gpu.hc_apply_alpha_batched(&pbs.hc_c_batch, hc_scale, hc_base, batch_size as i32)
        .map_err(|e| format!("hc_apply_alpha_batched l{layer_idx}: {e:?}"))?;

    // 3. Split c[B, 24] → contiguous pre[B, 4] / post[B, 4] / comb[B, 16]
    //    with sigmoid on pre, post_scale·sigmoid on post.
    gpu.hc_split_finalize_batched(
        &pbs.hc_c_batch,
        &pbs.hc_pre_batch,
        &pbs.hc_post_batch,
        &pbs.hc_comb_batch,
        post_scale,
        batch_size as i32,
    )
    .map_err(|e| format!("hc_split_finalize_batched l{layer_idx}: {e:?}"))?;

    // 4. Sinkhorn-normalize comb[B, 4, 4] in place per batch.
    gpu.hc_sinkhorn_4x4_batched(
        &pbs.hc_comb_batch,
        cfg.hc_eps,
        cfg.hc_sinkhorn_iters as i32,
        batch_size as i32,
    )
    .map_err(|e| format!("hc_sinkhorn_4x4_batched l{layer_idx}: {e:?}"))?;

    // 5. Input mapping: hc_x_in[b, d] = sum_h pre[b, h] · streams[b, h, d].
    gpu.hc_input_map_4stream_batched(
        &pbs.hc_pre_batch,
        &pbs.streams_batch,
        &pbs.hc_x_in_batch,
        cfg.hidden_size as i32,
        batch_size as i32,
    )
    .map_err(|e| format!("hc_input_map_4stream_batched l{layer_idx}: {e:?}"))?;

    Ok(())
}

/// Batched twin of `apply_tail_rope` for Phase B2 chunk forward.
///
/// Per batch position b: applies DeepSeek V4's tail-only RoPE on the last
/// `qk_rope_head_dim` dims of each head in pbs.q_batch and pbs.kv_batch.
/// Reads positions[b] from `pbs.positions` (caller responsible for
/// pre-uploading `start_pos + b` per batch row at chunk start).
///
/// Per-layer YaRN parameters resolved via `layer_rope_params` exactly as
/// in the sequential path.
#[allow(dead_code)]
pub(crate) fn apply_tail_rope_batched(
    cfg: &DeepseekV4Config,
    layer: &crate::deepseek4::DeepseekV4LayerWeights,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    layer_idx: usize,
    batch_size: usize,
) -> Result<(), String> {
    let (freq_base, freq_scale, ext_factor, attn_factor, corr_low, corr_high) =
        layer_rope_params(cfg, layer.compress_ratio);

    gpu.rope_tail_yarn_interleaved_batched(
        &pbs.q_batch,
        &pbs.kv_batch,
        &pbs.positions,
        cfg.num_attention_heads as i32,
        cfg.num_key_value_heads as i32,
        cfg.head_dim as i32,
        cfg.qk_rope_head_dim as i32,
        freq_base,
        freq_scale,
        ext_factor,
        attn_factor,
        corr_low,
        corr_high,
        /*inverse=*/ 0,
        batch_size as i32,
    )
    .map_err(|e| format!("rope_tail_yarn_interleaved_batched l{layer_idx}: {e:?}"))?;

    Ok(())
}

/// Batched twin of `kv_joint` for Phase B2 chunk forward.
///
/// Per batch position b:
///   kv[b] = wkv @ {tmp[b] or tmp_plain[b]}   (gemv_auto_batched)
///   kv[b] = RMSNorm(kv[b], kv_norm)          (in-place)
///
/// Reuses pbs.tmp_batch / pbs.tmp_plain_batch produced by q_lora_batched
/// in the same layer iteration. Writes pbs.kv_batch.
#[allow(dead_code)]
pub(crate) fn kv_joint_batched(
    cfg: &DeepseekV4Config,
    layer: &crate::deepseek4::DeepseekV4LayerWeights,
    mq2r_backend: Mq2rBackend,
    pbs: &PrefillBatchScratch,
    gpu: &mut Gpu,
    layer_idx: usize,
    batch_size: usize,
    projection_precomputed: bool,
) -> Result<(), String> {
    let wkv = layer
        .wkv
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wkv missing"))?;
    let kv_norm = layer
        .kv_norm
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} kv_norm missing"))?;
    let kv_dim = cfg.num_key_value_heads * cfg.head_dim;

    // wkv @ tmp → kv. The gfx1151 B3 attention pack may have populated this
    // alongside q_lat and the compressor/indexer projections.
    if !projection_precomputed {
        gemv_auto_batched_wmma(
            gpu,
            mq2r_backend,
            wkv,
            &pbs.tmp_batch,
            &pbs.tmp_plain_batch,
            &pbs.kv_batch,
            kv_dim,
            cfg.hidden_size,
            batch_size,
            Some(&pbs.wmma_x_scratch_f16),
        )?;
    }

    // kv_norm RMSNorm in-place: batch x [kv_dim].
    gpu.rmsnorm_batched(
        &pbs.kv_batch,
        kv_norm,
        &pbs.kv_batch,
        batch_size,
        kv_dim,
        cfg.rms_norm_eps,
    )
    .map_err(|e| format!("kv_norm rmsnorm_batched l{layer_idx}: {e:?}"))?;

    Ok(())
}

/// Batched twin of `q_lora` for Phase B2 chunk forward.
///
/// Per batch position b:
///   tmp[b] = FWHT(RMSNorm(hc_x_in[b], attn_norm))
///   tmp_plain[b] = RMSNorm(hc_x_in[b], attn_norm)
///   q_lat[b] = wq_a @ {tmp[b] or tmp_plain[b]}  (gemv_auto_batched)
///   q_lat[b] = RMSNorm(q_lat[b], q_norm)        (in-place per row)
///   q_lat_rot[b] = FWHT(q_lat[b])
///   q[b] = wq_b @ {q_lat_rot[b] or q_lat[b]}    (gemv_auto_batched)
///   q[b, head] = RMSNorm(q[b, head], q_head_ones) for each head  (per-head)
///
/// All seven steps stay in lockstep across the B positions by riding the
/// existing `*_batched` kernels. The per-head Q normalisation at the end
/// flattens `[B, n_heads, head_dim]` into `B * n_heads` rows of head_dim
/// elements before calling `rmsnorm_batched`.
#[allow(dead_code, clippy::too_many_arguments)]
pub(crate) fn q_lora_batched(
    cfg: &DeepseekV4Config,
    layer: &crate::deepseek4::DeepseekV4LayerWeights,
    mq2r_backend: Mq2rBackend,
    pbs: &PrefillBatchScratch,
    hc_x_in_batch: &GpuTensor, // [B, hidden]
    gpu: &mut Gpu,
    layer_idx: usize,
    batch_size: usize,
) -> Result<bool, String> {
    let attn_norm = layer
        .attn_norm
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} attn_norm missing"))?;
    let q_norm = layer
        .q_norm
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} q_norm missing"))?;
    let wq_a = layer
        .wq_a
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wq_a missing"))?;
    let wq_b = layer
        .wq_b
        .as_ref()
        .ok_or_else(|| format!("layer {layer_idx} wq_b missing"))?;

    let hidden = cfg.hidden_size;
    let q_rank = cfg.q_lora_rank;
    let n_heads = cfg.num_attention_heads;
    let head_dim = cfg.head_dim;

    // Skip FWHT rotations when weights don't need them. Also covers the
    // compressor (consumes tmp_batch as well, but only for MQ4 wkv/wgate
    // which are F16 in deepseek4-q8-mtp → no FWHT). Indexer compressor wkv/wgate
    // are F16 too. So we can skip both rotations when wq_a/wq_b are
    // Q8/F16 AND there's no MQ4 compressor (which there isn't on deepseek4-q8-mtp).
    let wq_a_needs_fwht = weight_needs_fwht(wq_a);
    let wq_b_needs_fwht = weight_needs_fwht(wq_b);

    // 1. RMSNorm (+ optional FWHT) batched. Fused variant writes BOTH
    //    rot and plain outputs in one launch when both are needed
    //    (common DeepSeek V4 case — compressor + indexer always read tmp_plain).
    if wq_a_needs_fwht {
        gpu.fused_rmsnorm_rotate_mq_plain_batched(
            hc_x_in_batch,
            attn_norm,
            &pbs.tmp_batch,
            &pbs.tmp_plain_batch,
            hidden,
            cfg.rms_norm_eps,
            batch_size,
        )
        .map_err(|e| format!("fused_rmsnorm_rotate_mq_plain_batched l{layer_idx}: {e:?}"))?;
    } else {
        // Plain only (wq_a Q8/F16/F32 doesn't need FWHT).
        gpu.rmsnorm_batched(
            hc_x_in_batch,
            attn_norm,
            &pbs.tmp_plain_batch,
            batch_size,
            hidden,
            cfg.rms_norm_eps,
        )
        .map_err(|e| format!("rmsnorm_batched attn-side plain l{layer_idx}: {e:?}"))?;
    }

    if dense_activation_dump_enabled()? {
        let active = pbs.tmp_plain_batch.sub_offset(0, batch_size * hidden);
        let mut names = vec![
            format!("layers.{layer_idx}.attn.wq_a.weight"),
            format!("layers.{layer_idx}.attn.wkv.weight"),
        ];
        if layer.compress_ratio != 0 {
            names.push(format!("layers.{layer_idx}.attn.compressor.wkv.weight"));
            names.push(format!("layers.{layer_idx}.attn.compressor.wgate.weight"));
        }
        if layer.compress_ratio == 4 {
            names.push(format!(
                "layers.{layer_idx}.attn.indexer.weights_proj.weight"
            ));
            names.push(format!(
                "layers.{layer_idx}.attn.indexer.compressor.wkv.weight"
            ));
            names.push(format!(
                "layers.{layer_idx}.attn.indexer.compressor.wgate.weight"
            ));
        }
        dump_dense_activations_if_enabled(gpu, &names, &active, hidden)?;
    }

    let attention_input_precomputed =
        attention_input_e8_pack_b3(cfg, layer, pbs, gpu, layer_idx, batch_size)?;

    // 2. wq_a GEMV batched: tmp* → q_lat_batch. M = q_lora_rank, K = hidden.
    if !attention_input_precomputed {
        gemv_auto_batched_wmma(
            gpu,
            mq2r_backend,
            wq_a,
            &pbs.tmp_batch,
            &pbs.tmp_plain_batch,
            &pbs.q_lat_batch,
            q_rank,
            hidden,
            batch_size,
            Some(&pbs.wmma_x_scratch_f16),
        )?;
    }

    // 3. q_norm RMSNorm batched (in-place): batch x [q_lora_rank].
    gpu.rmsnorm_batched(
        &pbs.q_lat_batch,
        q_norm,
        &pbs.q_lat_batch,
        batch_size,
        q_rank,
        cfg.rms_norm_eps,
    )
    .map_err(|e| format!("q_norm rmsnorm_batched l{layer_idx}: {e:?}"))?;

    if dense_activation_dump_enabled()? {
        let active = pbs.q_lat_batch.sub_offset(0, batch_size * q_rank);
        let mut names = vec![format!("layers.{layer_idx}.attn.wq_b.weight")];
        if layer.compress_ratio == 4 {
            names.push(format!("layers.{layer_idx}.attn.indexer.wq_b.weight"));
        }
        dump_dense_activations_if_enabled(gpu, &names, &active, q_rank)?;
    }

    // 4. FWHT rotate q_lat → q_lat_rot for the MQ4 wq_b path — skip if not MQ4.
    if wq_b_needs_fwht {
        gpu.rotate_x_mq_batched(&pbs.q_lat_batch, &pbs.q_lat_rot_batch, q_rank, batch_size)
            .map_err(|e| format!("rotate_x_mq_batched q_lat l{layer_idx}: {e:?}"))?;
    }

    // 5. wq_b GEMV batched: q_lat_rot* → q_batch. M = n_heads*head_dim, K = q_lora_rank.
    let q_total = n_heads * head_dim;
    gemv_auto_batched_wmma(
        gpu,
        mq2r_backend,
        wq_b,
        &pbs.q_lat_rot_batch,
        &pbs.q_lat_batch,
        &pbs.q_batch,
        q_total,
        q_rank,
        batch_size,
        Some(&pbs.wmma_x_scratch_f16),
    )?;

    // 6. Per-(batch, head) RMSNorm of Q using q_head_ones as weight.
    //    [B, n_heads, head_dim] viewed as [B*n_heads, head_dim].
    gpu.rmsnorm_batched(
        &pbs.q_batch,
        &pbs.q_head_ones,
        &pbs.q_batch,
        batch_size * n_heads,
        head_dim,
        cfg.rms_norm_eps,
    )
    .map_err(|e| format!("q per-head rmsnorm_batched l{layer_idx}: {e:?}"))?;

    Ok(attention_input_precomputed)
}

/// Batched-prefill entry point for DeepSeek V4.
///
/// Processes the `tokens` slice starting at absolute KV position
/// `start_pos`. Returns the logits at the LAST position only (matches
/// the qwen35 forward_prefill_batch contract).
///
/// **Phase B status (2026-05-18):** scaffold. The body falls back to a
/// per-token `decode_step` loop — byte-identical to the existing
/// sequential prefill semantics. Phase B2 will replace the loop body
/// with a `forward_prefill_batch_chunk` call that processes `max_batch`
/// positions at once using the Phase A batched kernels (A1: SWA-topK,
/// A2: SWA, A3: indexer top-K, A5: HC mix).
///
/// The entry-point shape is finalised now so callers (eval harnesses,
/// daemon, eventual prefill API) can wire against the stable signature
/// while the inner batched body grows behind it. Production callers
/// should use `forward_prefill_batch_chunked` for actual batched prefill.
pub fn forward_prefill_batch(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    tokens: &[u32],
    start_pos: u32,
    _scratch: &mut PrefillBatchScratch,
) -> Result<Vec<f32>, String> {
    if tokens.is_empty() {
        return Err("forward_prefill_batch: empty tokens slice".to_string());
    }
    // Per-token fallback until forward_prefill_batch_chunk is end-to-end.
    let mut last_logits = Vec::new();
    for (i, &tok) in tokens.iter().enumerate() {
        last_logits = decode_step(cfg, weights, state, gpu, tok, start_pos + i as u32)?;
    }
    Ok(last_logits)
}

/// Single-chunk batched forward pass — Phase B2 work in progress.
///
/// Processes a chunk of `tokens.len()` ≤ `pbs.max_batch` positions
/// starting at `start_pos` through one batched forward. Mirrors
/// `decode_step` but with each per-layer stage swapped for its batched
/// twin. Returns the logits at the LAST position only.
///
/// Currently a partial wiring — runs through the stages that have
/// shipped batched bodies (embedding, HC stream init, q_lora,
/// kv_joint, tail RoPE) then errors out at the first unbatched stage
/// (the indexer + mixed attention dispatch). Each subsequent commit
/// replaces one error path with a real batched body until the chunk
/// runs end-to-end.
///
/// **Stages and their status (2026-05-18):**
///   ✓ token-ids upload → pbs.tokens
///   ✓ positions upload → pbs.positions
///   ✓ batched embedding lookup → pbs.embed_batch
///   ✓ HC streams broadcast init → pbs.streams_batch
///   ✓ per-layer q_lora_batched (Phase B2)
///   ✓ per-layer kv_joint_batched (Phase B2)
///   ✓ per-layer apply_tail_rope_batched (Phase B2)
///   ☐ per-layer mhc_pre_batched
///   ☐ per-layer compressor (loop sequential per A4 deferral)
///   ☐ per-layer indexer_forward_batched
///   ☐ per-layer mixed attention (wire deepseek4_attn_swa_topk_batched)
///   ☐ per-layer wo projection (gemv_auto_batched, two-stage O-LoRA)
///   ☐ per-layer hc_attn_mix_batched
///   ☐ per-layer ffn_routed_batched + hc_ffn_mix_batched
///   ☐ final_norm + lm_head (last position only)
///
/// Until all stages are wired this function returns an error from the
/// first unimplemented stage; callers should keep dispatching through
/// `forward_prefill_batch`'s per-token fallback for now.
/// Upload every host-varying input consumed by a batched DS4 forward.
///
/// This is deliberately a DS4-owned boundary: verify graph / retained replay
/// callers invoke it before capture or replay, while ordinary prefill keeps the
/// same public `forward_prefill_batch_chunk` contract below. No H2D copy is
/// permitted in the capture-safe body.
pub(crate) fn upload_prefill_batch_inputs(
    cfg: &DeepseekV4Config,
    gpu: &mut Gpu,
    pbs: &PrefillBatchScratch,
    tokens: &[u32],
    start_pos: u32,
) -> Result<(), String> {
    let n = tokens.len();
    if n == 0 || n > pbs.max_batch {
        return Err(format!(
            "upload_prefill_batch_inputs: invalid batch {n} (max {})",
            pbs.max_batch
        ));
    }
    if gpu.active_stream.is_none() {
        gpu.active_stream = Some(
            gpu.hip
                .stream_create()
                .map_err(|e| format!("stream_create for async htod: {e:?}"))?,
        );
    }

    let token_ids_host: Vec<i32> = tokens.iter().map(|&t| t as i32).collect();
    let token_bytes: &[u8] =
        unsafe { std::slice::from_raw_parts(token_ids_host.as_ptr() as *const u8, n * 4) };
    gpu.memcpy_htod_auto(&pbs.tokens.buf, token_bytes)
        .map_err(|e| format!("htod tokens: {e:?}"))?;

    let positions_host: Vec<i32> = (0..n).map(|i| start_pos as i32 + i as i32).collect();
    let positions_bytes: &[u8] =
        unsafe { std::slice::from_raw_parts(positions_host.as_ptr() as *const u8, n * 4) };
    gpu.memcpy_htod_auto(&pbs.positions.buf, positions_bytes)
        .map_err(|e| format!("htod positions: {e:?}"))?;

    let win = cfg.sliding_window;
    let n_valid_host: Vec<i32> = (0..n)
        .map(|b| ((start_pos as usize + b + 1).min(win)) as i32)
        .collect();
    let max_compressed = pbs.idx_score_capacity;
    let n_compressed_4_host: Vec<i32> = (0..n)
        .map(|b| ((start_pos as usize + b + 1) / 4).min(max_compressed) as i32)
        .collect();
    let n_active_4_host: Vec<i32> = n_compressed_4_host
        .iter()
        .map(|&v| cfg.index_topk.min(v as usize) as i32)
        .collect();
    let n_active_128_host: Vec<i32> = (0..n)
        .map(|b| {
            cfg.index_topk
                .min(((start_pos as usize + b + 1) / 128).min(max_compressed)) as i32
        })
        .collect();
    let as_bytes = |values: &[i32]| unsafe {
        std::slice::from_raw_parts(values.as_ptr() as *const u8, values.len() * 4)
    };
    gpu.memcpy_htod_auto(&pbs.n_valid_swa_arr.buf, as_bytes(&n_valid_host))
        .map_err(|e| format!("htod n_valid_swa_arr (chunk-level): {e:?}"))?;
    gpu.memcpy_htod_auto(&pbs.n_compressed_4_arr.buf, as_bytes(&n_compressed_4_host))
        .map_err(|e| format!("htod n_compressed_4_arr: {e:?}"))?;
    gpu.memcpy_htod_auto(&pbs.n_active_topk_4_arr.buf, as_bytes(&n_active_4_host))
        .map_err(|e| format!("htod n_active_topk_4_arr: {e:?}"))?;
    gpu.memcpy_htod_auto(&pbs.n_active_topk_128_arr.buf, as_bytes(&n_active_128_host))
        .map_err(|e| format!("htod n_active_topk_128_arr: {e:?}"))?;

    // These stripes were formerly rebuilt inside every mixed layer's
    // compressor fallback. They depend only on (start_pos, B), so one upload
    // is both faster for direct prefill and mandatory for capture/replay.
    precompute_positions_batched(cfg, pbs, gpu, start_pos, n)?;
    precompute_attn_state_batched(cfg, pbs, gpu, start_pos, n)?;
    Ok(())
}

#[allow(dead_code)]
pub fn forward_prefill_batch_chunk(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    pbs: &mut PrefillBatchScratch,
    tokens: &[u32],
    start_pos: u32,
) -> Result<(), String> {
    ensure_request_capacity(
        cfg,
        state,
        gpu,
        pbs,
        (start_pos as usize).saturating_add(tokens.len()),
    )?;
    upload_prefill_batch_inputs(cfg, gpu, pbs, tokens, start_pos)?;
    forward_prefill_batch_chunk_impl(cfg, weights, state, gpu, pbs, tokens, start_pos, false)
}

/// Capture-safe DS4 verify body. The caller must first invoke
/// [`upload_prefill_batch_inputs`]. `capture_safe=true` selects only
/// device-buffer-driven position/count paths and a fixed compressor node set.
pub(crate) fn forward_prefill_batch_chunk_preuploaded(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    pbs: &PrefillBatchScratch,
    tokens: &[u32],
    start_pos: u32,
) -> Result<(), String> {
    let required_tokens = (start_pos as usize).saturating_add(tokens.len());
    let required_rows = state.compressor_capacity.rows_for_tokens(required_tokens)?;
    if required_rows > state.compressor_capacity.active_rows()
        || required_tokens > state.compressor_capacity.prepared_tokens()
        || required_rows > pbs.idx_score_capacity
    {
        return Err(format!(
            "capture-safe DS4 verify requires preflight: rows={required_rows}, state={}, pbs={}",
            state.compressor_capacity.active_rows(),
            pbs.idx_score_capacity
        ));
    }
    forward_prefill_batch_chunk_impl(cfg, weights, state, gpu, pbs, tokens, start_pos, true)
}

#[allow(clippy::too_many_arguments)]
fn forward_prefill_batch_chunk_impl(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    pbs: &PrefillBatchScratch,
    tokens: &[u32],
    start_pos: u32,
    capture_safe: bool,
) -> Result<(), String> {
    let n = tokens.len();
    if n == 0 {
        return Err("forward_prefill_batch_chunk: empty tokens".to_string());
    }
    if n > pbs.max_batch {
        return Err(format!(
            "forward_prefill_batch_chunk: chunk size {n} > max_batch {}",
            pbs.max_batch
        ));
    }

    // Phase C: ensure we have an active stream so all the small h2d
    // uploads in this chunk forward go async-on-stream via
    // `memcpy_htod_auto`. Subsequent kernels submitted to the same
    // stream order naturally — no host blocking on each tiny upload.
    if gpu.active_stream.is_none() {
        let new_stream = gpu
            .hip
            .stream_create()
            .map_err(|e| format!("stream_create for async htod: {e:?}"))?;
        gpu.active_stream = Some(new_stream);
    }

    // 2. Batched embedding lookup → pbs.embed_batch [n, hidden].
    let token_embd = weights
        .token_embd
        .as_ref()
        .ok_or_else(|| "forward_prefill_batch_chunk: token_embd not uploaded".to_string())?;
    gpu.embedding_lookup_q8_batched(
        token_embd,
        &pbs.embed_batch,
        &pbs.tokens,
        n,
        cfg.hidden_size,
    )
    .map_err(|e| format!("embedding_lookup_q8_batched: {e:?}"))?;
    dump_buf(gpu, "01_embed", &pbs.embed_batch);

    // 3. Broadcast embed → all 4 HC residual streams [n, hc_mult, hidden].
    gpu.hc_streams_init_from_embed_batched(
        &pbs.embed_batch,
        &pbs.streams_batch,
        cfg.hidden_size as i32,
        cfg.hc_mult as i32,
        n as i32,
    )
    .map_err(|e| format!("hc_streams_init_from_embed_batched: {e:?}"))?;
    dump_buf(gpu, "02_hc_streams_init", &pbs.streams_batch);

    // 4. Per-layer loop. Stages that DO run:
    //   ✓ mhc_pre_batched(is_attn=true)  → pbs.{hc_pre,hc_post,hc_comb,hc_x_in}_batch
    //   ✓ q_lora_batched   (consumes hc_x_in_batch) → pbs.q_batch
    //   ✓ kv_joint_batched (consumes tmp/tmp_plain) → pbs.kv_batch
    //   ✓ apply_tail_rope_batched         (in-place on q_batch & kv_batch)
    //
    // Then we hit the attention stage which still needs per-batch SWA
    // staging + indexer top-K gather + wo_a/wo_b O-LoRA projection.
    for layer_idx in 0..cfg.num_hidden_layers {
        // Attention-side HC pre + per-stream input mapping.
        let layer = weights.resolve_layer(layer_idx);
        mhc_pre_batched(cfg, layer, pbs, gpu, layer_idx, /*is_attn=*/ true, n)?;
        if layer_idx == 0 {
            dump_buf(gpu, "03_l0_mhc_pre_attn_hc_x_in", &pbs.hc_x_in_batch);
        }

        // Q-LoRA: pbs.hc_x_in_batch → tmp/tmp_plain → q_lat → q_batch.
        let attention_input_precomputed = q_lora_batched(
            cfg,
            layer,
            weights.mq2r_backend,
            pbs,
            &pbs.hc_x_in_batch,
            gpu,
            layer_idx,
            n,
        )?;
        if layer_idx == 0 {
            dump_buf(gpu, "04_l0_q_lora_q_batch", &pbs.q_batch);
        }

        // Joint KV projection: tmp/tmp_plain → kv_batch.
        kv_joint_batched(
            cfg,
            layer,
            weights.mq2r_backend,
            pbs,
            gpu,
            layer_idx,
            n,
            attention_input_precomputed,
        )?;
        if layer_idx == 0 {
            dump_buf(gpu, "05_l0_kv_joint_kv_batch", &pbs.kv_batch);
        }

        // Tail-only RoPE on q_batch and kv_batch in-place.
        apply_tail_rope_batched(cfg, layer, pbs, gpu, layer_idx, n)?;
        if layer_idx == 0 {
            dump_buf(gpu, "06_l0_tail_rope_q_batch", &pbs.q_batch);
            dump_buf(gpu, "06_l0_tail_rope_kv_batch", &pbs.kv_batch);
        }

        // ── Attention block: pure-SWA for compress_ratio==0, mixed
        //    (SWA + indexer/identity topk) for compress_ratio>0.
        if layer.compress_ratio == 0 {
            attention_block_batched_swa_only(
                cfg,
                weights,
                state,
                pbs,
                gpu,
                layer_idx,
                start_pos,
                n,
                capture_safe,
            )?;
        } else {
            attention_block_batched_mixed(
                cfg,
                weights,
                state,
                pbs,
                gpu,
                layer_idx,
                start_pos,
                n,
                capture_safe,
                attention_input_precomputed,
            )?;
        }
        if layer_idx == 0 {
            dump_buf(gpu, "07_l0_attn_out_batch", &pbs.attn_out_batch);
        }

        // hc_attn_mix: integrate attn_out_batch into streams_batch.
        hc_attn_mix_batched(cfg, pbs, gpu, n)?;
        if layer_idx == 0 {
            dump_buf(gpu, "08_l0_hc_attn_mix_streams", &pbs.streams_batch);
        }

        // FFN side: mhc_pre(is_attn=false) → ffn_batched (shared + routed)
        // → hc_ffn_mix_batched.
        mhc_pre_batched(cfg, layer, pbs, gpu, layer_idx, /*is_attn=*/ false, n)?;
        if layer_idx == 0 {
            dump_buf(gpu, "09_l0_mhc_pre_ffn_hc_x_in", &pbs.hc_x_in_batch);
        }
        let hash_routing = layer_idx < cfg.num_hash_layers;
        ffn_batched(
            cfg,
            layer,
            weights.mq2r_backend,
            pbs,
            gpu,
            layer_idx,
            hash_routing,
            n,
            tokens,
        )?;
        if layer_idx == 0 {
            dump_buf(gpu, "10_l0_ffn_out", &pbs.ffn_out_batch);
        }
        hc_ffn_mix_batched(cfg, pbs, gpu, n)?;
        if layer_idx <= 3 {
            dump_buf(
                gpu,
                &format!("11_l{layer_idx}_end_streams"),
                &pbs.streams_batch,
            );
        }

        // ── DSpark target-hidden capture (gated; no-op when inactive) ───
        // When the DSpark drafter primes a prefill it sets
        // `state.dspark_capture_active = true` and lists the trunk layers
        // it needs in `state.dspark_target_layers`. For each such layer we
        // mean-pool this layer's 4 HC residual streams over the hc_mult
        // axis (→ [n, hidden]) and stash it into the per-layer capture slot.
        // The whole block is skipped byte-for-byte when the flag is false.
        if state.dspark_capture_active {
            if let Some(slot) = state
                .dspark_target_layers
                .iter()
                .position(|&l| l == layer_idx)
            {
                dspark_capture_layer(cfg, state, gpu, pbs, layer_idx, slot, n)?;
            }
        }
    }

    Ok(())
}

/// Mean-pool layer `layer_idx`'s 4 HC residual streams over the hc_mult
/// axis and stash the per-batch-position results into capture slot `slot`
/// of `state.dspark_caps` (`[max_batch, n_target_layers, hidden]`).
///
/// Lazily allocates `dspark_caps` (sized to `pbs.max_batch`) and the
/// constant mean-weight vector `dspark_cap_ones` (`[max_batch, 4]` filled
/// `0.25`) on first call. The mean-pool reuses the
/// `hc_input_map_4stream_batched` kernel (`x_out[b,d] = Σ_h a[b,h]·s[b,h,d]`)
/// with `a = 0.25` everywhere → arithmetic mean over the 4 streams.
fn dspark_capture_layer(
    cfg: &DeepseekV4Config,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    pbs: &PrefillBatchScratch,
    layer_idx: usize,
    slot: usize,
    n: usize,
) -> Result<(), String> {
    let hidden = cfg.hidden_size;
    let hc_mult = cfg.hc_mult;
    let n_targets = state.dspark_target_layers.len();
    let max_batch = pbs.max_batch;

    if n >= max_batch + 1 {
        return Err(format!(
            "dspark_capture_layer: n {n} > capture max_batch {max_batch}"
        ));
    }

    // Lazy alloc: [max_batch, 4] filled 0.25 (mean weights).
    if state.dspark_cap_ones.is_none() {
        let ones = vec![0.25f32; max_batch * hc_mult];
        state.dspark_cap_ones = Some(
            gpu.upload_f32(&ones, &[max_batch, hc_mult])
                .map_err(|e| format!("dspark_capture alloc cap_ones: {e:?}"))?,
        );
    }
    // Lazy alloc: [max_batch, n_target_layers, hidden] capture buffer.
    if state.dspark_caps.is_none() {
        state.dspark_caps = Some(
            gpu.zeros(&[max_batch, n_targets, hidden], DType::F32)
                .map_err(|e| format!("dspark_capture alloc caps: {e:?}"))?,
        );
    }

    // 1. Mean-pool streams [n, 4, hidden] → pbs.tmp_batch [n, hidden].
    //    tmp_batch is reused as a contiguous landing zone; it is clobbered
    //    by the next layer's q_lora regardless, so this is safe.
    let cap_ones = state.dspark_cap_ones.as_ref().unwrap().shallow_clone();
    gpu.hc_input_map_4stream_batched(
        &cap_ones,
        &pbs.streams_batch,
        &pbs.tmp_batch,
        hidden as i32,
        n as i32,
    )
    .map_err(|e| format!("dspark_capture mean-pool l{layer_idx}: {e:?}"))?;

    // 2. Scatter each batch row into its strided capture slot
    //    dspark_caps[b, slot, :] (offset (b*n_targets + slot)*hidden).
    let caps = state.dspark_caps.as_ref().unwrap();
    if dspark_requires_typed_device_copy(gpu) {
        gpu.copy_f32_strided_slot_buffer(
            caps,
            &pbs.tmp_batch,
            n,
            hidden,
            n_targets * hidden,
            slot * hidden,
        )
        .map_err(|e| format!("dspark_capture typed scatter l{layer_idx}: {e:?}"))?;
    } else {
        let row_bytes = hidden * std::mem::size_of::<f32>();
        for b in 0..n {
            let dst_off = (b * n_targets + slot) * row_bytes;
            let src_off = b * row_bytes;
            gpu.memcpy_dtod_at_auto(&caps.buf, dst_off, &pbs.tmp_batch.buf, src_off, row_bytes)
                .map_err(|e| format!("dspark_capture scatter l{layer_idx} b{b}: {e:?}"))?;
        }
    }
    Ok(())
}

/// Assemble the captured per-target-layer hidden states for batch position
/// `batch_pos` into a contiguous `[n_target_layers * hidden]` tensor — the
/// `main_hidden` input to [`dspark_forward`]. Target layers appear in
/// ascending capture-slot order (slot 0, 1, … = `dspark_target_layers[0..]`).
///
/// In the `[max_batch, n_target_layers, hidden]` layout the slice
/// `dspark_caps[batch_pos, 0..n_targets, :]` is already contiguous, so this
/// is a single d2d copy into the reused `state.dspark_main_hidden` buffer.
pub fn dspark_assemble_main_hidden<'a>(
    state: &'a mut DeepseekV4State,
    gpu: &mut Gpu,
    cfg: &DeepseekV4Config,
    batch_pos: usize,
) -> Result<&'a GpuTensor, String> {
    let hidden = cfg.hidden_size;
    let n_targets = state.dspark_target_layers.len();
    if n_targets == 0 {
        return Err("dspark_assemble_main_hidden: no target layers set".to_string());
    }
    let caps = state
        .dspark_caps
        .as_ref()
        .ok_or("dspark_assemble_main_hidden: no captures (capture inactive?)")?;
    let total = n_targets * hidden;

    if state.dspark_main_hidden.is_none() {
        state.dspark_main_hidden = Some(
            gpu.alloc_tensor(&[total], DType::F32)
                .map_err(|e| format!("dspark_assemble alloc main_hidden: {e:?}"))?,
        );
    }
    let dst = state.dspark_main_hidden.as_ref().unwrap();
    let src_off = batch_pos * n_targets * hidden * 4;
    gpu.memcpy_dtod_at_auto(&dst.buf, 0, &caps.buf, src_off, total * 4)
        .map_err(|e| format!("dspark_assemble d2d: {e:?}"))?;
    Ok(state.dspark_main_hidden.as_ref().unwrap())
}

/// Top-level batched-prefill driver — chunks the prompt by max_batch
/// and dispatches each chunk through `forward_prefill_batch_chunk`.
///
/// Returns logits at the LAST position only (matches the qwen35
/// contract). Falls back to per-token decode_step if any chunk fails
/// (typically because a layer's compress_ratio path isn't yet wired —
/// pure-SWA-only for now, mixed-attention layers error out).
///
/// **Phase B2 status (2026-05-18):** the chunk-forward path handles
/// pure-SWA layers (compress_ratio == 0) end-to-end including the
/// MoE FFN; mixed-attention layers (compress_ratio > 0) still bail
/// at the indexer chain. Until mixed is wired, this function falls
/// back to per-token decode_step for any chunk that contains a
/// mixed-attention layer (i.e. all DeepSeek V4 prompts except the trivial
/// case where all 43 layers are dense, which doesn't exist).
#[allow(dead_code)]
pub fn forward_prefill_batch_chunked(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    tokens: &[u32],
    start_pos: u32,
    pbs: &mut PrefillBatchScratch,
) -> Result<Vec<f32>, String> {
    if tokens.is_empty() {
        return Err("forward_prefill_batch_chunked: empty tokens".to_string());
    }
    ensure_request_capacity(
        cfg,
        state,
        gpu,
        pbs,
        (start_pos as usize).saturating_add(tokens.len()),
    )?;

    // Strict batched-only path. Any chunk failure surfaces immediately —
    // we do NOT silently fall back to per-token decode_step. The original
    // fallback masked a real correctness bug in chunk 2+ (per-batch state
    // not initialised; see Option B fix, memory entry
    // `feedback_deepseek4_chunked_silent_fallback_bug`). Keeping the fallback
    // hides any future regression in the same place.
    let mut pos_cursor = start_pos as usize;
    let mut remaining = tokens;
    while !remaining.is_empty() {
        let take = remaining.len().min(pbs.max_batch);
        let chunk = &remaining[..take];
        forward_prefill_batch_chunk(cfg, weights, state, gpu, pbs, chunk, pos_cursor as u32)?;
        capture_head_norm_batched(cfg, weights, state, pbs, gpu, take)?;
        if take == remaining.len() {
            return final_norm_and_head_last_batched(cfg, weights, state, pbs, gpu, take);
        }
        pos_cursor += take;
        remaining = &remaining[take..];
    }
    Err("forward_prefill_batch_chunked: chunk loop completed without producing logits".to_string())
}

/// Exact gfx1201 TP3/TP4 batched prefill for the sharded DeepSeek V4 route.
///
/// Attention heads/O-LoRA groups and the shared expert are evaluated at each
/// rank's local width. Routed experts remain expert-parallel. The two hidden
/// contributions are reduced with a deterministic rank-ordered rooted peer
/// sum after attention and FFN, then broadcast before the HC mix so every
/// rank enters the next stage with bit-identical residual streams.
#[allow(clippy::too_many_arguments)]
pub fn forward_ep_prefill_batch_chunked(
    gpus: &mut hipfire_runtime::multi_gpu::Gpus,
    weights_per_rank: &[DeepseekV4Weights],
    cfg: &DeepseekV4Config,
    state_per_rank: &mut [DeepseekV4State],
    pbs_per_rank: &mut [PrefillBatchScratch],
    tokens: &[u32],
    start_pos: u32,
) -> Result<(), String> {
    let n_ranks = gpus.devices.len();
    if !matches!(n_ranks, 3 | 4)
        || weights_per_rank.len() != n_ranks
        || state_per_rank.len() != n_ranks
        || pbs_per_rank.len() != n_ranks
        || !cfg.mq2r
        || cfg.mq2rxt
        || !gpus.peer_access_enabled
        || !gpus
            .devices
            .iter()
            .all(|device| device.arch_caps.is_gfx1201())
    {
        return Err(format!(
            "forward_ep_prefill_batch_chunked requires exact gfx1201 MQ2R TP3/TP4 (ranks={n_ranks}, weights={}, state={}, pbs={}, mq2r={}, mq2rxt={}, peer={})",
            weights_per_rank.len(),
            state_per_rank.len(),
            pbs_per_rank.len(),
            cfg.mq2r,
            cfg.mq2rxt,
            gpus.peer_access_enabled,
        ));
    }
    if tokens.is_empty() {
        return Err("forward_ep_prefill_batch_chunked: empty tokens".to_string());
    }
    let max_batch = pbs_per_rank[0].max_batch;
    if max_batch == 0 || pbs_per_rank.iter().any(|pbs| pbs.max_batch != max_batch) {
        return Err("forward_ep_prefill_batch_chunked: inconsistent rank PBS capacity".to_string());
    }

    let required_tokens = (start_pos as usize).saturating_add(tokens.len());
    for rank in 0..n_ranks {
        gpus.devices[rank]
            .bind_thread()
            .map_err(|error| format!("TP{n_ranks} prefill bind rank {rank}: {error:?}"))?;
        ensure_request_capacity(
            cfg,
            &mut state_per_rank[rank],
            &mut gpus.devices[rank],
            &mut pbs_per_rank[rank],
            required_tokens,
        )?;
    }
    refresh_compressor_cache_shard_tables(state_per_rank)?;

    let mut consumed = 0usize;
    let mut last_batch = 0usize;
    while consumed < tokens.len() {
        let chunk_start = start_pos + consumed as u32;
        let mut batch_size = (tokens.len() - consumed).min(max_batch);
        if let crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) =
            state_per_rank[0].compressor_cache_placement
        {
            // Ratio-4 is the finest compressor. Do not let one batched commit
            // cross a physical ownership block; this keeps the incumbent
            // contiguous compressor kernel unchanged on the owning rank.
            let ownership_token_span = shard.block_rows() * 4;
            let until_boundary =
                ownership_token_span - (chunk_start as usize % ownership_token_span);
            batch_size = batch_size.min(until_boundary);
        }
        let chunk = &tokens[consumed..consumed + batch_size];
        last_batch = batch_size;

        // Dynamic request inputs and replicated embedding/HC initialization.
        for rank in 0..n_ranks {
            let gpu = &mut gpus.devices[rank];
            let pbs = &pbs_per_rank[rank];
            upload_prefill_batch_inputs(cfg, gpu, pbs, chunk, chunk_start)?;
            let token_embd = weights_per_rank[rank]
                .token_embd
                .as_ref()
                .ok_or_else(|| format!("TP{n_ranks} rank {rank}: token_embd missing"))?;
            gpu.embedding_lookup_q8_batched(
                token_embd,
                &pbs.embed_batch,
                &pbs.tokens,
                batch_size,
                cfg.hidden_size,
            )
            .map_err(|error| {
                format!("TP{n_ranks} rank {rank}: embedding_lookup_q8_batched: {error:?}")
            })?;
            gpu.hc_streams_init_from_embed_batched(
                &pbs.embed_batch,
                &pbs.streams_batch,
                cfg.hidden_size as i32,
                cfg.hc_mult as i32,
                batch_size as i32,
            )
            .map_err(|error| {
                format!("TP{n_ranks} rank {rank}: hc_streams_init_from_embed_batched: {error:?}")
            })?;
        }

        for layer_idx in 0..cfg.num_hidden_layers {
            let cache_owner = match state_per_rank[0].compressor_cache_placement {
                crate::deepseek4::CompressorCachePlacement::Replicated => None,
                crate::deepseek4::CompressorCachePlacement::BlockCyclic(shard) => {
                    let ratio =
                        weights_per_rank[0].resolve_layer(layer_idx).compress_ratio as usize;
                    (ratio > 0).then(|| shard.owner(chunk_start as usize / ratio))
                }
            };
            let rank_at = |ordinal: usize| match cache_owner {
                None => ordinal,
                Some(owner) if ordinal == 0 => owner,
                Some(owner) => {
                    let other = ordinal - 1;
                    if other >= owner {
                        other + 1
                    } else {
                        other
                    }
                }
            };
            // Rank-local attention projection and attention body.
            // A sharded compressor owner runs first. Its system-scope event
            // then releases the newly committed rows before the remaining
            // ranks enqueue sparse-attention reads of that peer allocation.
            for rank_order in 0..n_ranks {
                let rank = rank_at(rank_order);
                let weights = &weights_per_rank[rank];
                let layer = weights.resolve_layer(layer_idx);
                if layer.attn_tp_size != n_ranks
                    || layer.attn_tp_rank != rank
                    || layer.attn_head_count == 0
                    || layer.attn_group_count == 0
                    || layer.attn_head_count * cfg.o_groups
                        != layer.attn_group_count * cfg.num_attention_heads
                    || layer.shared_tp_size != n_ranks
                    || layer.shared_tp_rank != rank
                    || layer.shared_intermediate_count == 0
                {
                    return Err(format!(
                        "TP{n_ranks} prefill invalid shard l{layer_idx} r{rank}: heads={} groups={} shared={} attn_tp={}/{} shared_tp={}/{}",
                        layer.attn_head_count,
                        layer.attn_group_count,
                        layer.shared_intermediate_count,
                        layer.attn_tp_rank,
                        layer.attn_tp_size,
                        layer.shared_tp_rank,
                        layer.shared_tp_size,
                    ));
                }
                let mut local_cfg = cfg.clone();
                local_cfg.num_attention_heads = layer.attn_head_count;
                local_cfg.o_groups = layer.attn_group_count;
                let pbs = &pbs_per_rank[rank];
                let state = &mut state_per_rank[rank];
                let gpu = &mut gpus.devices[rank];

                mhc_pre_batched(cfg, layer, pbs, gpu, layer_idx, true, batch_size)?;
                let attention_input_precomputed = q_lora_batched(
                    &local_cfg,
                    layer,
                    weights.mq2r_backend,
                    pbs,
                    &pbs.hc_x_in_batch,
                    gpu,
                    layer_idx,
                    batch_size,
                )?;
                kv_joint_batched(
                    &local_cfg,
                    layer,
                    weights.mq2r_backend,
                    pbs,
                    gpu,
                    layer_idx,
                    batch_size,
                    attention_input_precomputed,
                )?;
                apply_tail_rope_batched(&local_cfg, layer, pbs, gpu, layer_idx, batch_size)?;
                if layer.compress_ratio == 0 {
                    attention_block_batched_swa_only(
                        &local_cfg,
                        weights,
                        state,
                        pbs,
                        gpu,
                        layer_idx,
                        chunk_start,
                        batch_size,
                        false,
                    )?;
                } else {
                    attention_block_batched_mixed(
                        &local_cfg,
                        weights,
                        state,
                        pbs,
                        gpu,
                        layer_idx,
                        chunk_start,
                        batch_size,
                        false,
                        attention_input_precomputed,
                    )?;
                }
                if cache_owner == Some(rank) {
                    gpus.handoff_rank_stream_reuse(rank).map_err(|error| {
                        format!(
                            "TP{n_ranks} prefill compressor handoff l{layer_idx} owner={rank}: {error:?}"
                        )
                    })?;
                }
            }

            let attn_buffers: Vec<_> = pbs_per_rank
                .iter()
                .map(|pbs| &pbs.attn_out_batch.buf)
                .collect();
            gpus.all_reduce_sum_f32_peer_rooted(&attn_buffers, batch_size * cfg.hidden_size)
                .map_err(|error| {
                    format!("TP{n_ranks} prefill attention reduce l{layer_idx}: {error:?}")
                })?;
            for rank in 0..n_ranks {
                hc_attn_mix_batched(
                    cfg,
                    &pbs_per_rank[rank],
                    &mut gpus.devices[rank],
                    batch_size,
                )?;
            }

            // Shared-intermediate TP plus routed-expert EP. ffn_batched uses
            // the layer's local shared width and global routed-expert shape.
            for rank in 0..n_ranks {
                let weights = &weights_per_rank[rank];
                let layer = weights.resolve_layer(layer_idx);
                let pbs = &pbs_per_rank[rank];
                let gpu = &mut gpus.devices[rank];
                mhc_pre_batched(cfg, layer, pbs, gpu, layer_idx, false, batch_size)?;
                ffn_batched(
                    cfg,
                    layer,
                    weights.mq2r_backend,
                    pbs,
                    gpu,
                    layer_idx,
                    layer_idx < cfg.num_hash_layers,
                    batch_size,
                    chunk,
                )?;
            }
            let ffn_buffers: Vec<_> = pbs_per_rank
                .iter()
                .map(|pbs| &pbs.ffn_out_batch.buf)
                .collect();
            gpus.all_reduce_sum_f32_peer_rooted(&ffn_buffers, batch_size * cfg.hidden_size)
                .map_err(|error| {
                    format!("TP{n_ranks} prefill FFN reduce l{layer_idx}: {error:?}")
                })?;
            for rank in 0..n_ranks {
                hc_ffn_mix_batched(
                    cfg,
                    &pbs_per_rank[rank],
                    &mut gpus.devices[rank],
                    batch_size,
                )?;
            }
        }

        consumed += batch_size;
        let resident = (start_pos as usize).saturating_add(consumed) as u64;
        for state in state_per_rank.iter_mut() {
            state.n_tokens = resident;
        }
    }

    gpus.devices[0]
        .bind_thread()
        .map_err(|error| format!("TP{n_ranks} prefill final bind: {error:?}"))?;
    final_norm_and_head_last_batched(
        cfg,
        &weights_per_rank[0],
        &mut state_per_rank[0],
        &pbs_per_rank[0],
        &mut gpus.devices[0],
        last_batch,
    )?;
    Ok(())
}

/// Manual-chunk prefill with per-position MTP fill interleaved.
///
/// Mirrors the deepseek4_mtp_smoke "batched main + per-position MTP" path.
/// Used by the spec-decode entry points (deepseek4_chat / daemon) so the MTP
/// layer's SWA cache is populated during prefill — without this the
/// first spec-decode draft step sees an empty MTP attention history
/// and accept rate collapses.
///
/// Returns logits at the LAST position (the prediction for the first
/// generated token). Side-effect: leaves `state.mtp_last_hidden`
/// populated and `state.n_tokens` advanced to `start_pos + prompt.len()`.
///
/// Temporarily sets `HIPFIRE_DEEPSEEK4_MTP_SKIP_HEAD=1` around the MTP pass
/// so `mtp_forward_batched` short-circuits the lm_head + logits
/// download — that's per-MTP-position waste during prefill fill (we
/// only need the MTP attention SWA state to be primed, not the
/// per-position MTP logits). Restored after each chunk.
pub fn prefill_with_mtp_fill(
    cfg: &DeepseekV4Config,
    weights: &DeepseekV4Weights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    pbs: &mut PrefillBatchScratch,
    prompt_tokens: &[u32],
    start_pos: u32,
) -> Result<Vec<f32>, String> {
    let stream_len = cfg.hc_mult * cfg.hidden_size;
    if state.mtp_last_hidden.is_none() {
        state.mtp_last_hidden = Some(
            gpu.alloc_tensor(&[cfg.hc_mult, cfg.hidden_size], rdna_compute::DType::F32)
                .map_err(|e| format!("alloc mtp_last_hidden (spec prefill): {e:?}"))?,
        );
    }
    // compressor_forward_prebatched reads pos_array_device via pos_slot()
    // for any compressed layer. Init to start_pos.
    precompute_positions(cfg, state, gpu, start_pos)?;

    let mut last_logits: Vec<f32> = vec![];
    let mut pos_cursor: usize = 0;
    while pos_cursor < prompt_tokens.len() {
        let chunk_size = (prompt_tokens.len() - pos_cursor).min(pbs.max_batch);
        let chunk = &prompt_tokens[pos_cursor..pos_cursor + chunk_size];
        let abs_chunk_start = start_pos as usize + pos_cursor;
        let is_last_chunk = pos_cursor + chunk_size == prompt_tokens.len();

        // 1. Batched main forward over this chunk's positions. After this,
        //    pbs.streams_batch holds [chunk_size, hc_mult, hidden] residuals
        //    — these are the per-position h_n inputs the MTP layer needs.
        forward_prefill_batch_chunk(cfg, weights, state, gpu, pbs, chunk, abs_chunk_start as u32)?;

        // 2. Capture the last position's stream for the head on the last
        //    chunk, BEFORE mtp_forward_batched overwrites streams_batch.
        let last_stream_pre_mtp: Option<rdna_compute::GpuTensor> = if is_last_chunk {
            let off = (chunk_size - 1) * stream_len;
            let src = pbs.streams_batch.sub_offset(off, stream_len);
            let mut snap = gpu
                .alloc_tensor(&[cfg.hc_mult, cfg.hidden_size], rdna_compute::DType::F32)
                .map_err(|e| format!("alloc head_input_snap: {e:?}"))?;
            gpu.memcpy_dtod_auto(&snap.buf, &src.buf, stream_len * 4)
                .map_err(|e| format!("d2d streams[last] → head_input_snap: {e:?}"))?;
            snap.shape = vec![cfg.hc_mult, cfg.hidden_size];
            Some(snap)
        } else {
            None
        };

        // 3. Batched MTP fill — single pass through the MTP layer for all
        //    mtp_end_b positions in this chunk. Skip the global last
        //    position (next-token unknown, that's what we're about to
        //    generate).
        std::env::set_var("HIPFIRE_DEEPSEEK4_MTP_SKIP_HEAD", "1");
        let mtp_end_b = if is_last_chunk {
            chunk_size.saturating_sub(1)
        } else {
            chunk_size
        };
        if mtp_end_b > 0 {
            let h_n_streams = pbs.streams_batch.sub_offset(0, mtp_end_b * stream_len);
            let next_tokens: Vec<u32> = (0..mtp_end_b)
                .map(|b| prompt_tokens[pos_cursor + b + 1])
                .collect();
            mtp_forward_batched(
                cfg,
                weights,
                state,
                gpu,
                pbs,
                &h_n_streams,
                &next_tokens,
                abs_chunk_start as u32,
                mtp_end_b,
            )?;
        }
        std::env::remove_var("HIPFIRE_DEEPSEEK4_MTP_SKIP_HEAD");

        pos_cursor += chunk_size;
        state.n_tokens = (abs_chunk_start + chunk_size) as u64;

        // 4. Last chunk: run final_norm_and_head from the snapshot we
        //    captured pre-MTP (streams_batch is now MTP outputs). Write
        //    the snapshot back into the last slot so the existing
        //    final_norm_and_head_last_batched can read it.
        if is_last_chunk {
            if let Some(snap) = last_stream_pre_mtp {
                let off = (chunk_size - 1) * stream_len;
                let dst = pbs.streams_batch.sub_offset(off, stream_len);
                gpu.memcpy_dtod_auto(&dst.buf, &snap.buf, stream_len * 4)
                    .map_err(|e| format!("d2d restore streams[last] for head: {e:?}"))?;
            }
            last_logits =
                final_norm_and_head_last_batched(cfg, weights, state, pbs, gpu, chunk_size)?;
        }
    }
    Ok(last_logits)
}

// ════════════════════════════════════════════════════════════════════════
//  DSpark draft-module forward
//  (additive — see docs/design/2026-06-28-dspark-deepseek4-forward-spec.md)
// ════════════════════════════════════════════════════════════════════════

/// One block of DSpark draft output. Filled by [`dspark_forward`].
///
/// - `tokens`   — `block_size` drafted token ids (the markov sequential
///                sampling output, slots `1..=block_size`).
/// - `logits`   — flattened `[block_size, vocab]` per-slot logits (post
///                markov bias). Useful for a downstream verifier; may be
///                left empty by callers that only need `tokens`.
/// - `confidence` — `[block_size]` per-slot confidence scalars from the
///                  confidence head.
pub struct DraftResult {
    pub tokens: Vec<u32>,
    /// Per-slot draft logits `[block * vocab]`. Currently always EMPTY: the
    /// markov bias-add + argmax run on-GPU and no caller consumes the draft
    /// logits (the verify forward recomputes the trunk head). Populate this
    /// only if a future consumer needs them — it costs a `[block, vocab]` d2h.
    pub logits: Vec<f32>,
    pub confidence: Vec<f32>,
}

/// Compute one DSpark stage's `main_kv` from a committed `main_x` and commit it
/// into that stage's sliding-window ring at slot `position % win`. This is the
/// reference `DSparkAttention` KV-side write: `kv_norm(wkv(main_x))` then RoPE
/// the rope-tail dims at the absolute `position` (kv-only, `n_heads=0`).
///
/// Shared by [`dspark_forward`]'s per-step write (step 5) and
/// [`dspark_warm_rings`]'s prefill priming, so both paths produce byte-identical
/// ring contents for the same `main_x`/`position`.
#[allow(clippy::too_many_arguments)]
fn dspark_stage_main_kv_to_ring(
    cfg: &DeepseekV4Config,
    layer: &crate::deepseek4::DeepseekV4LayerWeights,
    gpu: &mut Gpu,
    main_x: &GpuTensor,
    ring: &GpuTensor,
    stage: usize,
    position: u32,
) -> Result<(), String> {
    let hidden = cfg.hidden_size;
    let head_dim = cfg.head_dim;
    let n_kv = cfg.num_key_value_heads;
    let win = cfg.sliding_window;
    let kv_dim = n_kv * head_dim;

    let wkv = layer
        .wkv
        .as_ref()
        .ok_or_else(|| format!("dspark stage {stage} wkv missing"))?;
    let kv_norm = layer
        .kv_norm
        .as_ref()
        .ok_or_else(|| format!("dspark stage {stage} kv_norm missing"))?;
    let main_kv = gpu
        .alloc_tensor(&[kv_dim], DType::F32)
        .map_err(|e| format!("dspark alloc main_kv: {e:?}"))?;
    if weight_needs_fwht(wkv) {
        let rot = gpu
            .alloc_tensor(&[hidden], DType::F32)
            .map_err(|e| format!("dspark alloc main_x rot: {e:?}"))?;
        gpu.rotate_x_mq(main_x, &rot, hidden)
            .map_err(|e| format!("dspark rotate main_x: {e:?}"))?;
        gemv_auto(
            gpu,
            Mq2rBackend::Portable,
            wkv,
            &rot,
            main_x,
            &main_kv,
            kv_dim,
            hidden,
        )?;
        let _ = gpu.free_tensor(rot);
    } else {
        gemv_auto(
            gpu,
            Mq2rBackend::Portable,
            wkv,
            main_x,
            main_x,
            &main_kv,
            kv_dim,
            hidden,
        )?;
    }
    gpu.rmsnorm_f32(&main_kv, kv_norm, &main_kv, cfg.rms_norm_eps)
        .map_err(|e| format!("dspark main_kv norm: {e:?}"))?;
    // RoPE main_kv at absolute `position`. n_heads=0 → kv-only rotation.
    let (fb, fs, ef, af, cl, ch) = layer_rope_params(cfg, layer.compress_ratio);
    let pos1 = gpu
        .alloc_tensor(&[1], DType::F32)
        .map_err(|e| format!("dspark alloc pos1: {e:?}"))?;
    let pos_bytes = (position as i32).to_le_bytes();
    gpu.memcpy_htod_auto(&pos1.buf, &pos_bytes)
        .map_err(|e| format!("dspark htod pos1: {e:?}"))?;
    gpu.rope_tail_yarn_interleaved_batched(
        &main_kv,
        &main_kv,
        &pos1,
        /*n_heads=*/ 0,
        n_kv as i32,
        head_dim as i32,
        cfg.qk_rope_head_dim as i32,
        fb,
        fs,
        ef,
        af,
        cl,
        ch,
        /*inverse=*/ 0,
        1,
    )
    .map_err(|e| format!("dspark main_kv rope: {e:?}"))?;
    gpu.swa_ring_write_batched_f32(
        &main_kv,
        ring,
        n_kv as i32,
        head_dim as i32,
        win as i32,
        position as i32,
        1,
    )
    .map_err(|e| format!("dspark ring write[{stage}]: {e:?}"))?;
    let _ = gpu.free_tensor(pos1);
    let _ = gpu.free_tensor(main_kv);
    Ok(())
}

/// Single-token embedding lookup into row 0 of `out` (`[dim]` F32),
/// dispatching on the embedding-table dtype. Mirrors the dtype handling
/// the head / MTP paths use. Supports the formats DSpark sidecars ship
/// the trunk `token_embd` in (Q8_0 / HFQ4G256 / F16 / F32).
fn dspark_embed_one(
    gpu: &mut Gpu,
    table: &GpuTensor,
    out: &GpuTensor,
    token_id: u32,
    dim: usize,
) -> Result<(), String> {
    match table.dtype {
        DType::Q8_0 => gpu
            .embedding_lookup_q8(table, out, token_id, dim)
            .map_err(|e| format!("dspark embed q8: {e:?}")),
        DType::F32 => gpu
            .embedding_lookup(table, out, token_id, dim)
            .map_err(|e| format!("dspark embed f32: {e:?}")),
        DType::Raw => gpu
            .embedding_lookup_hfq4g256(table, out, token_id, dim)
            .map_err(|e| format!("dspark embed hfq4g256: {e:?}")),
        DType::F16 => {
            // No single-row F16 lookup kernel — extract the row to host,
            // convert F16→F32, upload into `out`. Cheap (dim ≤ 4096).
            let mut row_bytes = vec![0u8; dim * 2];
            let off = (token_id as usize) * dim * 2;
            gpu.hip
                .memcpy_dtoh_at(&mut row_bytes, &table.buf, off)
                .map_err(|e| format!("dspark embed f16 dtoh: {e:?}"))?;
            let row_f32: Vec<f32> = (0..dim)
                .map(|i| {
                    let h = u16::from_le_bytes([row_bytes[i * 2], row_bytes[i * 2 + 1]]);
                    hipfire_runtime::llama::f16_to_f32(h)
                })
                .collect();
            let bytes: &[u8] =
                unsafe { std::slice::from_raw_parts(row_f32.as_ptr() as *const u8, dim * 4) };
            gpu.hip
                .memcpy_htod(&out.buf, bytes)
                .map_err(|e| format!("dspark embed f16 htod: {e:?}"))
        }
        other => Err(format!("dspark embed: unsupported table dtype {other:?}")),
    }
}

/// DSpark draft forward: a 3-stage MTP chain over a `block_size`-slot noise
/// block, producing `block_size` draft tokens.
///
/// The crux is the bidirectional draft attention: all `block_size` block
/// slots attend over the SAME key window — the committed main_kv ring plus
/// the `block_size` block KVs. We reuse the existing
/// [`Gpu::deepseek4_attn_swa_batched`] kernel with a CUSTOM bidirectional
/// stager: for every query row `b` we stage `[committed main_kv (n_committed)
/// ++ block_size block kv]` and set `n_valid_arr[b] = n_committed + block_size`.
/// The kernel then does dense attention of each query over those keys.
///
/// Inputs:
///   - `main_hidden` `[3 * hidden]` — the 3 target layers' HC-mean-pooled
///     hidden states concatenated (captured in the trunk forward).
///   - `token_embd`  — the TRUNK token-embedding table (DSpark sidecars
///     don't carry their own embedding).
///   - `head` / `output_norm` — the TRUNK lm_head + its output norm.
///   - `prev_token` / `position` — the committed token and its absolute
///     KV position (the block predicts positions `position+1 ..= +block_size`).
///
/// Additive: touches no existing `mtp_forward` / `forward_prefill_*` path.
/// Per-stage main_kv rings live in `state.dspark_swa_k`; the block scratch
/// in `state.dspark_pbs`; `main_x` in `state.dspark_main_x`.
#[allow(clippy::too_many_arguments)]
pub fn dspark_forward(
    cfg: &DeepseekV4Config,
    dspark: &crate::deepseek4::DsparkWeights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    main_hidden: &GpuTensor, // [3 * hidden]
    token_embd: &GpuTensor,
    head: &GpuTensor,
    output_norm: &GpuTensor,
    prev_token: u32,
    position: u32,
) -> Result<DraftResult, String> {
    let hidden = cfg.hidden_size;
    let hc_mult = cfg.hc_mult;
    let n_heads = cfg.num_attention_heads;
    let head_dim = cfg.head_dim;
    let n_kv = cfg.num_key_value_heads;
    let n_groups = cfg.o_groups;
    let win = cfg.sliding_window;
    let vocab = cfg.vocab_size;
    let block = dspark.cfg.block_size;
    let n_stages = dspark.stages.len();
    if n_stages == 0 {
        return Err("dspark_forward: no stages loaded".to_string());
    }
    let kv_dim = n_kv * head_dim;

    // committed main_kv history visible to this step (ring fill level).
    //
    // NOTE: this counts as if the rings were warmed from position 0, but DSpark
    // writes only ONE seed main_kv per window (at `position % win`), so the
    // staged committed window holds real keys only at written columns and ZEROS
    // elsewhere — the bidirectional attention dilutes over those zeros. We TRIED
    // compacting the writes (slot = fill % win) + `n_committed = fill+1` so the
    // attention sees only real keys (no zero dilution). It is strictly more
    // faithful to the reference's full-history scheme, but A/B-measured a τ LOSS
    // on MQ2-Lloyd — code τ 3.64→3.14, prose τ 2.96→2.62 (both still coherent),
    // ~6-8% tok/s. Same lesson as priming the rings over the prompt (a618510a):
    // under 2-bit quant the drafter's attention is mis-calibrated such that the
    // zero-key denominator inflation is a NET BENEFIT to acceptance, not noise.
    // So we keep the zeros. Revisit on a higher-precision DSpark sidecar.
    let n_committed = (position as usize + 1).min(win);
    // custom-stager width: committed window + the block KVs.
    let stage_w = win + block;
    if n_committed + block > 1024 {
        // deepseek4_attn_swa_batched LDS scores buffer caps at MAX_WINDOW=1024.
        return Err(format!(
            "dspark_forward: n_valid {} exceeds kernel MAX_WINDOW 1024",
            n_committed + block
        ));
    }

    // ── Ensure async stream + per-call scratch ──────────────────────────
    if gpu.active_stream.is_none() {
        let s = gpu
            .hip
            .stream_create()
            .map_err(|e| format!("dspark stream_create: {e:?}"))?;
        gpu.active_stream = Some(s);
    }

    // Block scratch — allocate once, reuse across decode steps.
    if state.dspark_pbs.is_none() {
        state.dspark_pbs = Some(PrefillBatchScratch::new(gpu, cfg, block.max(8))?);
    }
    // Per-stage main_kv rings — lazy.
    if state.dspark_swa_k.len() != n_stages {
        state.dspark_swa_k = (0..n_stages).map(|_| None).collect();
    }
    for s in 0..n_stages {
        if state.dspark_swa_k[s].is_none() {
            state.dspark_swa_k[s] = Some(
                gpu.zeros(&[n_kv, head_dim, win], DType::F32)
                    .map_err(|e| format!("dspark alloc ring[{s}]: {e:?}"))?,
            );
        }
    }

    // ── A. forward_embed (once) ─────────────────────────────────────────
    // main_x = main_norm(main_proj(main_hidden)). main_proj: [hidden, 3*hidden].
    let main_proj = dspark
        .main_proj
        .as_ref()
        .ok_or("dspark_forward: main_proj missing")?;
    let main_norm = dspark
        .main_norm
        .as_ref()
        .ok_or("dspark_forward: main_norm missing")?;
    if state.dspark_main_x.is_none() {
        state.dspark_main_x = Some(
            gpu.alloc_tensor(&[hidden], DType::F32)
                .map_err(|e| format!("dspark alloc main_x: {e:?}"))?,
        );
    }
    {
        // main_proj GEMV: main_hidden[3*hidden] → tmp[hidden].
        // main_proj/main_hidden may need FWHT for MQ4 weights — for F32/Q8/F16
        // gemv_auto reads the plain input. We pre-rotate when needed.
        let main_x = state.dspark_main_x.as_ref().unwrap().shallow_clone();
        let three_h = 3 * hidden;
        if weight_needs_fwht(main_proj) {
            // Rotate main_hidden into a scratch, then GEMV. Reuse a per-call buffer.
            let rot = gpu
                .alloc_tensor(&[three_h], DType::F32)
                .map_err(|e| format!("dspark alloc main_proj rot: {e:?}"))?;
            gpu.rotate_x_mq(main_hidden, &rot, three_h)
                .map_err(|e| format!("dspark rotate main_hidden: {e:?}"))?;
            gemv_auto(
                gpu,
                Mq2rBackend::Portable,
                main_proj,
                &rot,
                main_hidden,
                &main_x,
                hidden,
                three_h,
            )?;
            let _ = gpu.free_tensor(rot);
        } else {
            gemv_auto(
                gpu,
                Mq2rBackend::Portable,
                main_proj,
                main_hidden,
                main_hidden,
                &main_x,
                hidden,
                three_h,
            )?;
        }
        // main_norm RMSNorm in place.
        gpu.rmsnorm_f32(&main_x, main_norm, &main_x, cfg.rms_norm_eps)
            .map_err(|e| format!("dspark main_norm: {e:?}"))?;
    }
    // noise block ids: [prev_token, noise, noise, ...] (block_size slots).
    let mut block_ids = vec![dspark.cfg.noise_token_id; block];
    block_ids[0] = prev_token;

    // Embed each block id into pbs.embed_batch rows, then broadcast → streams.
    {
        let pbs = state.dspark_pbs.as_ref().unwrap();
        // Embed the block ids via the SAME proven batched kernel the AR/prefill
        // path uses (the per-token embedding_lookup_q8 produced garbage). Upload
        // ids → pbs.tokens (i32-in-F32 slots), then batched lookup → embed_batch.
        // Called unconditionally — matches forward_prefill_batch_chunk, which
        // runs this on weights.token_embd regardless of its dtype enum.
        let tok_host: Vec<i32> = block_ids.iter().map(|&t| t as i32).collect();
        let tok_bytes: &[u8] =
            unsafe { std::slice::from_raw_parts(tok_host.as_ptr() as *const u8, block * 4) };
        gpu.memcpy_htod_auto(&pbs.tokens.buf, tok_bytes)
            .map_err(|e| format!("dspark htod block tokens: {e:?}"))?;
        gpu.embedding_lookup_q8_batched(token_embd, &pbs.embed_batch, &pbs.tokens, block, hidden)
            .map_err(|e| format!("dspark embedding_lookup_q8_batched: {e:?}"))?;
        gpu.hc_streams_init_from_embed_batched(
            &pbs.embed_batch,
            &pbs.streams_batch,
            hidden as i32,
            hc_mult as i32,
            block as i32,
        )
        .map_err(|e| format!("dspark hc_streams_init: {e:?}"))?;

        // Block-slot positions: position+1 ..= position+block (shared by q +
        // block-kv RoPE). Uploaded once; reused by every stage.
        let pos_host: Vec<i32> = (0..block).map(|i| position as i32 + 1 + i as i32).collect();
        let pos_bytes: &[u8] =
            unsafe { std::slice::from_raw_parts(pos_host.as_ptr() as *const u8, block * 4) };
        gpu.memcpy_htod_auto(&pbs.positions.buf, pos_bytes)
            .map_err(|e| format!("dspark htod block positions: {e:?}"))?;

        // n_valid_arr[b] = n_committed + block for all b (dense / bidirectional).
        let nv_host: Vec<i32> = vec![(n_committed + block) as i32; block];
        let nv_bytes: &[u8] =
            unsafe { std::slice::from_raw_parts(nv_host.as_ptr() as *const u8, block * 4) };
        gpu.memcpy_htod_auto(&pbs.n_valid_swa_arr.buf, nv_bytes)
            .map_err(|e| format!("dspark htod n_valid: {e:?}"))?;
    }

    // Custom staging buffer [block, head_dim, stage_w] — allocated once and
    // reused (see DeepseekV4State::dspark_staged). `dspark_stage_kv` rewrites
    // every column each stage (including the zeroed tail), so reuse is exact;
    // keeping it off the per-call path means an early `?` can't leak it.
    if state.dspark_staged.is_none() {
        state.dspark_staged = Some(
            gpu.alloc_tensor(&[block, head_dim, stage_w], DType::F32)
                .map_err(|e| format!("dspark alloc staged: {e:?}"))?,
        );
    }
    let staged = state.dspark_staged.as_ref().unwrap().shallow_clone();

    // ── B. 3-stage chain ────────────────────────────────────────────────
    for s in 0..n_stages {
        let layer = &dspark.stages[s];

        // 1. attn-side HC pre + per-stream input map → hc_x_in_batch.
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            mhc_pre_batched(
                cfg, layer, pbs, gpu, /*layer_idx=*/ s, /*is_attn=*/ true, block,
            )?;
        }
        // 2. block q from attn_norm(hc_x_in): writes pbs.tmp/tmp_plain + q_batch.
        let attention_input_precomputed = {
            let hc_x_in = state
                .dspark_pbs
                .as_ref()
                .unwrap()
                .hc_x_in_batch
                .shallow_clone();
            let pbs = state.dspark_pbs.as_ref().unwrap();
            q_lora_batched(
                cfg,
                layer,
                Mq2rBackend::Portable,
                pbs,
                &hc_x_in,
                gpu,
                s,
                block,
            )?
        };
        // 3. block kv from the same attn_norm'd input (reads pbs.tmp*).
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            kv_joint_batched(
                cfg,
                layer,
                Mq2rBackend::Portable,
                pbs,
                gpu,
                s,
                block,
                attention_input_precomputed,
            )?;
        }
        // 4. tail RoPE on q_batch + block kv_batch at positions position+1..+block.
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            apply_tail_rope_batched(cfg, layer, pbs, gpu, s, block)?;
        }

        // 5. main_kv from main_x (n=1): kv_norm(wkv @ main_x); RoPE at `position`;
        //    commit into this stage's ring at slot position % win.
        {
            let main_x = state.dspark_main_x.as_ref().unwrap().shallow_clone();
            let ring = state.dspark_swa_k[s].as_ref().unwrap().shallow_clone();
            dspark_stage_main_kv_to_ring(cfg, layer, gpu, &main_x, &ring, s, position)?;
        }

        // 6. Custom bidirectional staging, assembled ON-GPU:
        //    staged[b] = [ring committed window (n_committed cols) | block kv
        //    (block cols) | zero tail]. All block rows identical (bidirectional).
        //    The prior host path (d2h ring + d2h block_kv + host assemble + h2d)
        //    forced ~2 stream syncs per stage; the kernel keeps everything on
        //    the active stream so the 3 stages pipeline.
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            let ring = state.dspark_swa_k[s].as_ref().unwrap().shallow_clone();
            let block_kv = pbs.kv_batch.sub_offset(0, block * kv_dim);
            gpu.dspark_stage_kv(
                &ring,
                &block_kv,
                &staged,
                win,
                kv_dim,
                head_dim,
                n_committed,
                block,
                stage_w,
            )
            .map_err(|e| format!("dspark stage_kv[{s}]: {e:?}"))?;
        }

        // 7. Dense (bidirectional) attention over staged keys + attn_sink.
        {
            let attn_sink = layer
                .attn_sink
                .as_ref()
                .ok_or_else(|| format!("dspark stage {s} attn_sink missing"))?;
            let pbs = state.dspark_pbs.as_ref().unwrap();
            gpu.deepseek4_attn_swa_batched(
                &pbs.q_batch,
                &staged,
                &staged,
                attn_sink,
                &pbs.n_valid_swa_arr,
                &pbs.attn_out_raw_batch,
                n_heads as i32,
                head_dim as i32,
                n_groups as i32,
                /*window=*/ stage_w as i32,
                block as i32,
            )
            .map_err(|e| format!("dspark attn[{s}]: {e:?}"))?;
        }
        // 8. inverse RoPE on attn_out, then wo_a + wo_b → attn_out_batch.
        dspark_wo_project(cfg, layer, state, gpu, s, block)?;

        // 9. hc_attn_mix.
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            hc_attn_mix_batched(cfg, pbs, gpu, block)?;
        }

        // 10. FFN side: mhc_pre(ffn) + ffn(score-routed) + hc_ffn_mix.
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            mhc_pre_batched(cfg, layer, pbs, gpu, s, /*is_attn=*/ false, block)?;
            ffn_batched(
                cfg,
                layer,
                Mq2rBackend::Portable,
                pbs,
                gpu,
                s,
                /*hash_routing=*/ false,
                block,
                &[],
            )?;
            hc_ffn_mix_batched(cfg, pbs, gpu, block)?;
        }
    }

    // ── C. forward_head (last stage) ────────────────────────────────────
    let last = &dspark.stages[n_stages - 1];
    dspark_forward_head(
        cfg,
        dspark,
        last,
        state,
        gpu,
        head,
        output_norm,
        prev_token,
        block,
        vocab,
        hidden,
        hc_mult,
    )
}

/// DSpark body-only forward: runs body B (3-stage MoE/SWA chain) + body C.begin
/// (HC-gate reduction) from [`dspark_forward`], writing `x_head[block, hidden]`
/// into `x_head_out` WITHOUT running the markov/confidence/lm-head (part C.rest).
///
/// Called by `Deepseek4DsparkBody::draft_block` in `dspark_speculator.rs`: the
/// arch-agnostic `dspark_core::DsparkDrafter` calls `draft_block` to get
/// `x_head` and then passes it to `dspark_core::run_heads` for the rest.
///
/// **Stage 3 multi-slot main_kv population:**
/// `main_x_batch` is `[ctx_len * hidden]` F32 — the output of
/// `main_proj_ingest_batched` applied to the accepted-prefix multi-slot context.
/// For each of the `ctx_len` context slots at `ctx_positions[j]`, step 5 now
/// calls `dspark_stage_main_kv_to_ring` at the slot's absolute position, filling
/// the ring with all `ctx_len` context entries instead of just the single
/// bootstrap seed. With `ctx_len=1` this is identical to the prior single-slot
/// contract (backward-compatible).
///
/// `state.dspark_pbs` and `state.dspark_swa_k` are lazily allocated here.
#[allow(clippy::too_many_arguments)]
pub fn dspark_run_body_and_hc_gate(
    cfg: &DeepseekV4Config,
    dspark: &crate::deepseek4::DsparkWeights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    token_embd: &GpuTensor,
    main_x_batch: &GpuTensor, // [ctx_len * hidden] F32 — multi-slot main_proj output
    ctx_positions: &[usize],  // absolute positions for each context slot; len = ctx_len
    prev_token: u32,
    position: u32,
    block: usize,
    x_head_out: &GpuTensor, // [block, hidden] F32 output
) -> Result<(), String> {
    let hidden = cfg.hidden_size;
    let hc_mult = cfg.hc_mult;
    let n_heads = cfg.num_attention_heads;
    let head_dim = cfg.head_dim;
    let n_kv = cfg.num_key_value_heads;
    let n_groups = cfg.o_groups;
    let win = cfg.sliding_window;
    let n_stages = dspark.stages.len();
    if n_stages == 0 {
        return Err("dspark_run_body_and_hc_gate: no stages loaded".to_string());
    }
    let kv_dim = n_kv * head_dim;

    let n_committed = (position as usize + 1).min(win);
    let stage_w = win + block;
    if n_committed + block > 1024 {
        return Err(format!(
            "dspark_run_body_and_hc_gate: n_valid {} exceeds kernel MAX_WINDOW 1024",
            n_committed + block
        ));
    }

    // Ensure async stream.
    if gpu.active_stream.is_none() {
        let s = gpu
            .hip
            .stream_create()
            .map_err(|e| format!("dspark body stream_create: {e:?}"))?;
        gpu.active_stream = Some(s);
    }

    // Block scratch — allocate once, reuse across decode steps.
    if state.dspark_pbs.is_none() {
        state.dspark_pbs = Some(PrefillBatchScratch::new(gpu, cfg, block.max(8))?);
    }
    // Per-stage main_kv rings — lazy.
    if state.dspark_swa_k.len() != n_stages {
        state.dspark_swa_k = (0..n_stages).map(|_| None).collect();
    }
    for s in 0..n_stages {
        if state.dspark_swa_k[s].is_none() {
            state.dspark_swa_k[s] = Some(
                gpu.zeros(&[n_kv, head_dim, win], DType::F32)
                    .map_err(|e| format!("dspark body alloc ring[{s}]: {e:?}"))?,
            );
        }
    }

    // Build block token ids and embed.
    let mut block_ids = vec![dspark.cfg.noise_token_id; block];
    block_ids[0] = prev_token;
    {
        let pbs = state.dspark_pbs.as_ref().unwrap();
        let tok_host: Vec<i32> = block_ids.iter().map(|&t| t as i32).collect();
        let tok_bytes: &[u8] =
            unsafe { std::slice::from_raw_parts(tok_host.as_ptr() as *const u8, block * 4) };
        gpu.memcpy_htod_auto(&pbs.tokens.buf, tok_bytes)
            .map_err(|e| format!("dspark body htod block tokens: {e:?}"))?;
        gpu.embedding_lookup_q8_batched(token_embd, &pbs.embed_batch, &pbs.tokens, block, hidden)
            .map_err(|e| format!("dspark body embedding_lookup_q8_batched: {e:?}"))?;
        gpu.hc_streams_init_from_embed_batched(
            &pbs.embed_batch,
            &pbs.streams_batch,
            hidden as i32,
            hc_mult as i32,
            block as i32,
        )
        .map_err(|e| format!("dspark body hc_streams_init: {e:?}"))?;
        let pos_host: Vec<i32> = (0..block).map(|i| position as i32 + 1 + i as i32).collect();
        let pos_bytes: &[u8] =
            unsafe { std::slice::from_raw_parts(pos_host.as_ptr() as *const u8, block * 4) };
        gpu.memcpy_htod_auto(&pbs.positions.buf, pos_bytes)
            .map_err(|e| format!("dspark body htod block positions: {e:?}"))?;
        let nv_host: Vec<i32> = vec![(n_committed + block) as i32; block];
        let nv_bytes: &[u8] =
            unsafe { std::slice::from_raw_parts(nv_host.as_ptr() as *const u8, block * 4) };
        gpu.memcpy_htod_auto(&pbs.n_valid_swa_arr.buf, nv_bytes)
            .map_err(|e| format!("dspark body htod n_valid: {e:?}"))?;
    }

    // Per-call staging buffer.
    let staged = gpu
        .alloc_tensor(&[block, head_dim, stage_w], DType::F32)
        .map_err(|e| format!("dspark body alloc staged: {e:?}"))?;

    // ── B. 3-stage chain (identical to dspark_forward body B) ──────────────
    for s in 0..n_stages {
        let layer = &dspark.stages[s];
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            mhc_pre_batched(cfg, layer, pbs, gpu, s, true, block)?;
        }
        let attention_input_precomputed = {
            let hc_x_in = state
                .dspark_pbs
                .as_ref()
                .unwrap()
                .hc_x_in_batch
                .shallow_clone();
            let pbs = state.dspark_pbs.as_ref().unwrap();
            q_lora_batched(
                cfg,
                layer,
                Mq2rBackend::Portable,
                pbs,
                &hc_x_in,
                gpu,
                s,
                block,
            )?
        };
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            kv_joint_batched(
                cfg,
                layer,
                Mq2rBackend::Portable,
                pbs,
                gpu,
                s,
                block,
                attention_input_precomputed,
            )?;
        }
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            apply_tail_rope_batched(cfg, layer, pbs, gpu, s, block)?;
        }
        {
            // Stage 3 multi-slot: write one ring entry per context slot.
            // For ctx_len=1 this is identical to the prior single-slot write.
            let hidden = cfg.hidden_size;
            let ring = state.dspark_swa_k[s].as_ref().unwrap().shallow_clone();
            for (j, &ctx_pos) in ctx_positions.iter().enumerate() {
                let mx_row = main_x_batch.sub_offset(j * hidden, hidden);
                dspark_stage_main_kv_to_ring(cfg, layer, gpu, &mx_row, &ring, s, ctx_pos as u32)?;
            }
        }
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            let ring = state.dspark_swa_k[s].as_ref().unwrap().shallow_clone();
            let block_kv = pbs.kv_batch.sub_offset(0, block * kv_dim);
            gpu.dspark_stage_kv(
                &ring,
                &block_kv,
                &staged,
                win,
                kv_dim,
                head_dim,
                n_committed,
                block,
                stage_w,
            )
            .map_err(|e| format!("dspark body stage_kv[{s}]: {e:?}"))?;
        }
        {
            let attn_sink = layer
                .attn_sink
                .as_ref()
                .ok_or_else(|| format!("dspark body stage {s} attn_sink missing"))?;
            let pbs = state.dspark_pbs.as_ref().unwrap();
            gpu.deepseek4_attn_swa_batched(
                &pbs.q_batch,
                &staged,
                &staged,
                attn_sink,
                &pbs.n_valid_swa_arr,
                &pbs.attn_out_raw_batch,
                n_heads as i32,
                head_dim as i32,
                n_groups as i32,
                stage_w as i32,
                block as i32,
            )
            .map_err(|e| format!("dspark body attn[{s}]: {e:?}"))?;
        }
        dspark_wo_project(cfg, layer, state, gpu, s, block)?;
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            hc_attn_mix_batched(cfg, pbs, gpu, block)?;
        }
        {
            let pbs = state.dspark_pbs.as_ref().unwrap();
            mhc_pre_batched(cfg, layer, pbs, gpu, s, false, block)?;
            ffn_batched(
                cfg,
                layer,
                Mq2rBackend::Portable,
                pbs,
                gpu,
                s,
                false,
                block,
                &[],
            )?;
            hc_ffn_mix_batched(cfg, pbs, gpu, block)?;
        }
    }
    let _ = gpu.free_tensor(staged);

    // ── C.begin: HC-gate reduction → x_head_out[block, hidden] ───────────
    let last = &dspark.stages[n_stages - 1];
    let hc_head_fn = last
        .mtp_hc_head_fn
        .as_ref()
        .ok_or("dspark body: mtp_hc_head_fn missing on last stage")?;
    let hc_head_base = last
        .mtp_hc_head_base
        .as_ref()
        .ok_or("dspark body: mtp_hc_head_base missing on last stage")?;
    let hc_pre = gpu
        .alloc_tensor(&[hc_mult], DType::F32)
        .map_err(|e| format!("dspark body alloc head hc_pre: {e:?}"))?;
    {
        let pbs = state.dspark_pbs.as_ref().unwrap();
        let stream_len = hc_mult * hidden;
        let x_dim = hidden * hc_mult;
        for b in 0..block {
            let streams_b = pbs.streams_batch.sub_offset(b * stream_len, stream_len);
            gpu.hc_head_compute_pre(
                &streams_b,
                hc_head_fn,
                hc_head_base,
                &hc_pre,
                hc_mult as i32,
                x_dim as i32,
                last.mtp_hc_head_scale,
                cfg.rms_norm_eps,
                cfg.hc_eps,
            )
            .map_err(|e| format!("dspark body hc_head_compute_pre b{b}: {e:?}"))?;
            let x_head_b = x_head_out.sub_offset(b * hidden, hidden);
            gpu.hc_input_map_4stream(&hc_pre, &streams_b, &x_head_b, hidden as i32)
                .map_err(|e| format!("dspark body hc_input_map head b{b}: {e:?}"))?;
        }
    }
    let _ = gpu.free_tensor(hc_pre);

    Ok(())
}

/// Steps 6d–6e of the per-stage attention block (inverse RoPE + O-LoRA
/// projection), adapted for DSpark: reads `pbs.attn_out_raw_batch`, writes
/// `pbs.attn_out_batch`. Mirrors [`attention_block_batched_swa_only`] steps
/// 5–9 with the DSpark stage's `wo_a`/`wo_b`.
fn dspark_wo_project(
    cfg: &DeepseekV4Config,
    layer: &crate::deepseek4::DeepseekV4LayerWeights,
    state: &DeepseekV4State,
    gpu: &mut Gpu,
    stage: usize,
    block: usize,
) -> Result<(), String> {
    let pbs = state.dspark_pbs.as_ref().unwrap();
    let n_heads = cfg.num_attention_heads;
    let head_dim = cfg.head_dim;
    let n_groups = cfg.o_groups;
    let o_lora_rank = cfg.o_lora_rank;
    let groups_o_lora = n_groups * o_lora_rank;
    let per_group_in = (n_heads / n_groups) * head_dim;

    let wo_a = layer
        .wo_a
        .as_ref()
        .ok_or_else(|| format!("dspark stage {stage} wo_a missing"))?;
    let wo_b = layer
        .wo_b
        .as_ref()
        .ok_or_else(|| format!("dspark stage {stage} wo_b missing"))?;

    // 5. inverse tail RoPE on attn_out_raw (q-tail un-rotation).
    let (fb, fs, ef, af, cl, ch) = layer_rope_params(cfg, layer.compress_ratio);
    gpu.rope_tail_yarn_interleaved_batched(
        &pbs.attn_out_raw_batch,
        &pbs.attn_out_raw_batch,
        &pbs.positions,
        n_heads as i32,
        0,
        head_dim as i32,
        cfg.qk_rope_head_dim as i32,
        fb,
        fs,
        ef,
        af,
        cl,
        ch,
        /*inverse=*/ 1,
        block as i32,
    )
    .map_err(|e| format!("dspark inv rope[{stage}]: {e:?}"))?;

    // 6. FWHT rotate attn_out_raw → attn_out_raw_rot (MQ4 wo_a only).
    if weight_needs_fwht(wo_a) {
        gpu.rotate_x_mq_batched(
            &pbs.attn_out_raw_batch,
            &pbs.attn_out_raw_rot_batch,
            n_heads * head_dim,
            block,
        )
        .map_err(|e| format!("dspark rotate attn_out_raw[{stage}]: {e:?}"))?;
    }

    // 7. wo_a per-group batched (F32 / Q8_0 / MQ4).
    match wo_a.dtype {
        DType::F32 => gpu
            .wo_per_group_batched_f32(
                wo_a,
                &pbs.attn_out_raw_batch,
                &pbs.wo_a_out_batch,
                n_groups as i32,
                o_lora_rank as i32,
                per_group_in as i32,
                block as i32,
            )
            .map_err(|e| format!("dspark wo_a f32[{stage}]: {e:?}"))?,
        DType::Q8_0 => gpu
            .wo_per_group_batched_q8_0(
                wo_a,
                &pbs.attn_out_raw_batch,
                &pbs.wo_a_out_batch,
                n_groups as i32,
                o_lora_rank as i32,
                per_group_in as i32,
                block as i32,
            )
            .map_err(|e| format!("dspark wo_a q8[{stage}]: {e:?}"))?,
        DType::Raw | DType::MQ4G256 => gpu
            .wo_per_group_batched_hfq4g256(
                wo_a,
                &pbs.attn_out_raw_rot_batch,
                &pbs.wo_a_out_batch,
                n_groups as i32,
                o_lora_rank as i32,
                per_group_in as i32,
                block as i32,
            )
            .map_err(|e| format!("dspark wo_a hfq4g256[{stage}]: {e:?}"))?,
        // MQ2R-matched sidecars carry `mtp.*.attn.wo_a` as MFP4G32E8SOA (the
        // same tier the trunk uses), so the draft needs the trunk's own E8
        // grouped fallback. Without this arm the draft path refused the
        // artifact with "dspark wo_a[N]: unsupported dtype MFP4G32E8SOA".
        // Mirrors the trunk call site above (`DType::MFP4G32E8 |
        // MFP4G32E8SOA | MFP3G32E8` -> `wo_per_group_batched_e8_fallback`).
        DType::MFP4G32E8 | DType::MFP4G32E8SOA | DType::MFP3G32E8 => {
            wo_per_group_batched_e8_fallback(
                gpu,
                // The DSpark draft path uses the portable backend throughout
                // (see the sibling calls in this function and in
                // dspark_run_body_and_hc_gate), so stay consistent here.
                Mq2rBackend::Portable,
                wo_a,
                &pbs.attn_out_raw_rot_batch,
                &pbs.attn_out_raw_batch,
                &pbs.wo_a_out_batch,
                n_groups,
                o_lora_rank,
                per_group_in,
                block,
                Some(&pbs.wmma_x_scratch_f16),
            )
            .map_err(|e| format!("dspark wo_a e8[{stage}]: {e}"))?
        }
        other => return Err(format!("dspark wo_a[{stage}]: unsupported dtype {other:?}")),
    }

    // 8. FWHT rotate wo_a_out → wo_a_out_rot (MQ4 wo_b only).
    if weight_needs_fwht(wo_b) {
        gpu.rotate_x_mq_batched(
            &pbs.wo_a_out_batch,
            &pbs.wo_a_out_rot_batch,
            groups_o_lora,
            block,
        )
        .map_err(|e| format!("dspark rotate wo_a_out[{stage}]: {e:?}"))?;
    }

    // 9. wo_b GEMV → attn_out_batch.
    gemv_auto_batched_wmma(
        gpu,
        Mq2rBackend::Portable,
        wo_b,
        &pbs.wo_a_out_rot_batch,
        &pbs.wo_a_out_batch,
        &pbs.attn_out_batch,
        cfg.hidden_size,
        groups_o_lora,
        block,
        Some(&pbs.wmma_x_scratch_f16),
    )?;
    Ok(())
}

/// forward_head: head-HC (SIGMOID gate) → x_head[block, hidden]; lm_head
/// over rmsnorm(x_head, mtp_final_norm) → logits[block, vocab]; sequential
/// markov in-block sampling → block_size draft tokens; confidence head.
#[allow(clippy::too_many_arguments)]
fn dspark_forward_head(
    cfg: &DeepseekV4Config,
    dspark: &crate::deepseek4::DsparkWeights,
    last: &crate::deepseek4::DeepseekV4LayerWeights,
    state: &mut DeepseekV4State,
    gpu: &mut Gpu,
    head: &GpuTensor,
    output_norm: &GpuTensor,
    prev_token: u32,
    block: usize,
    vocab: usize,
    hidden: usize,
    hc_mult: usize,
) -> Result<DraftResult, String> {
    let markov_rank = dspark.cfg.markov_rank;

    let hc_head_fn = last
        .mtp_hc_head_fn
        .as_ref()
        .ok_or("dspark_forward_head: mtp_hc_head_fn missing")?;
    let hc_head_base = last
        .mtp_hc_head_base
        .as_ref()
        .ok_or("dspark_forward_head: mtp_hc_head_base missing")?;
    let mtp_final_norm = last
        .mtp_final_norm
        .as_ref()
        .ok_or("dspark_forward_head: mtp_final_norm missing")?;
    let markov_w1 = dspark
        .markov_w1
        .as_ref()
        .ok_or("dspark_forward_head: markov_w1 missing")?;
    let markov_w2 = dspark
        .markov_w2
        .as_ref()
        .ok_or("dspark_forward_head: markov_w2 missing")?;
    let confidence_proj = dspark
        .confidence_proj
        .as_ref()
        .ok_or("dspark_forward_head: confidence_proj missing")?;

    // x_head[block, hidden] — head-HC sigmoid-gate reduction per slot.
    let x_head = gpu
        .alloc_tensor(&[block, hidden], DType::F32)
        .map_err(|e| format!("dspark alloc x_head: {e:?}"))?;
    // Per-slot head-HC pre [hc_mult] scratch.
    let hc_pre = gpu
        .alloc_tensor(&[hc_mult], DType::F32)
        .map_err(|e| format!("dspark alloc head hc_pre: {e:?}"))?;
    let x_dim = hidden * hc_mult;
    {
        let pbs = state.dspark_pbs.as_ref().unwrap();
        let stream_len = hc_mult * hidden;
        for b in 0..block {
            let streams_b = pbs.streams_batch.sub_offset(b * stream_len, stream_len);
            // pre = sigmoid(mixes * scale + base) + eps  (NOT sinkhorn).
            gpu.hc_head_compute_pre(
                &streams_b,
                hc_head_fn,
                hc_head_base,
                &hc_pre,
                hc_mult as i32,
                x_dim as i32,
                last.mtp_hc_head_scale,
                cfg.rms_norm_eps,
                cfg.hc_eps,
            )
            .map_err(|e| format!("dspark hc_head_compute_pre b{b}: {e:?}"))?;
            // x_head[b] = sum_h pre[h] * streams[b, h, :].
            let x_head_b = x_head.sub_offset(b * hidden, hidden);
            gpu.hc_input_map_4stream(&hc_pre, &streams_b, &x_head_b, hidden as i32)
                .map_err(|e| format!("dspark hc_input_map head b{b}: {e:?}"))?;
        }
    }
    let _ = gpu.free_tensor(hc_pre);

    // x_head stays resident: the confidence head reads it ON GPU (per-slot
    // `proj · [x_head[i] ++ markov_embed[i]]` 1-row gemv in the markov loop),
    // so we never pay the [block, hidden] d2h. Neutral on UMA (gfx1151
    // VRAM==RAM) but removes a per-window PCIe d2h on discrete cards
    // (gfx1100/gfx1201) where it stalls the decode pipeline. Freed after loop.

    // logits[block, vocab] = lm_head(rmsnorm(x_head, mtp_final_norm)).
    let normed = gpu
        .alloc_tensor(&[block, hidden], DType::F32)
        .map_err(|e| format!("dspark alloc head normed: {e:?}"))?;
    gpu.rmsnorm_batched(
        &x_head,
        mtp_final_norm,
        &normed,
        block,
        hidden,
        cfg.rms_norm_eps,
    )
    .map_err(|e| format!("dspark final rmsnorm: {e:?}"))?;
    // output_norm is the trunk lm_head norm — applied after the per-stage
    // mtp_final_norm? Spec uses head(norm(x)) with the stage's mtp_final_norm.
    // We feed the stage-normed activation directly to the trunk lm_head.
    let _ = output_norm;
    let normed_rot = if weight_needs_fwht(head) {
        let r = gpu
            .alloc_tensor(&[block, hidden], DType::F32)
            .map_err(|e| format!("dspark alloc normed_rot: {e:?}"))?;
        gpu.rotate_x_mq_batched(&normed, &r, hidden, block)
            .map_err(|e| format!("dspark rotate head input: {e:?}"))?;
        Some(r)
    } else {
        None
    };
    let logits_dev = gpu
        .alloc_tensor(&[block, vocab], DType::F32)
        .map_err(|e| format!("dspark alloc logits: {e:?}"))?;
    let x_f16 = gpu
        .alloc_tensor(&[block * hidden], DType::F16)
        .map_err(|e| format!("dspark alloc head x_f16: {e:?}"))?;
    gemv_auto_batched_wmma(
        gpu,
        Mq2rBackend::Portable,
        head,
        normed_rot.as_ref().unwrap_or(&normed),
        &normed,
        &logits_dev,
        vocab,
        hidden,
        block,
        Some(&x_f16),
    )?;
    if let Some(r) = normed_rot {
        let _ = gpu.free_tensor(r);
    }
    let _ = gpu.free_tensor(x_f16);
    let _ = gpu.free_tensor(normed);
    // x_head freed after the confidence head (below) — the markov loop's
    // per-slot confidence gemv reads x_head[i] on GPU.
    // `logits_dev` stays resident: the markov loop adds each slot's bias and
    // argmaxes ON-GPU (no per-slot 517 KB / upfront 2.5 MB full-vocab d2h).
    // Freed after the loop. The draft logits themselves are never consumed
    // downstream (verify re-runs the trunk head), so we never materialize them
    // on the host.

    // ── Sequential markov in-block sampling (greedy) ────────────────────
    // out_ids[0] = prev_token; out_ids[i+1] = argmax(logits[i] + markov_bias).
    // markov_bias = markov_w2 @ markov_w1_lookup(out_ids[i]). markov_embed[i]
    // (the [markov_rank] lookup) is also collected for the confidence head.
    let mut out_ids = vec![prev_token; block + 1];
    // Confidence head buffers (computed ON GPU per slot inside the loop):
    // `conf_batch[block]` holds the per-slot confidence logit; `concat_dev`
    // stages `[x_head[i] ++ markov_embed[i]]` for the 1-row `confidence_proj`
    // gemv. Downloaded once after the loop (block floats), so neither x_head
    // nor the per-slot markov embed crosses to the host.
    let proj_in = hidden + markov_rank;
    let conf_batch = gpu
        .alloc_tensor(&[block], DType::F32)
        .map_err(|e| format!("dspark alloc conf_batch: {e:?}"))?;
    let concat_dev = gpu
        .alloc_tensor(&[proj_in], DType::F32)
        .map_err(|e| format!("dspark alloc conf concat: {e:?}"))?;
    // Reusable device scratch for the markov head.
    let emb_dev = gpu
        .alloc_tensor(&[markov_rank], DType::F32)
        .map_err(|e| format!("dspark alloc markov emb: {e:?}"))?;
    let bias_dev = gpu
        .alloc_tensor(&[vocab], DType::F32)
        .map_err(|e| format!("dspark alloc markov bias: {e:?}"))?;
    let emb_rot = if weight_needs_fwht(markov_w2) {
        Some(
            gpu.alloc_tensor(&[markov_rank], DType::F32)
                .map_err(|e| format!("dspark alloc markov emb rot: {e:?}"))?,
        )
    } else {
        None
    };
    for i in 0..block {
        // markov_w1 lookup of out_ids[i] → emb_dev [markov_rank] (unrotated).
        dspark_embed_one(gpu, markov_w1, &emb_dev, out_ids[i], markov_rank)?;
        // Confidence slot i ON GPU: stage [x_head[i] ++ markov_embed[i]] then a
        // 1-row `confidence_proj` gemv → conf_batch[i]. Uses the UNROTATED
        // emb_dev (matches the reference, which dotted the raw markov embed).
        {
            let xh_i = x_head.sub_offset(i * hidden, hidden);
            let c_hidden = concat_dev.sub_offset(0, hidden);
            let c_markov = concat_dev.sub_offset(hidden, markov_rank);
            gpu.memcpy_dtod_auto(&c_hidden.buf, &xh_i.buf, hidden * 4)
                .map_err(|e| format!("dspark conf stage x_head {i}: {e:?}"))?;
            gpu.memcpy_dtod_auto(&c_markov.buf, &emb_dev.buf, markov_rank * 4)
                .map_err(|e| format!("dspark conf stage emb {i}: {e:?}"))?;
            let conf_i = conf_batch.sub_offset(i, 1);
            gemv_auto(
                gpu,
                Mq2rBackend::Portable,
                confidence_proj,
                &concat_dev,
                &concat_dev,
                &conf_i,
                1,
                proj_in,
            )?;
        }
        // bias = markov_w2 @ emb  ([vocab, markov_rank] · [markov_rank]).
        let x_for_w2 = if let Some(r) = emb_rot.as_ref() {
            gpu.rotate_x_mq(&emb_dev, r, markov_rank)
                .map_err(|e| format!("dspark rotate markov emb {i}: {e:?}"))?;
            r
        } else {
            &emb_dev
        };
        gemv_auto(
            gpu,
            Mq2rBackend::Portable,
            markov_w2,
            x_for_w2,
            &emb_dev,
            &bias_dev,
            vocab,
            markov_rank,
        )?;
        // logits[i] += bias, then argmax — both ON-GPU. The sequential
        // dependency (out_ids[i] → emb → bias → argmax → out_ids[i+1]) forces
        // per-slot argmax, but only the 4-byte token id crosses to the host
        // (argmax_f32 reduces on-GPU), not a 517 KB bias vector.
        let row = logits_dev.sub_offset(i * vocab, vocab);
        gpu.add_inplace_f32(&row, &bias_dev)
            .map_err(|e| format!("dspark markov bias add {i}: {e:?}"))?;
        out_ids[i + 1] = gpu
            .argmax_f32(&row, vocab)
            .map_err(|e| format!("dspark markov argmax {i}: {e:?}"))?;
    }
    let _ = gpu.free_tensor(emb_dev);
    let _ = gpu.free_tensor(bias_dev);
    let _ = gpu.free_tensor(logits_dev);
    if let Some(r) = emb_rot {
        let _ = gpu.free_tensor(r);
    }

    // ── Confidence head: computed ON GPU per slot in the markov loop above
    //    (`confidence_proj · [x_head[i] ++ markov_embed[i]]`). Download only the
    //    `block` confidence logits — no x_head / per-slot-embed / proj-weight
    //    d2h. ───────────────────────────────────────────────────────────────
    let mut confidence = vec![0.0f32; block];
    {
        let bytes: &mut [u8] = unsafe {
            std::slice::from_raw_parts_mut(confidence.as_mut_ptr() as *mut u8, block * 4)
        };
        gpu.hip
            .memcpy_dtoh(bytes, &conf_batch.buf)
            .map_err(|e| format!("dspark d2h confidence: {e:?}"))?;
    }
    let _ = gpu.free_tensor(conf_batch);
    let _ = gpu.free_tensor(concat_dev);
    let _ = gpu.free_tensor(x_head);

    Ok(DraftResult {
        // Draft logits are not materialized on the host: argmax happens on-GPU
        // and nothing downstream consumes them (verify re-runs the trunk head).
        tokens: out_ids[1..=block].to_vec(),
        logits: Vec::new(),
        confidence,
    })
}

/// Download a `[rows, cols]` weight as F32, dispatching on dtype. Used for
/// the tiny confidence-head projection where a CPU dot-product is simplest.
/// Supports F32 / F16 (Q8_0 / MQ4 confidence projections are not expected —
/// the head ships F16/F32 — and error out clearly if encountered).
fn dspark_download_weight_f32(
    gpu: &Gpu,
    w: &GpuTensor,
    rows: usize,
    cols: usize,
) -> Result<Vec<f32>, String> {
    match w.dtype {
        DType::F32 => gpu
            .download_f32(w)
            .map_err(|e| format!("dspark d2h weight f32: {e:?}")),
        DType::F16 => {
            let n = rows * cols;
            let mut bytes = vec![0u8; n * 2];
            gpu.hip
                .memcpy_dtoh(&mut bytes, &w.buf)
                .map_err(|e| format!("dspark d2h weight f16: {e:?}"))?;
            Ok((0..n)
                .map(|i| {
                    hipfire_runtime::llama::f16_to_f32(u16::from_le_bytes([
                        bytes[i * 2],
                        bytes[i * 2 + 1],
                    ]))
                })
                .collect())
        }
        DType::Q8_0 => {
            // Q8_0: 34-byte blocks (f16 scale + 32 int8) over rows*cols values.
            // The deepseek4-q8-mtp quant routes confidence_proj/markov to Q8F16
            // (= DType::Q8_0 on device), so handle it here rather than forcing a
            // re-quant. proj is tiny ([1, 4352]) → CPU dequant is cheap.
            let n = rows * cols;
            let nblocks = n.div_ceil(32);
            let mut bytes = vec![0u8; nblocks * 34];
            gpu.hip
                .memcpy_dtoh(&mut bytes, &w.buf)
                .map_err(|e| format!("dspark d2h weight q8_0: {e:?}"))?;
            Ok(hipfire_runtime::llama::dequantize_q8_0(&bytes, n))
        }
        other => Err(format!(
            "dspark confidence_proj: unsupported dtype {other:?} (expected F16/F32/Q8_0)"
        )),
    }
}

/// One GPU-vs-CPU numeric parity check for a DSpark novel-head kernel.
#[derive(Debug, Clone)]
pub struct DsparkParityCheck {
    pub name: &'static str,
    pub n: usize,
    pub max_abs_diff: f32,
    /// `max_abs_diff` relative to the largest CPU-reference magnitude.
    pub rel_max_abs: f32,
    pub cosine: f32,
    pub pass: bool,
}

/// Result of [`dspark_head_parity`] — one entry per novel-head kernel checked.
#[derive(Debug, Clone)]
pub struct DsparkParityReport {
    pub checks: Vec<DsparkParityCheck>,
}

impl DsparkParityReport {
    pub fn all_pass(&self) -> bool {
        self.checks.iter().all(|c| c.pass)
    }
}

/// Cosine + relative-max-abs between a GPU output and its CPU reference. A
/// transpose/layout bug collapses cosine toward 0; Q8 dequant + FMA-order
/// differences leave cosine ≈ 1 with a small relative error — so the pass gate
/// (cosine ≥ 0.9999 AND rel_max_abs ≤ 0.02) separates the two cleanly.
fn dspark_parity_stats(name: &'static str, gpu_v: &[f32], cpu_v: &[f32]) -> DsparkParityCheck {
    let n = gpu_v.len().min(cpu_v.len());
    let mut max_abs = 0.0f32;
    let mut max_cpu = 0.0f32;
    let (mut dot, mut ng, mut nc) = (0.0f64, 0.0f64, 0.0f64);
    for i in 0..n {
        let (g, c) = (gpu_v[i], cpu_v[i]);
        max_abs = max_abs.max((g - c).abs());
        max_cpu = max_cpu.max(c.abs());
        dot += g as f64 * c as f64;
        ng += g as f64 * g as f64;
        nc += c as f64 * c as f64;
    }
    let cosine = if ng > 0.0 && nc > 0.0 {
        (dot / (ng.sqrt() * nc.sqrt())) as f32
    } else {
        0.0
    };
    let rel_max_abs = if max_cpu > 0.0 {
        max_abs / max_cpu
    } else {
        max_abs
    };
    let pass = cosine >= 0.9999 && rel_max_abs <= 0.02;
    DsparkParityCheck {
        name,
        n,
        max_abs_diff: max_abs,
        rel_max_abs,
        cosine,
        pass,
    }
}

/// GPU-vs-CPU numeric parity for the DSpark **novel** head kernels — the code
/// with NO trunk reuse: `main_proj`+`main_norm` (the target-hidden ingestion)
/// and the Markov head (`markov_w1` embed + `markov_w2` bias). Each check runs
/// the EXACT production GPU primitive `dspark_forward` uses on a fixed synthetic
/// input, against an independent CPU reference derived from `inference/model.py`
/// using the real quantized weights, and compares cosine + relative max-abs.
///
/// This is the runnable slice of the plan's mandated "numeric-parity spike".
/// The full fp8 `model.py` reference cannot run on an RDNA box (fp8 kernels +
/// the 167 GB trunk), so we validate the novel LINEAR heads — where a layout /
/// transpose / dequant bug would silently sink draft acceptance and masquerade
/// as "DSpark is just slow" rather than "the port is wrong". Coverage boundary:
///   - main_proj gemv, main_norm RMS, markov embed, markov bias gemv → HERE.
///   - MLA / MoE / HC kernels → reused from the trunk, covered by its gates.
///   - bidirectional KV staging.
///   - hc_head sigmoid gate, confidence dot → host/coherence-covered (the
///     confidence dot already IS a CPU computation; no GPU kernel to diff).
pub fn dspark_head_parity(
    cfg: &DeepseekV4Config,
    dspark: &crate::deepseek4::DsparkWeights,
    gpu: &mut Gpu,
) -> Result<DsparkParityReport, String> {
    let hidden = cfg.hidden_size;
    let three_h = 3 * hidden;
    let rank = dspark.cfg.markov_rank;
    let vocab = cfg.vocab_size;
    let mut checks = Vec::new();

    let main_proj = dspark
        .main_proj
        .as_ref()
        .ok_or("parity: main_proj missing")?;
    let main_norm = dspark
        .main_norm
        .as_ref()
        .ok_or("parity: main_norm missing")?;
    let markov_w1 = dspark
        .markov_w1
        .as_ref()
        .ok_or("parity: markov_w1 missing")?;
    let markov_w2 = dspark
        .markov_w2
        .as_ref()
        .ok_or("parity: markov_w2 missing")?;

    let upload = |gpu: &mut Gpu, v: &[f32]| -> Result<GpuTensor, String> {
        let t = gpu
            .alloc_tensor(&[v.len()], DType::F32)
            .map_err(|e| format!("parity alloc: {e:?}"))?;
        let bytes: &[u8] = unsafe {
            std::slice::from_raw_parts(v.as_ptr() as *const u8, std::mem::size_of_val(v))
        };
        gpu.memcpy_htod_auto(&t.buf, bytes)
            .map_err(|e| format!("parity htod: {e:?}"))?;
        Ok(t)
    };

    // ── 1+2. main_proj gemv (pre-norm) + main_norm → main_x ─────────────────
    // Deterministic synthetic main_hidden[3*hidden]; no RNG (reproducible).
    let mh: Vec<f32> = (0..three_h)
        .map(|i| ((i as f32) * 0.013).sin() * 0.5)
        .collect();
    let mh_dev = upload(gpu, &mh)?;
    let pre_dev = gpu
        .alloc_tensor(&[hidden], DType::F32)
        .map_err(|e| format!("parity alloc pre: {e:?}"))?;
    if weight_needs_fwht(main_proj) {
        let rot = gpu
            .alloc_tensor(&[three_h], DType::F32)
            .map_err(|e| format!("parity alloc rot: {e:?}"))?;
        gpu.rotate_x_mq(&mh_dev, &rot, three_h)
            .map_err(|e| format!("parity rotate mh: {e:?}"))?;
        gemv_auto(
            gpu,
            Mq2rBackend::Portable,
            main_proj,
            &rot,
            &mh_dev,
            &pre_dev,
            hidden,
            three_h,
        )?;
        let _ = gpu.free_tensor(rot);
    } else {
        gemv_auto(
            gpu,
            Mq2rBackend::Portable,
            main_proj,
            &mh_dev,
            &mh_dev,
            &pre_dev,
            hidden,
            three_h,
        )?;
    }
    let pre_gpu = gpu
        .download_f32(&pre_dev)
        .map_err(|e| format!("parity d2h pre: {e:?}"))?;
    // CPU reference: dequant main_proj [hidden, 3h] row-major, matmul.
    let wproj = dspark_download_weight_f32(gpu, main_proj, hidden, three_h)?;
    let pre_cpu: Vec<f32> = (0..hidden)
        .map(|o| {
            let base = o * three_h;
            (0..three_h).map(|i| wproj[base + i] * mh[i]).sum()
        })
        .collect();
    checks.push(dspark_parity_stats(
        "main_proj gemv (pre-norm)",
        &pre_gpu,
        &pre_cpu,
    ));

    // main_norm: RMS in place on the GPU pre-norm vector (out = x*w*rsqrt(mean(x²)+eps)).
    let x_dev = upload(gpu, &pre_gpu)?;
    gpu.rmsnorm_f32(&x_dev, main_norm, &x_dev, cfg.rms_norm_eps)
        .map_err(|e| format!("parity rmsnorm: {e:?}"))?;
    let x_gpu = gpu
        .download_f32(&x_dev)
        .map_err(|e| format!("parity d2h main_x: {e:?}"))?;
    let g = dspark_download_weight_f32(gpu, main_norm, 1, hidden)?;
    let ms = pre_cpu.iter().map(|v| v * v).sum::<f32>() / hidden as f32;
    let inv = 1.0 / (ms + cfg.rms_norm_eps).sqrt();
    let x_cpu: Vec<f32> = (0..hidden).map(|o| pre_cpu[o] * inv * g[o]).collect();
    checks.push(dspark_parity_stats(
        "main_norm(main_proj) = main_x",
        &x_gpu,
        &x_cpu,
    ));

    // ── 3. markov_w1 embedding lookup (row tok) ─────────────────────────────
    let tok = (vocab / 3) as u32;
    let emb_dev = gpu
        .alloc_tensor(&[rank], DType::F32)
        .map_err(|e| format!("parity alloc emb: {e:?}"))?;
    dspark_embed_one(gpu, markov_w1, &emb_dev, tok, rank)?;
    let emb_gpu = gpu
        .download_f32(&emb_dev)
        .map_err(|e| format!("parity d2h emb: {e:?}"))?;
    let w1 = dspark_download_weight_f32(gpu, markov_w1, vocab, rank)?;
    let emb_cpu = w1[(tok as usize) * rank..(tok as usize + 1) * rank].to_vec();
    checks.push(dspark_parity_stats(
        "markov_w1 embed lookup",
        &emb_gpu,
        &emb_cpu,
    ));

    // ── 4. markov_w2 bias = markov_w2 @ emb ─────────────────────────────────
    let bias_dev = gpu
        .alloc_tensor(&[vocab], DType::F32)
        .map_err(|e| format!("parity alloc bias: {e:?}"))?;
    if weight_needs_fwht(markov_w2) {
        let rot = gpu
            .alloc_tensor(&[rank], DType::F32)
            .map_err(|e| format!("parity alloc emb rot: {e:?}"))?;
        gpu.rotate_x_mq(&emb_dev, &rot, rank)
            .map_err(|e| format!("parity rotate emb: {e:?}"))?;
        gemv_auto(
            gpu,
            Mq2rBackend::Portable,
            markov_w2,
            &rot,
            &emb_dev,
            &bias_dev,
            vocab,
            rank,
        )?;
        let _ = gpu.free_tensor(rot);
    } else {
        gemv_auto(
            gpu,
            Mq2rBackend::Portable,
            markov_w2,
            &emb_dev,
            &emb_dev,
            &bias_dev,
            vocab,
            rank,
        )?;
    }
    let bias_gpu = gpu
        .download_f32(&bias_dev)
        .map_err(|e| format!("parity d2h bias: {e:?}"))?;
    let w2 = dspark_download_weight_f32(gpu, markov_w2, vocab, rank)?;
    // Feed the GPU emb to the CPU reference so this isolates the w2 layout.
    let bias_cpu: Vec<f32> = (0..vocab)
        .map(|v| {
            let base = v * rank;
            (0..rank).map(|r| w2[base + r] * emb_gpu[r]).sum()
        })
        .collect();
    checks.push(dspark_parity_stats(
        "markov_w2 bias gemv",
        &bias_gpu,
        &bias_cpu,
    ));

    let _ = gpu.free_tensor(mh_dev);
    let _ = gpu.free_tensor(pre_dev);
    let _ = gpu.free_tensor(x_dev);
    let _ = gpu.free_tensor(emb_dev);
    let _ = gpu.free_tensor(bias_dev);

    Ok(DsparkParityReport { checks })
}

/// CPU reference implementation of bias-aware top-k: picks the `k` highest
/// `scores[i] + bias[i]` entries, then weights them by their UNBIASED
/// scores (per DeepSeek V4 router semantics — bias only steers selection).
/// Production routing goes through the GPU kernel
/// `deepseek4_moe_topk_bias_aware_f32`; this is kept as a tested reference.
#[cfg(test)]
fn bias_aware_topk_weights(scores: &[f32], bias: &[f32], k: usize) -> Option<(Vec<u32>, Vec<f32>)> {
    let n = scores.len();
    if k == 0 || n == 0 {
        return None;
    }
    let mut biased: Vec<f32> = (0..n)
        .map(|i| scores[i] + bias.get(i).copied().unwrap_or(0.0))
        .collect();
    let k = k.min(n);
    let mut indices: Vec<u32> = Vec::with_capacity(k);
    for _ in 0..k {
        let (best_i, _) = biased
            .iter()
            .enumerate()
            .max_by(|a, b| a.1.partial_cmp(b.1).unwrap_or(std::cmp::Ordering::Equal))
            .unwrap();
        indices.push(best_i as u32);
        biased[best_i] = f32::NEG_INFINITY;
    }
    let mut wts: Vec<f32> = indices.iter().map(|&i| scores[i as usize]).collect();
    let w_sum: f32 = wts.iter().sum();
    if w_sum <= 0.0 {
        return None;
    }
    for w in wts.iter_mut() {
        *w /= w_sum;
    }
    Some((indices, wts))
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn dense_activation_dump_writes_collector_contract_and_fails_closed() {
        let unique = format!(
            "hipfire-ds4-dense-acts-{}-{}",
            std::process::id(),
            std::time::SystemTime::now()
                .duration_since(std::time::UNIX_EPOCH)
                .unwrap()
                .as_nanos()
        );
        let out_dir = std::env::temp_dir().join(unique);
        let tensor_name = "layers.0.attn.wq_b.weight";
        let path = out_dir.join(format!("{tensor_name}.acts"));
        let mut dump = DenseActivationDump::new(out_dir.clone()).unwrap();

        dump.record(tensor_name, 4, &[1.0, 2.0, 3.0, 4.0]).unwrap();
        dump.record(tensor_name, 4, &[5.0, 6.0, 7.0, 8.0]).unwrap();
        assert!(dump
            .record("layers.0.attn.wo_b.weight", 3, &[1.0, 2.0])
            .unwrap_err()
            .contains("not whole"));
        assert_eq!(dump.finish().unwrap(), (1, 2));
        assert!(dump.record(tensor_name, 4, &[0.0; 4]).is_err());

        let bytes = std::fs::read(&path).unwrap();
        assert_eq!(bytes.len(), 8 + 2 * 4 * std::mem::size_of::<f32>());
        assert_eq!(u32::from_le_bytes(bytes[0..4].try_into().unwrap()), 2);
        assert_eq!(u32::from_le_bytes(bytes[4..8].try_into().unwrap()), 4);
        let values: Vec<f32> = bytes[8..]
            .chunks_exact(4)
            .map(|chunk| f32::from_le_bytes(chunk.try_into().unwrap()))
            .collect();
        assert_eq!(values, vec![1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0]);

        std::fs::remove_file(path).unwrap();
        std::fs::remove_dir(out_dir).unwrap();
    }

    #[test]
    fn mq2r_pins_the_accepted_gfx1151_switches() {
        let arch = "gfx1151";
        assert!(config_cache::e8_wo_grouped_on(arch, true));
        assert!(config_cache::e8_u4_on(arch, true));
        assert!(config_cache::e8_prefill_b2_on(arch, true));
        assert!(config_cache::e8_prefill_b4_on(arch, true));
        assert!(!config_cache::ffn_overlap_on(arch, true));
        assert!(config_cache::hc_pingpong_on(arch, true));
        assert!(config_cache::hc_finalize_fused_on(arch, true));
        assert!(config_cache::hc_control_finalize_fused_on(arch, true));
        assert!(!config_cache::retained_embedding_on(arch, true));
        assert!(!config_cache::hc_control_rsqrt_once_on(arch, true));
        assert!(!config_cache::hc_finalize_input_map_on(arch, true));
        assert!(!config_cache::qnorm_rotate_fused_on(arch, true));
        assert!(!config_cache::redline_ffn_split_on(arch, true));
        // G1 is gfx1151's own certified two-stage route and defaults ON for
        // every DeepSeek4 weight tier; indexer state is format-independent.
        assert!(config_cache::gfx1151_indexer_topk_two_stage_on(arch));
        // gfx942 A2 levers must not bleed into gfx1151.
        assert!(!config_cache::gfx942_compressor_gate_on(arch, true));
        assert!(!config_cache::gfx942_indexer_topk_bounded_on(arch, true));
        assert!(!config_cache::gfx942_indexer_topk_two_stage_on(arch, true));
        assert!(!config_cache::gfx942_e8_wo_grouped_on(arch, true));
        assert!(!config_cache::gfx942_hc_finalize_fused_on(arch, true));
        assert!(!config_cache::gfx942_indexer_topk_parallel_on(arch, true));
        assert!(!config_cache::gfx942_ffn_overlap_on(false));
    }

    #[test]
    fn mq2r_pins_only_the_admitted_gfx1201_hc_fusions() {
        assert!(config_cache::hc_finalize_fused_on("gfx1201", true));
        assert!(!config_cache::hc_finalize_fused_on("gfx1201", false));
        assert!(config_cache::hc_control_finalize_fused_on("gfx1201", true));
        assert!(!config_cache::hc_control_finalize_fused_on(
            "gfx1201", false
        ));
        assert!(!config_cache::hc_finalize_fused_on("gfx1100", true));
        assert!(!config_cache::hc_finalize_fused_on("gfx942", true));
        assert!(config_cache::gfx1201_e8_wo_grouped_on("gfx1201", true));
        assert!(!config_cache::gfx1201_e8_wo_grouped_on("gfx1201", false));
        assert!(!config_cache::gfx1201_e8_wo_grouped_on("gfx1151", true));
        assert!(!config_cache::gfx1201_e8_wo_grouped_on("gfx942", true));
        assert!(config_cache::gfx1201_rmsnorm_rotate_nox_on("gfx1201", true));
        assert!(!config_cache::gfx1201_rmsnorm_rotate_nox_on(
            "gfx1201", false
        ));
        assert!(!config_cache::gfx1201_rmsnorm_rotate_nox_on(
            "gfx1151", true
        ));
        assert!(!config_cache::gfx1201_rmsnorm_rotate_nox_on(
            "gfx1100", true
        ));
    }

    #[test]
    fn gfx1201_e8_prefill_tiles_follow_measured_tp_shapes() {
        // TP3 wq_b: 24/24/16 local heads.
        assert_eq!(gfx1201_e8_prefill_batch_rows(12288, 1024, true), 8);
        assert_eq!(gfx1201_e8_prefill_batch_rows(8192, 1024, true), 8);
        // TP3 wo_b and shared-down retain 4,096 output rows.
        assert_eq!(gfx1201_e8_prefill_batch_rows(4096, 1024, true), 8);
        // TP3 shared-up is 768/768/512 rows; replicated wq_a is 1,024.
        assert_eq!(gfx1201_e8_prefill_batch_rows(1024, 1024, true), 4);
        assert_eq!(gfx1201_e8_prefill_batch_rows(768, 1024, true), 4);
        assert_eq!(gfx1201_e8_prefill_batch_rows(512, 1024, true), 2);

        // Unmeasured tails and the rollback path retain the promoted schedule.
        assert_eq!(gfx1201_e8_prefill_batch_rows(12288, 512, true), 4);
        assert_eq!(gfx1201_e8_prefill_batch_rows(4096, 1024, false), 2);
        assert_eq!(gfx1201_e8_prefill_batch_rows(768, 1024, false), 1);
    }

    #[test]
    fn wave32_two_stage_starts_after_the_short_bucket() {
        assert!(!two_stage_topk_capacity_eligible(
            "gfx1151",
            crate::deepseek4::INITIAL_COMPRESSED_ROWS,
        ));
        assert!(two_stage_topk_capacity_eligible(
            "gfx1151",
            crate::deepseek4::INITIAL_COMPRESSED_ROWS * 2,
        ));
        // gfx942 keeps its independently promoted capacity threshold.
        assert!(two_stage_topk_capacity_eligible("gfx942", 2_048));
        assert!(!two_stage_topk_capacity_eligible("gfx942", 512));
        assert!(!two_stage_topk_capacity_eligible(
            "gfx1201",
            crate::deepseek4::INITIAL_COMPRESSED_ROWS
        ));
        assert!(two_stage_topk_capacity_eligible(
            "gfx1201",
            crate::deepseek4::INITIAL_COMPRESSED_ROWS * 2
        ));
    }

    #[test]
    fn route_scale_never_uses_the_checkpoint_value_on_this_path() {
        // The checkpoint declares 1.5 and every DS4 artifact does, but 1.5 is
        // measurably bad on this crate's MoE path: 16.31 PPL at ctx2048 against
        // 10.81 at 2.0, a 51% penalty. 672373ce1 moved the default to the
        // checkpoint on provenance grounds and silently regressed every
        // non-mq2r artifact from 2.2 to 1.5. This is the guard against that
        // happening a third time.
        for cfg_scale in [1.5f32, 1.8, 3.0] {
            assert_ne!(
                config_cache::resolve_route_scale(cfg_scale, None, false),
                cfg_scale,
                "the checkpoint value must not reach the routed branch unmodified"
            );
        }
        // An explicit override always wins, so the compensation stays escapable.
        assert_eq!(
            config_cache::resolve_route_scale(1.5, Some(2.2), false),
            2.2,
            "explicit HIPFIRE_DEEPSEEK4_ROUTE_SCALE override must win"
        );
        assert_eq!(
            config_cache::resolve_route_scale(1.5, Some(1.0), true),
            1.0,
            "override must win over the mq2r default too"
        );
    }

    #[test]
    fn route_scale_per_build_defaults_mq2r_1_8_others_2_2() {
        // The 0731 `.mq2r` sweep at ctx2048 (wikitext2 md5 83b0205a…, fresh
        // process per run, effective_route_scale logged) puts the minimum at
        // 1.8: 16.306 / 10.688 / 10.810 / 11.174 / 11.408 across
        // 1.5 / 1.8 / 2.0 / 2.2 / 2.4. An older ctx256 sweep said 2.0, but a
        // second ctx256 table from the same period contradicts it, so the clean
        // long-context measurement wins.
        assert_eq!(
            config_cache::resolve_route_scale(1.5, None, true),
            1.8,
            "the .mq2r build must ship at its measured ctx2048 optimum"
        );
        // MQ2-Lloyd and every other DS4 artifact get the value the arch was
        // calibrated at in b263fb3cc and served on for two months. 672373ce1
        // dropped them to the checkpoint's 1.5, which is a ~51% PPL regression;
        // this asserts they are back.
        assert_eq!(
            config_cache::resolve_route_scale(1.5, None, false),
            2.2,
            "non-mq2r DS4 must use the calibrated 2.2, not the checkpoint 1.5"
        );
        // Both defaults sit well above the header value. That is the point:
        // the reference applies 1.5 and scores PPL 4.693, so 1.5 is right for
        // the model and wrong for this crate's MoE routed branch. Both builds
        // needing >1.5 makes it systematic, not per-artifact.
        for mq2r in [true, false] {
            assert!(
                config_cache::resolve_route_scale(1.5, None, mq2r) > 1.5,
                "routed branch is systematically weak here; compensation must not vanish"
            );
        }
    }

    #[test]
    fn gfx942_a2_lever_defaults_are_arch_gated() {
        // L3 and F1 are certified defaults for exact gfx942 route v1; L1 is
        // still an opt-in experiment.
        assert!(!config_cache::gfx942_compressor_gate_on("gfx942", true));
        assert!(config_cache::gfx942_indexer_topk_bounded_on("gfx942", true));
        assert!(config_cache::gfx942_indexer_topk_two_stage_on(
            "gfx942", true
        ));
        assert!(config_cache::gfx942_e8_wo_grouped_on("gfx942", true));
        assert!(!config_cache::gfx942_hc_finalize_fused_on("gfx942", true));
        assert!(config_cache::gfx942_indexer_topk_parallel_on(
            "gfx942", true
        ));
        // Fail closed on non-mq2r and non-gfx942.
        assert!(!config_cache::gfx942_compressor_gate_on("gfx942", false));
        assert!(!config_cache::gfx942_indexer_topk_bounded_on(
            "gfx942", false
        ));
        assert!(!config_cache::gfx942_indexer_topk_two_stage_on(
            "gfx942", false
        ));
        assert!(!config_cache::gfx942_e8_wo_grouped_on("gfx942", false));
        assert!(!config_cache::gfx942_hc_finalize_fused_on("gfx942", false));
        assert!(!config_cache::gfx942_indexer_topk_parallel_on(
            "gfx942", false
        ));
        assert!(!config_cache::gfx942_ffn_overlap_on(false));
        assert!(!config_cache::gfx942_compressor_gate_on("gfx1100", true));
        assert!(!config_cache::gfx942_indexer_topk_bounded_on(
            "gfx1100", true
        ));
        assert!(!config_cache::gfx942_indexer_topk_two_stage_on(
            "gfx1100", true
        ));
        assert!(!config_cache::gfx942_e8_wo_grouped_on("gfx1201", true));
        assert!(!config_cache::gfx942_hc_finalize_fused_on("gfx1201", true));
        assert!(!config_cache::gfx942_indexer_topk_parallel_on(
            "gfx1201", true
        ));
        assert!(!config_cache::gfx942_indexer_topk_bounded_on(
            "gfx1201", true
        ));
        assert!(!config_cache::gfx942_indexer_topk_two_stage_on(
            "gfx1201", true
        ));
        assert!(!config_cache::gfx942_compressor_gate_on("gfx1151", true));
        assert!(!config_cache::gfx942_indexer_topk_bounded_on(
            "gfx1151", true
        ));
        assert!(!config_cache::gfx942_indexer_topk_two_stage_on(
            "gfx1151", true
        ));
        assert!(!config_cache::gfx942_indexer_topk_parallel_on(
            "gfx1151", true
        ));
        // gfx1151 grouped flag stays gfx1151-only.
        assert!(!config_cache::e8_wo_grouped_on("gfx942", true));
        // G1 is the gfx1151 twin of F3 and must not bleed into gfx942 or any
        // other arch. Unlike the gfx942 native backend, its inputs are
        // format-independent DS4 F32 indexer state, so MQ2-Lloyd and MQ2R use
        // the same exact-device route.
        assert!(!config_cache::gfx1151_indexer_topk_two_stage_on("gfx942"));
        assert!(!config_cache::gfx1151_indexer_topk_two_stage_on("gfx1100"));
        assert!(!config_cache::gfx1151_indexer_topk_two_stage_on("gfx1201"));
        assert!(config_cache::gfx1151_indexer_topk_two_stage_on("gfx1151"));
        // The heterogeneous dense device gets an independently admitted
        // exact-gfx1100 code object.  It must not widen either G1 or F3.
        assert!(config_cache::gfx1100_indexer_topk_two_stage_on("gfx1100"));
        assert!(!config_cache::gfx1100_indexer_topk_two_stage_on("gfx942"));
        assert!(!config_cache::gfx1100_indexer_topk_two_stage_on("gfx1151"));
        assert!(!config_cache::gfx1100_indexer_topk_two_stage_on("gfx1201"));
        assert!(config_cache::gfx1201_indexer_topk_two_stage_on("gfx1201"));
        assert!(!config_cache::gfx1201_indexer_topk_two_stage_on("gfx942"));
        assert!(!config_cache::gfx1201_indexer_topk_two_stage_on("gfx1151"));
        assert!(!config_cache::gfx1201_indexer_topk_two_stage_on("gfx1100"));
    }

    #[test]
    fn bias_aware_topk_picks_biased_indices() {
        // Bias steers selection. scores=[1,1,1,1,1,1], bias=[0,0,0,3,2,0]
        // → biased=[1,1,1,4,3,1] → top-2 = [3, 4].
        let scores = vec![1.0, 1.0, 1.0, 1.0, 1.0, 1.0];
        let bias = vec![0.0, 0.0, 0.0, 3.0, 2.0, 0.0];
        let (idx, wts) = bias_aware_topk_weights(&scores, &bias, 2).unwrap();
        assert_eq!(idx, vec![3, 4]);
        // Weights come from UNBIASED scores (both 1.0), normalized.
        assert!((wts[0] - 0.5).abs() < 1e-6);
        assert!((wts[1] - 0.5).abs() < 1e-6);
    }

    #[test]
    fn bias_aware_topk_weights_use_unbiased_scores() {
        // scores=[5, 1, 1], bias=[0, 10, 10] → biased=[5, 11, 11].
        // Top-2 by biased = [1, 2]. Weights from unbiased = [1, 1] → [0.5, 0.5].
        let scores = vec![5.0, 1.0, 1.0];
        let bias = vec![0.0, 10.0, 10.0];
        let (idx, wts) = bias_aware_topk_weights(&scores, &bias, 2).unwrap();
        assert!(idx == vec![1, 2] || idx == vec![2, 1]);
        assert!((wts[0] - 0.5).abs() < 1e-6);
        assert!((wts[1] - 0.5).abs() < 1e-6);
    }

    #[test]
    fn bias_aware_topk_falls_back_zero_bias() {
        // No bias → pure top-K from scores.
        let scores = vec![0.1, 0.9, 0.5, 0.7];
        let bias: Vec<f32> = vec![];
        let (idx, wts) = bias_aware_topk_weights(&scores, &bias, 2).unwrap();
        assert_eq!(idx, vec![1, 3]);
        let s = 0.9 + 0.7;
        assert!((wts[0] - 0.9 / s).abs() < 1e-6);
        assert!((wts[1] - 0.7 / s).abs() < 1e-6);
    }

    #[test]
    fn bias_aware_topk_returns_none_on_zero_sum() {
        // All scores zero → no positive weight sum.
        let scores = vec![0.0, 0.0, 0.0];
        let bias = vec![5.0, 0.0, 0.0]; // bias picks idx 0 but score is 0
        assert!(bias_aware_topk_weights(&scores, &bias, 1).is_none());
    }

    #[test]
    fn bias_aware_topk_handles_k_geq_n() {
        // k=4 but only n=2 scores — caller's job to set k correctly,
        // but we silently clamp rather than panic.
        let scores = vec![1.0, 2.0];
        let bias = vec![0.0, 0.0];
        let (idx, wts) = bias_aware_topk_weights(&scores, &bias, 4).unwrap();
        assert_eq!(idx.len(), 2);
        assert!(wts.iter().sum::<f32>() > 0.99 && wts.iter().sum::<f32>() < 1.01);
    }

    #[test]
    fn gather_normalized_weights_basic() {
        let scores = vec![0.0, 2.0, 0.0, 1.0, 0.0];
        let idx = vec![1u32, 3];
        let wts = gather_normalized_weights(&scores, &idx).unwrap();
        // scores at idx = [2, 1] → normalized [2/3, 1/3]
        assert!((wts[0] - 2.0 / 3.0).abs() < 1e-6);
        assert!((wts[1] - 1.0 / 3.0).abs() < 1e-6);
    }

    #[test]
    fn gather_normalized_weights_zero_sum_returns_none() {
        let scores = vec![0.0; 8];
        let idx = vec![0u32, 1, 2];
        assert!(gather_normalized_weights(&scores, &idx).is_none());
    }

    #[test]
    fn gather_normalized_weights_out_of_range_idx_is_zero() {
        // Hash table can in theory point past scores; we treat OOR as 0
        // (better than panicking — tid2eid is supposed to be in range).
        let scores = vec![1.0, 2.0, 3.0];
        let idx = vec![1u32, 999];
        let wts = gather_normalized_weights(&scores, &idx).unwrap();
        // sum = 2 + 0 = 2 → normalized [1.0, 0.0]
        assert!((wts[0] - 1.0).abs() < 1e-6);
        assert!((wts[1] - 0.0).abs() < 1e-6);
    }

    #[test]
    fn mfp_e8_row_bytes_match_wire_layouts() {
        assert_eq!(mfp_e8_row_bytes(DType::MFP4G32E8, 4096), 2192);
        assert_eq!(mfp_e8_row_bytes(DType::MFP4G32E8SOA, 4096), 2192);
        assert_eq!(mfp_e8_row_bytes(DType::MFP3G32E8, 4096), 1680);
        // At K=256 the SoA scale plane pads eight block scales to 16 B.
        assert_eq!(mfp_e8_row_bytes(DType::MFP4G32E8, 256), 152);
        assert_eq!(mfp_e8_row_bytes(DType::MFP4G32E8SOA, 256), 160);
        assert_eq!(mfp_e8_row_bytes(DType::MFP3G32E8, 256), 120);
    }

    #[test]
    fn compressor_small_unaligned_no_event_chunks_stay_batched() {
        assert!(compressor_chunk_can_use_existing_batched_path(129, 4, 128));
        assert!(compressor_chunk_can_use_existing_batched_path(253, 2, 128));
        assert!(!compressor_chunk_can_use_existing_batched_path(253, 3, 128));

        assert!(compressor_chunk_can_use_existing_batched_path(8, 9, 4));
        assert!(compressor_chunk_can_use_existing_batched_path(9, 2, 4));
        assert!(!compressor_chunk_can_use_existing_batched_path(9, 3, 4));
        assert!(!compressor_chunk_can_use_existing_batched_path(0, 1, 0));
    }

    #[test]
    fn compressed_count_never_exceeds_backing_cache() {
        let cap = 2048;

        assert_eq!(capped_compressed_count(0, 4, cap), 0);
        assert_eq!(capped_compressed_count(3, 4, cap), 1);
        assert_eq!(capped_compressed_count(8191, 4, cap), cap);
        assert_eq!(capped_compressed_count(8192, 4, cap), cap);
        assert_eq!(capped_compressed_count(8195, 4, cap), cap);

        assert_eq!(capped_compressed_count(262143, 128, cap), cap);
        assert_eq!(capped_compressed_count(262271, 128, cap), cap);
    }

    #[test]
    fn e8_prefill_tiles_do_not_compute_absent_rows() {
        assert_eq!(e8_prefill_batch_tiles(1, true, true), 1);
        assert_eq!(e8_prefill_batch_tiles(16, true, true), 1);
        assert_eq!(e8_prefill_batch_tiles(17, true, true), 2);
        assert_eq!(e8_prefill_batch_tiles(32, true, true), 2);
        assert_eq!(e8_prefill_batch_tiles(33, true, true), 4);
        assert_eq!(e8_prefill_batch_tiles(64, true, true), 4);
        assert_eq!(e8_prefill_batch_tiles(64, true, false), 2);
        assert_eq!(e8_prefill_batch_tiles(64, false, false), 1);
    }
}

#[cfg(test)]
mod ship6_lower_tests {
    use super::*;
    use superop::SuperOpKind::{Attend, Moe};

    // #397 Ship 6 — deepseek4 is one variant (every layer Attn+MoE; per-layer
    // conditionals live inside the handlers).
    #[test]
    fn ds4_program_is_attend_then_moe() {
        let kinds: Vec<_> = ds4_lower_program().iter().map(|o| o.kind).collect();
        assert_eq!(kinds, vec![Attend, Moe]);
    }
}
