#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan  9 20:15:59 2024
# Process ID: 15680
# Current directory: C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14992 C:\Users\Papa\Desktop\2\HK223\Verilog\Labs\Assignment\assignment\traffic_light\traffic_light.xpr
# Log file: C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/vivado.log
# Journal file: C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Papa/Desktop/2/HK223/Verilog/Labs/Assignment/assignment/traffic_light/traffic_light.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Papa/Desktop/VHDL/assignment/traffic_light' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 736.605 ; gain = 73.672
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 20:17:53 2024...
