# ALU-UVM-Verfication
##### This project describes the complete testing and validation process for a parameterized Arithmetic Logic Unit (ALU) utilizing an advanced, class-based UVM environment. The core purpose is to confirm the operational accuracy and temporal performance of the ALU implementation through a well-organized and scalable testing methodology.
## Testbench Architecture

<img width="1420" height="1440" alt="Blank diagram (6)" src="https://github.com/user-attachments/assets/4bd464ce-48fb-4229-a2cb-66600077f053" />



