/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [36:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = celloutsig_0_27z ? celloutsig_0_16z : celloutsig_0_21z;
  assign celloutsig_1_0z = in_data[146] ? in_data[129] : in_data[184];
  assign celloutsig_0_15z = ~(in_data[10] & celloutsig_0_1z[1]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[1] | celloutsig_0_0z);
  assign celloutsig_0_41z = ~((celloutsig_0_11z | celloutsig_0_4z) & celloutsig_0_30z[4]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z[5] | celloutsig_1_0z) & celloutsig_1_6z[2]);
  assign celloutsig_1_11z = ~((celloutsig_1_8z[3] | celloutsig_1_10z[3]) & celloutsig_1_8z[1]);
  assign celloutsig_0_27z = ~((celloutsig_0_9z[0] | celloutsig_0_4z) & (celloutsig_0_14z | celloutsig_0_20z));
  assign celloutsig_1_6z = in_data[134:118] + in_data[170:154];
  assign celloutsig_1_5z = { celloutsig_1_2z[2:1], 1'h0, celloutsig_1_1z } / { 1'h1, celloutsig_1_4z[6:4] };
  assign celloutsig_0_8z = in_data[50:33] / { 1'h1, celloutsig_0_2z[17:1] };
  assign celloutsig_1_1z = { in_data[123:121], celloutsig_1_0z } === in_data[170:167];
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z } === celloutsig_0_2z[20:12];
  assign celloutsig_0_14z = celloutsig_0_8z[6:4] === { celloutsig_0_8z[10:9], celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_2z[16:11], celloutsig_0_3z } === { celloutsig_0_2z[20:5], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_3z[6:1], celloutsig_0_7z } === celloutsig_0_6z[6:0];
  assign celloutsig_0_31z = { celloutsig_0_30z[1:0], celloutsig_0_13z, celloutsig_0_5z } === { celloutsig_0_6z[5:0], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_44z = { celloutsig_0_25z[5:2], celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_41z } <= { celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_9z <= celloutsig_0_2z[6:2];
  assign celloutsig_0_20z = celloutsig_0_8z[17:8] <= celloutsig_0_3z[11:2];
  assign celloutsig_0_28z = { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_7z } <= { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[33:27] && in_data[31:25];
  assign celloutsig_1_3z = in_data[182:137] && { in_data[181:138], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_3z[10:0] < in_data[34:24];
  assign celloutsig_1_4z = { in_data[171:164], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[2:1], 1'h0, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_1_8z = celloutsig_1_6z[11:3] % { 1'h1, celloutsig_1_4z[7:0] };
  assign celloutsig_0_23z = { celloutsig_0_2z[22], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_6z[5:0] };
  assign celloutsig_0_2z = { in_data[85:69], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[25:20], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_20z } % { 1'h1, celloutsig_0_3z[6:4], celloutsig_0_26z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z } !== celloutsig_1_9z[14:9];
  assign celloutsig_0_12z = { celloutsig_0_6z[0], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z } !== celloutsig_0_3z[11:8];
  assign celloutsig_0_26z = { celloutsig_0_23z[5:4], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_10z } !== { celloutsig_0_6z[4:1], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_21z };
  assign celloutsig_1_10z = ~ celloutsig_1_6z[9:6];
  assign celloutsig_1_19z = ~ { celloutsig_1_4z[5:0], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_25z = ~ { celloutsig_0_8z[17:11], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_7z = celloutsig_0_0z & celloutsig_0_6z[4];
  assign celloutsig_0_16z = celloutsig_0_15z & celloutsig_0_12z;
  assign celloutsig_0_33z = | { celloutsig_0_30z[3:1], celloutsig_0_27z, celloutsig_0_0z };
  assign celloutsig_0_18z = | in_data[9:3];
  assign celloutsig_0_9z = { celloutsig_0_2z[16:14], celloutsig_0_7z, celloutsig_0_4z } >> in_data[76:72];
  assign celloutsig_0_6z = celloutsig_0_3z[8:1] <<< celloutsig_0_3z[10:3];
  assign celloutsig_0_13z = celloutsig_0_2z[14:9] <<< { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_3z = { celloutsig_0_2z[13:7], celloutsig_0_1z, celloutsig_0_1z } ~^ { in_data[44:33], celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = { in_data[3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z[2:1] = in_data[162:161] ^ { celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_9z[20], celloutsig_1_9z[36], celloutsig_1_9z[34:26], celloutsig_1_9z[21], celloutsig_1_9z[17:1], celloutsig_1_9z[24], celloutsig_1_9z[25] } = ~ { celloutsig_1_2z[2:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_2z[0] = 1'h0;
  assign { celloutsig_1_9z[35], celloutsig_1_9z[23:22], celloutsig_1_9z[19:18], celloutsig_1_9z[0] } = { 1'h1, celloutsig_1_9z[25:24], celloutsig_1_9z[36], 1'h1, celloutsig_1_9z[21] };
  assign { out_data[128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
