$date
	Thu Oct 19 10:35:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! y $end
$var wire 3 " B [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module q $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! y $end
$var wire 3 & D [2:0] $end
$var wire 3 ' B [2:0] $end
$scope module d1 $end
$var wire 1 # clk $end
$var wire 1 ( d $end
$var wire 1 $ reset $end
$var reg 1 ) q $end
$upscope $end
$scope module d2 $end
$var wire 1 # clk $end
$var wire 1 * d $end
$var wire 1 $ reset $end
$var reg 1 + q $end
$upscope $end
$scope module d3 $end
$var wire 1 # clk $end
$var wire 1 , d $end
$var wire 1 $ reset $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
0+
1*
0)
0(
b0 '
b11 &
0%
1$
0#
b0 "
0!
$end
#10
1#
#20
0*
b1 &
0#
0$
1%
#30
0,
b0 &
b1 "
b1 '
1-
1#
#40
1*
b10 &
0#
0%
#50
0*
1(
0,
1!
b100 &
1+
b10 "
b10 '
0-
1#
#60
0(
0!
b0 &
0#
1%
#70
1,
b1 &
b0 "
b0 '
0+
1#
#80
1*
b11 &
0#
0%
#90
1!
1+
b11 "
b11 '
1-
1#
#100
0*
b1 &
0#
1%
#110
0!
0,
b0 &
b1 "
b1 '
0+
1#
#120
1*
b10 &
0#
0%
#130
0*
1(
0,
1!
b100 &
1+
b10 "
b10 '
0-
1#
#140
0(
0!
b0 &
0#
1%
#150
1,
b1 &
b0 "
b0 '
0+
1#
#160
1*
b11 &
0#
0%
#170
1!
1+
b11 "
b11 '
1-
1#
#180
0*
b1 &
0#
1%
#190
0!
0,
b0 &
b1 "
b1 '
0+
1#
#200
0#
