/******************************************************************************
 * 
 * Copyright 2010-2012 Duane Merrill
 * 
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License. 
 * 
 * For more information, see our Google Code project site: 
 * http://code.google.com/p/back40computing/
 * 
 * Thanks!
 * 
 ******************************************************************************/

/******************************************************************************
 * LWCA Properties
 ******************************************************************************/

#pragma once

namespace b40c {
namespace util {

/******************************************************************************
 * Macros for guiding compilation paths
 ******************************************************************************/

/**
 * LWCA architecture of the current compilation path
 */
#ifndef __LWDA_ARCH__
	#define __LWB_LWDA_ARCH__ 0						// Host path
#else
	#define __LWB_LWDA_ARCH__ __LWDA_ARCH__			// Device path
#endif



/******************************************************************************
 * Device properties by SM architectural version
 ******************************************************************************/

// Invalid LWCA device ordinal
#define LWB_ILWALID_DEVICE				(-1)

// Threads per warp. 
#define LWB_LOG_WARP_THREADS(arch)		(5)			// 32 threads in a warp 
#define LWB_WARP_THREADS(arch)			(1 << LWB_LOG_WARP_THREADS(arch))

// SM memory bank stride (in bytes)
#define LWB_LOG_BANK_STRIDE_BYTES(arch)	(2)		// 4 byte words
#define LWB_BANK_STRIDE_BYTES(arch)		(1 << LWB_LOG_BANK_STRIDE_BYTES)

// Memory banks per SM
#define LWB_SM20_LOG_MEM_BANKS()		(5)			// 32 banks on SM2.0+
#define LWB_SM10_LOG_MEM_BANKS()		(4)			// 16 banks on SM1.0-SM1.3
#define LWB_LOG_MEM_BANKS(arch)		((arch >= 200) ? LWB_SM20_LOG_MEM_BANKS() : 	\
														 LWB_SM10_LOG_MEM_BANKS())		

// Physical shared memory per SM (bytes)
#define LWB_SM20_SMEM_BYTES()			(49152)		// 48KB on SM2.0+
#define LWB_SM10_SMEM_BYTES()			(16384)		// 32KB on SM1.0-SM1.3
#define LWB_SMEM_BYTES(arch)			((arch >= 200) ? LWB_SM20_SMEM_BYTES() : 	\
														 LWB_SM10_SMEM_BYTES())		

// Physical threads per SM
#define LWB_SM30_SM_THREADS()			(2048)		// 2048 threads on SM3.0+
#define LWB_SM20_SM_THREADS()			(1536)		// 1536 threads on SM2.0
#define LWB_SM12_SM_THREADS()			(1024)		// 1024 threads on SM1.2-SM1.3
#define LWB_SM10_SM_THREADS()			(768)		// 768 threads on SM1.0-SM1.1
#define LWB_SM_THREADS(arch)			((arch >= 300) ? LWB_SM30_SM_THREADS() : 	\
										 (arch >= 200) ? LWB_SM20_SM_THREADS() : 	\
										 (arch >= 130) ? LWB_SM12_SM_THREADS() : 	\
												 	 	 LWB_SM10_SM_THREADS())

// Physical threads per CTA
#define LWB_SM20_LOG_CTA_THREADS()		(10)		// 1024 threads on SM2.0+
#define LWB_SM10_LOG_CTA_THREADS()		(9)			// 512 threads on SM1.0-SM1.3
#define LWB_LOG_CTA_THREADS(arch)		((arch >= 200) ? LWB_SM20_LOG_CTA_THREADS() : 	\
												 	 	 LWB_SM10_LOG_CTA_THREADS())

// Max CTAs per SM
#define LWB_SM30_SM_CTAS()				(16)	// 16 CTAs on SM3.0+
#define LWB_SM20_SM_CTAS()				(8)		// 8 CTAs on SM2.0+
#define LWB_SM12_SM_CTAS()				(8)		// 8 CTAs on SM1.2-SM1.3
#define LWB_SM10_SM_CTAS()				(8)		// 8 CTAs on SM1.0-SM1.1
#define LWB_SM_CTAS(arch)				((arch >= 300) ? LWB_SM30_SM_CTAS() : 	\
										 (arch >= 200) ? LWB_SM20_SM_CTAS() : 	\
										 (arch >= 130) ? LWB_SM12_SM_CTAS() : 	\
												 	 	 LWB_SM10_SM_CTAS())

// Max registers per SM
#define LWB_SM30_SM_REGISTERS()		(65536)		// 65536 registers on SM3.0+
#define LWB_SM20_SM_REGISTERS()		(32768)		// 32768 registers on SM2.0+
#define LWB_SM12_SM_REGISTERS()		(16384)		// 16384 registers on SM1.2-SM1.3
#define LWB_SM10_SM_REGISTERS()		(8192)		// 8192 registers on SM1.0-SM1.1
#define LWB_SM_REGISTERS(arch)			((arch >= 300) ? LWB_SM30_SM_REGISTERS() : 	\
										 (arch >= 200) ? LWB_SM20_SM_REGISTERS() : 	\
										 (arch >= 130) ? LWB_SM12_SM_REGISTERS() : 	\
												 	 	 LWB_SM10_SM_REGISTERS())

/******************************************************************************
 * Inlined PTX helper macros
 ******************************************************************************/


// Register modifier for pointer-types (for inlining PTX assembly)
#if defined(_WIN64) || defined(__LP64__)
	#define __LWB_LP64__ 1
	// 64-bit register modifier for inlined asm
	#define _LWB_ASM_PTR_ "l"
#else
	#define __LWB_LP64__ 0
	// 32-bit register modifier for inlined asm
	#define _LWB_ASM_PTR_ "r"
#endif



/******************************************************************************
 * LWCA/GPU inspection utilities
 ******************************************************************************/
#ifdef __LWDACC__
/**
 * Empty Kernel
 */
template <typename T>
__global__ void FlushKernel(void) { }
#endif

/**
 * Class encapsulating device properties for dynamic host-side inspection
 */
class LwdaProperties 
{
public:
	
#ifndef __LWDACC__
    Lwca::Instance* instance;
    	
    int                 multiProcessorCount;
#else
    // Information about our target device
	lwdaDeviceProp 		device_props;
#endif

	int 				device_sm_version;
	
	// Information about our kernel assembly
	int 				kernel_ptx_version;
	
public:

#ifndef __LWDACC__
    /**
	 * Constructor
	 */
    LwdaProperties(Lwca::Instance* instance) 
    : instance(instance)
	{
        Lwca::Device device = instance->GetLwrrentDevice();
        int major = device.GetAttribute(LW_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MAJOR);
        int minor = device.GetAttribute(LW_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MINOR);
        device_sm_version = major * 100 + minor * 10;
        
        multiProcessorCount = device.GetShaderCount();

        kernel_ptx_version = 0;
	}
#else
	/**
	 * Constructor
	 */
	LwdaProperties() 
	{
		// Get current device properties 
		int lwrrent_device;
		lwdaGetDevice(&lwrrent_device);
		lwdaGetDeviceProperties(&device_props, lwrrent_device);
		device_sm_version = device_props.major * 100 + device_props.minor * 10;
	
		// Get SM version of compiled kernel assemblies
		lwdaFuncAttributes flush_kernel_attrs;
		lwdaFuncGetAttributes(&flush_kernel_attrs, FlushKernel<void>);
		kernel_ptx_version = flush_kernel_attrs.ptxVersion * 10;
	}

	/**
	 * Constructor
	 */
	LwdaProperties(int gpu)
	{
		// Get current device properties
		lwdaGetDeviceProperties(&device_props, gpu);
		device_sm_version = device_props.major * 100 + device_props.minor * 10;

		// Get SM version of compiled kernel assemblies
		lwdaFuncAttributes flush_kernel_attrs;
		lwdaFuncGetAttributes(&flush_kernel_attrs, FlushKernel<void>);
		kernel_ptx_version = flush_kernel_attrs.ptxVersion * 10;
	}
#endif
};

} // namespace util
} // namespace b40c

