-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_mpc_delay_comp\delay_com_ip_dut.vhd
-- Created: 2022-08-23 18:41:57
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: delay_com_ip_dut
-- Source Path: delay_com_ip/delay_com_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY delay_com_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        id_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        iq_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        ix_pu                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_pu                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        vd_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        omega_m_pu                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Rs_over_ZB_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ts_times_ZB_over_Ld_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ts_times_ZB_over_Lq_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ts_times_ZB_over_Lx_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ts_times_ZB_over_Ly_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ld_over_LB_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Lq_over_LB_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        psi_pm_over_psiB_AXI              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        polepairs_AXI                     :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        trigger                           :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        id_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        iq_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        ix_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        iy_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        id_pred_pu_AXI                    :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        iq_pred_pu_AXI                    :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        ix_pred_pu_AXI                    :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        iy_pred_pu_AXI                    :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        calc_done                         :   OUT   std_logic  -- ufix1
        );
END delay_com_ip_dut;


ARCHITECTURE rtl OF delay_com_ip_dut IS

  -- Component Declarations
  COMPONENT delay_com_ip_src_delay_comp
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          id_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          iq_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ix_pu                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_pu                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          vd_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          omega_m_pu                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Rs_over_ZB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Ld_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Lq_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Lx_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Ly_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ld_over_LB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Lq_over_LB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          psi_pm_over_psiB_AXI            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          polepairs_AXI                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          trigger                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          id_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iq_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          ix_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iy_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          id_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iq_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          ix_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iy_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          calc_done                       :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : delay_com_ip_src_delay_comp
    USE ENTITY work.delay_com_ip_src_delay_comp(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL trigger_sig                      : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL id_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iq_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL ix_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iy_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL id_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iq_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL ix_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iy_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL calc_done_sig                    : std_logic;  -- ufix1

BEGIN
  u_delay_com_ip_src_delay_comp : delay_com_ip_src_delay_comp
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              id_pu => id_pu,  -- sfix27_En16
              iq_pu => iq_pu,  -- sfix27_En16
              ix_pu => ix_pu,  -- sfix18_En11
              iy_pu => iy_pu,  -- sfix18_En11
              vd_pu => vd_pu,  -- sfix27_En24
              vq_pu => vq_pu,  -- sfix27_En24
              vx_pu => vx_pu,  -- sfix27_En24
              vy_pu => vy_pu,  -- sfix27_En24
              omega_m_pu => omega_m_pu,  -- sfix18_En15
              Rs_over_ZB_AXI => Rs_over_ZB_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Ld_AXI => Ts_times_ZB_over_Ld_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Lq_AXI => Ts_times_ZB_over_Lq_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Lx_AXI => Ts_times_ZB_over_Lx_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Ly_AXI => Ts_times_ZB_over_Ly_AXI,  -- sfix18_En15
              Ld_over_LB_AXI => Ld_over_LB_AXI,  -- sfix18_En15
              Lq_over_LB_AXI => Lq_over_LB_AXI,  -- sfix18_En15
              psi_pm_over_psiB_AXI => psi_pm_over_psiB_AXI,  -- sfix18_En15
              polepairs_AXI => polepairs_AXI,  -- ufix32
              trigger => trigger_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              id_pred_pu => id_pred_pu_sig,  -- sfix27_En24
              iq_pred_pu => iq_pred_pu_sig,  -- sfix27_En24
              ix_pred_pu => ix_pred_pu_sig,  -- sfix27_En24
              iy_pred_pu => iy_pred_pu_sig,  -- sfix27_En24
              id_pred_pu_AXI => id_pred_pu_AXI_sig,  -- sfix27_En24
              iq_pred_pu_AXI => iq_pred_pu_AXI_sig,  -- sfix27_En24
              ix_pred_pu_AXI => ix_pred_pu_AXI_sig,  -- sfix27_En24
              iy_pred_pu_AXI => iy_pred_pu_AXI_sig,  -- sfix27_En24
              calc_done => calc_done_sig  -- ufix1
              );

  trigger_sig <= trigger;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  id_pred_pu <= id_pred_pu_sig;

  iq_pred_pu <= iq_pred_pu_sig;

  ix_pred_pu <= ix_pred_pu_sig;

  iy_pred_pu <= iy_pred_pu_sig;

  id_pred_pu_AXI <= id_pred_pu_AXI_sig;

  iq_pred_pu_AXI <= iq_pred_pu_AXI_sig;

  ix_pred_pu_AXI <= ix_pred_pu_AXI_sig;

  iy_pred_pu_AXI <= iy_pred_pu_AXI_sig;

  calc_done <= calc_done_sig;

END rtl;

