
IPA constant propagation start:

IPA structures before propagation:

Jump functions:
  Jump functions of caller  Sys_GetCoreID/113:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59:
  Jump functions of caller  SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58:
  Jump functions of caller  SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57:
  Jump functions of caller  Port_schm_read_msr/56:

 Propagating constants:

Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00 for cloning; -fipa-cp-clone disabled.
Not considering SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00 for cloning; -fipa-cp-clone disabled.
Not considering Port_schm_read_msr for cloning; -fipa-cp-clone disabled.

overall_size: 956, max_new_size: 11001

IPA lattices after all propagation:

Lattices:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59:
  Node: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58:
  Node: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57:
  Node: Port_schm_read_msr/56:

IPA decision stage:


IPA constant propagation end

Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

Sys_GetCoreID/113 (Sys_GetCoreID) @05baa000
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59 (1073741824 (estimated locally),1.00 per call) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58 (1073741824 (estimated locally),1.00 per call) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57 (1073741824 (estimated locally),1.00 per call) 
  Calls: 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27) @05ba20e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_27/55 (read)reentry_guard_PORT_EXCLUSIVE_AREA_27/55 (write)msr_PORT_EXCLUSIVE_AREA_27/54 (read)reentry_guard_PORT_EXCLUSIVE_AREA_27/55 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27) @05ba2d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_27/55 (read)msr_PORT_EXCLUSIVE_AREA_27/54 (write)msr_PORT_EXCLUSIVE_AREA_27/54 (read)reentry_guard_PORT_EXCLUSIVE_AREA_27/55 (read)reentry_guard_PORT_EXCLUSIVE_AREA_27/55 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26) @05ba2a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_26/53 (read)reentry_guard_PORT_EXCLUSIVE_AREA_26/53 (write)msr_PORT_EXCLUSIVE_AREA_26/52 (read)reentry_guard_PORT_EXCLUSIVE_AREA_26/53 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26) @05ba27e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_26/53 (read)msr_PORT_EXCLUSIVE_AREA_26/52 (write)msr_PORT_EXCLUSIVE_AREA_26/52 (read)reentry_guard_PORT_EXCLUSIVE_AREA_26/53 (read)reentry_guard_PORT_EXCLUSIVE_AREA_26/53 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25) @05ba2540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_25/51 (read)reentry_guard_PORT_EXCLUSIVE_AREA_25/51 (write)msr_PORT_EXCLUSIVE_AREA_25/50 (read)reentry_guard_PORT_EXCLUSIVE_AREA_25/51 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25) @05ba22a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_25/51 (read)msr_PORT_EXCLUSIVE_AREA_25/50 (write)msr_PORT_EXCLUSIVE_AREA_25/50 (read)reentry_guard_PORT_EXCLUSIVE_AREA_25/51 (read)reentry_guard_PORT_EXCLUSIVE_AREA_25/51 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24) @05ba2000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_24/49 (read)reentry_guard_PORT_EXCLUSIVE_AREA_24/49 (write)msr_PORT_EXCLUSIVE_AREA_24/48 (read)reentry_guard_PORT_EXCLUSIVE_AREA_24/49 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24) @05b99b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_24/49 (read)msr_PORT_EXCLUSIVE_AREA_24/48 (write)msr_PORT_EXCLUSIVE_AREA_24/48 (read)reentry_guard_PORT_EXCLUSIVE_AREA_24/49 (read)reentry_guard_PORT_EXCLUSIVE_AREA_24/49 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23) @05b99620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_23/47 (read)reentry_guard_PORT_EXCLUSIVE_AREA_23/47 (write)msr_PORT_EXCLUSIVE_AREA_23/46 (read)reentry_guard_PORT_EXCLUSIVE_AREA_23/47 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23) @05b990e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_23/47 (read)msr_PORT_EXCLUSIVE_AREA_23/46 (write)msr_PORT_EXCLUSIVE_AREA_23/46 (read)reentry_guard_PORT_EXCLUSIVE_AREA_23/47 (read)reentry_guard_PORT_EXCLUSIVE_AREA_23/47 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22) @05b99d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_22/45 (read)reentry_guard_PORT_EXCLUSIVE_AREA_22/45 (write)msr_PORT_EXCLUSIVE_AREA_22/44 (read)reentry_guard_PORT_EXCLUSIVE_AREA_22/45 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22) @05b99a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_22/45 (read)msr_PORT_EXCLUSIVE_AREA_22/44 (write)msr_PORT_EXCLUSIVE_AREA_22/44 (read)reentry_guard_PORT_EXCLUSIVE_AREA_22/45 (read)reentry_guard_PORT_EXCLUSIVE_AREA_22/45 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21) @05b997e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_21/43 (read)reentry_guard_PORT_EXCLUSIVE_AREA_21/43 (write)msr_PORT_EXCLUSIVE_AREA_21/42 (read)reentry_guard_PORT_EXCLUSIVE_AREA_21/43 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21) @05b99540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_21/43 (read)msr_PORT_EXCLUSIVE_AREA_21/42 (write)msr_PORT_EXCLUSIVE_AREA_21/42 (read)reentry_guard_PORT_EXCLUSIVE_AREA_21/43 (read)reentry_guard_PORT_EXCLUSIVE_AREA_21/43 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20) @05b992a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_20/41 (read)reentry_guard_PORT_EXCLUSIVE_AREA_20/41 (write)msr_PORT_EXCLUSIVE_AREA_20/40 (read)reentry_guard_PORT_EXCLUSIVE_AREA_20/41 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20) @05b99000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_20/41 (read)msr_PORT_EXCLUSIVE_AREA_20/40 (write)msr_PORT_EXCLUSIVE_AREA_20/40 (read)reentry_guard_PORT_EXCLUSIVE_AREA_20/41 (read)reentry_guard_PORT_EXCLUSIVE_AREA_20/41 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19) @05b94b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_19/39 (read)reentry_guard_PORT_EXCLUSIVE_AREA_19/39 (write)msr_PORT_EXCLUSIVE_AREA_19/38 (read)reentry_guard_PORT_EXCLUSIVE_AREA_19/39 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19) @05b94620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_19/39 (read)msr_PORT_EXCLUSIVE_AREA_19/38 (write)msr_PORT_EXCLUSIVE_AREA_19/38 (read)reentry_guard_PORT_EXCLUSIVE_AREA_19/39 (read)reentry_guard_PORT_EXCLUSIVE_AREA_19/39 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18) @05b940e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_18/37 (read)reentry_guard_PORT_EXCLUSIVE_AREA_18/37 (write)msr_PORT_EXCLUSIVE_AREA_18/36 (read)reentry_guard_PORT_EXCLUSIVE_AREA_18/37 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18) @05b94d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_18/37 (read)msr_PORT_EXCLUSIVE_AREA_18/36 (write)msr_PORT_EXCLUSIVE_AREA_18/36 (read)reentry_guard_PORT_EXCLUSIVE_AREA_18/37 (read)reentry_guard_PORT_EXCLUSIVE_AREA_18/37 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17) @05b94a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_17/35 (read)reentry_guard_PORT_EXCLUSIVE_AREA_17/35 (write)msr_PORT_EXCLUSIVE_AREA_17/34 (read)reentry_guard_PORT_EXCLUSIVE_AREA_17/35 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17) @05b947e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_17/35 (read)msr_PORT_EXCLUSIVE_AREA_17/34 (write)msr_PORT_EXCLUSIVE_AREA_17/34 (read)reentry_guard_PORT_EXCLUSIVE_AREA_17/35 (read)reentry_guard_PORT_EXCLUSIVE_AREA_17/35 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16) @05b94540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_16/33 (read)reentry_guard_PORT_EXCLUSIVE_AREA_16/33 (write)msr_PORT_EXCLUSIVE_AREA_16/32 (read)reentry_guard_PORT_EXCLUSIVE_AREA_16/33 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16) @05b942a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_16/33 (read)msr_PORT_EXCLUSIVE_AREA_16/32 (write)msr_PORT_EXCLUSIVE_AREA_16/32 (read)reentry_guard_PORT_EXCLUSIVE_AREA_16/33 (read)reentry_guard_PORT_EXCLUSIVE_AREA_16/33 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15) @05b94000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_15/31 (read)reentry_guard_PORT_EXCLUSIVE_AREA_15/31 (write)msr_PORT_EXCLUSIVE_AREA_15/30 (read)reentry_guard_PORT_EXCLUSIVE_AREA_15/31 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15) @05c63b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_15/31 (read)msr_PORT_EXCLUSIVE_AREA_15/30 (write)msr_PORT_EXCLUSIVE_AREA_15/30 (read)reentry_guard_PORT_EXCLUSIVE_AREA_15/31 (read)reentry_guard_PORT_EXCLUSIVE_AREA_15/31 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14) @05c63620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_14/29 (read)reentry_guard_PORT_EXCLUSIVE_AREA_14/29 (write)msr_PORT_EXCLUSIVE_AREA_14/28 (read)reentry_guard_PORT_EXCLUSIVE_AREA_14/29 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14) @05c630e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_14/29 (read)msr_PORT_EXCLUSIVE_AREA_14/28 (write)msr_PORT_EXCLUSIVE_AREA_14/28 (read)reentry_guard_PORT_EXCLUSIVE_AREA_14/29 (read)reentry_guard_PORT_EXCLUSIVE_AREA_14/29 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13) @05c63d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_13/27 (read)reentry_guard_PORT_EXCLUSIVE_AREA_13/27 (write)msr_PORT_EXCLUSIVE_AREA_13/26 (read)reentry_guard_PORT_EXCLUSIVE_AREA_13/27 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13) @05c63a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_13/27 (read)msr_PORT_EXCLUSIVE_AREA_13/26 (write)msr_PORT_EXCLUSIVE_AREA_13/26 (read)reentry_guard_PORT_EXCLUSIVE_AREA_13/27 (read)reentry_guard_PORT_EXCLUSIVE_AREA_13/27 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12) @05c637e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_12/25 (read)reentry_guard_PORT_EXCLUSIVE_AREA_12/25 (write)msr_PORT_EXCLUSIVE_AREA_12/24 (read)reentry_guard_PORT_EXCLUSIVE_AREA_12/25 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12) @05c63540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_12/25 (read)msr_PORT_EXCLUSIVE_AREA_12/24 (write)msr_PORT_EXCLUSIVE_AREA_12/24 (read)reentry_guard_PORT_EXCLUSIVE_AREA_12/25 (read)reentry_guard_PORT_EXCLUSIVE_AREA_12/25 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11) @05c632a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_11/23 (read)reentry_guard_PORT_EXCLUSIVE_AREA_11/23 (write)msr_PORT_EXCLUSIVE_AREA_11/22 (read)reentry_guard_PORT_EXCLUSIVE_AREA_11/23 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11) @05c63000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_11/23 (read)msr_PORT_EXCLUSIVE_AREA_11/22 (write)msr_PORT_EXCLUSIVE_AREA_11/22 (read)reentry_guard_PORT_EXCLUSIVE_AREA_11/23 (read)reentry_guard_PORT_EXCLUSIVE_AREA_11/23 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10) @05b92b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (read)reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (write)msr_PORT_EXCLUSIVE_AREA_10/20 (read)reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10) @05b92620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (read)msr_PORT_EXCLUSIVE_AREA_10/20 (write)msr_PORT_EXCLUSIVE_AREA_10/20 (read)reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (read)reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09) @05b920e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (read)reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (write)msr_PORT_EXCLUSIVE_AREA_09/18 (read)reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09) @05b92d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (read)msr_PORT_EXCLUSIVE_AREA_09/18 (write)msr_PORT_EXCLUSIVE_AREA_09/18 (read)reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (read)reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08) @05b92a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (read)reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (write)msr_PORT_EXCLUSIVE_AREA_08/16 (read)reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08) @05b927e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (read)msr_PORT_EXCLUSIVE_AREA_08/16 (write)msr_PORT_EXCLUSIVE_AREA_08/16 (read)reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (read)reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07) @05b92540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (read)reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (write)msr_PORT_EXCLUSIVE_AREA_07/14 (read)reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07) @05b922a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (read)msr_PORT_EXCLUSIVE_AREA_07/14 (write)msr_PORT_EXCLUSIVE_AREA_07/14 (read)reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (read)reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06) @05b92000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (read)reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (write)msr_PORT_EXCLUSIVE_AREA_06/12 (read)reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06) @05b8cb60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (read)msr_PORT_EXCLUSIVE_AREA_06/12 (write)msr_PORT_EXCLUSIVE_AREA_06/12 (read)reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (read)reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05) @05b8c620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (read)reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (write)msr_PORT_EXCLUSIVE_AREA_05/10 (read)reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05) @05b8c0e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (read)msr_PORT_EXCLUSIVE_AREA_05/10 (write)msr_PORT_EXCLUSIVE_AREA_05/10 (read)reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (read)reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04) @05b8cd20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (read)reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (write)msr_PORT_EXCLUSIVE_AREA_04/8 (read)reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04) @05b8ca80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (read)msr_PORT_EXCLUSIVE_AREA_04/8 (write)msr_PORT_EXCLUSIVE_AREA_04/8 (read)reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (read)reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03) @05b8c7e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (read)reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (write)msr_PORT_EXCLUSIVE_AREA_03/6 (read)reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03) @05b8c540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (read)msr_PORT_EXCLUSIVE_AREA_03/6 (write)msr_PORT_EXCLUSIVE_AREA_03/6 (read)reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (read)reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02) @05b8c2a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (read)reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (write)msr_PORT_EXCLUSIVE_AREA_02/4 (read)reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02) @05b8c000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (read)msr_PORT_EXCLUSIVE_AREA_02/4 (write)msr_PORT_EXCLUSIVE_AREA_02/4 (read)reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (read)reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01) @05b84b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (read)reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (write)msr_PORT_EXCLUSIVE_AREA_01/2 (read)reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01) @05b84620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (read)msr_PORT_EXCLUSIVE_AREA_01/2 (write)msr_PORT_EXCLUSIVE_AREA_01/2 (read)reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (read)reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00) @05b84d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (read)reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (write)msr_PORT_EXCLUSIVE_AREA_00/0 (read)reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (read)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00) @05b84a80
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (read)msr_PORT_EXCLUSIVE_AREA_00/0 (write)msr_PORT_EXCLUSIVE_AREA_00/0 (read)reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (read)reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (write)
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/113 (1073741824 (estimated locally),1.00 per call) 
Port_schm_read_msr/56 (Port_schm_read_msr) @05b847e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: 
  Referring: 
  Availability: available
  Function flags: count:1073741824 (estimated locally) body optimize_size
  Called by: 
  Calls: 
reentry_guard_PORT_EXCLUSIVE_AREA_27/55 (reentry_guard_PORT_EXCLUSIVE_AREA_27) @05ac33f0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_27/54 (msr_PORT_EXCLUSIVE_AREA_27) @05ac3360
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_26/53 (reentry_guard_PORT_EXCLUSIVE_AREA_26) @05ac32d0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_26/52 (msr_PORT_EXCLUSIVE_AREA_26) @05ac3240
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_25/51 (reentry_guard_PORT_EXCLUSIVE_AREA_25) @05ac31b0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_25/50 (msr_PORT_EXCLUSIVE_AREA_25) @05ac3120
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_24/49 (reentry_guard_PORT_EXCLUSIVE_AREA_24) @05ac3090
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_24/48 (msr_PORT_EXCLUSIVE_AREA_24) @05ac3000
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_23/47 (reentry_guard_PORT_EXCLUSIVE_AREA_23) @05ac0f30
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_23/46 (msr_PORT_EXCLUSIVE_AREA_23) @05ac0ea0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_22/45 (reentry_guard_PORT_EXCLUSIVE_AREA_22) @05ac0e10
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_22/44 (msr_PORT_EXCLUSIVE_AREA_22) @05ac0d80
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_21/43 (reentry_guard_PORT_EXCLUSIVE_AREA_21) @05ac0cf0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_21/42 (msr_PORT_EXCLUSIVE_AREA_21) @05ac0c60
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_20/41 (reentry_guard_PORT_EXCLUSIVE_AREA_20) @05ac0bd0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_20/40 (msr_PORT_EXCLUSIVE_AREA_20) @05ac0b40
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_19/39 (reentry_guard_PORT_EXCLUSIVE_AREA_19) @05ac0ab0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_19/38 (msr_PORT_EXCLUSIVE_AREA_19) @05ac0a20
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_18/37 (reentry_guard_PORT_EXCLUSIVE_AREA_18) @05ac0990
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_18/36 (msr_PORT_EXCLUSIVE_AREA_18) @05ac0900
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_17/35 (reentry_guard_PORT_EXCLUSIVE_AREA_17) @05ac0870
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_17/34 (msr_PORT_EXCLUSIVE_AREA_17) @05ac07e0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_16/33 (reentry_guard_PORT_EXCLUSIVE_AREA_16) @05ac0750
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_16/32 (msr_PORT_EXCLUSIVE_AREA_16) @05ac06c0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_15/31 (reentry_guard_PORT_EXCLUSIVE_AREA_15) @05ac0630
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_15/30 (msr_PORT_EXCLUSIVE_AREA_15) @05ac05a0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_14/29 (reentry_guard_PORT_EXCLUSIVE_AREA_14) @05ac0510
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_14/28 (msr_PORT_EXCLUSIVE_AREA_14) @05ac0480
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_13/27 (reentry_guard_PORT_EXCLUSIVE_AREA_13) @05ac03f0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_13/26 (msr_PORT_EXCLUSIVE_AREA_13) @05ac0360
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_12/25 (reentry_guard_PORT_EXCLUSIVE_AREA_12) @05ac02d0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_12/24 (msr_PORT_EXCLUSIVE_AREA_12) @05ac0240
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_11/23 (reentry_guard_PORT_EXCLUSIVE_AREA_11) @05ac01b0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_11/22 (msr_PORT_EXCLUSIVE_AREA_11) @05ac0120
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (reentry_guard_PORT_EXCLUSIVE_AREA_10) @05ac0090
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_10/20 (msr_PORT_EXCLUSIVE_AREA_10) @05ac0000
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (reentry_guard_PORT_EXCLUSIVE_AREA_09) @05abaf30
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_09/18 (msr_PORT_EXCLUSIVE_AREA_09) @05abaea0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (reentry_guard_PORT_EXCLUSIVE_AREA_08) @05abae10
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_08/16 (msr_PORT_EXCLUSIVE_AREA_08) @05abad80
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (reentry_guard_PORT_EXCLUSIVE_AREA_07) @05abacf0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_07/14 (msr_PORT_EXCLUSIVE_AREA_07) @05abac60
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (reentry_guard_PORT_EXCLUSIVE_AREA_06) @05ababd0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_06/12 (msr_PORT_EXCLUSIVE_AREA_06) @05abab40
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (reentry_guard_PORT_EXCLUSIVE_AREA_05) @05abaab0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_05/10 (msr_PORT_EXCLUSIVE_AREA_05) @05abaa20
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (reentry_guard_PORT_EXCLUSIVE_AREA_04) @05aba990
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_04/8 (msr_PORT_EXCLUSIVE_AREA_04) @05aba900
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (reentry_guard_PORT_EXCLUSIVE_AREA_03) @05aba870
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_03/6 (msr_PORT_EXCLUSIVE_AREA_03) @05aba7e0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (reentry_guard_PORT_EXCLUSIVE_AREA_02) @05aba750
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_02/4 (msr_PORT_EXCLUSIVE_AREA_02) @05aba6c0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (reentry_guard_PORT_EXCLUSIVE_AREA_01) @05aba630
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_01/2 (msr_PORT_EXCLUSIVE_AREA_01) @05aba5a0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60 (read)
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (reentry_guard_PORT_EXCLUSIVE_AREA_00) @05aba510
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58 (read)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58 (read)
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_00/0 (msr_PORT_EXCLUSIVE_AREA_00) @05aba480
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57 (read)SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57 (write)SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58 (read)
  Availability: available
  Varpool flags:

;; Function Port_schm_read_msr (Port_schm_read_msr, funcdef_no=0, decl_uid=5810, cgraph_uid=1, symbol_order=56)

Modification phase of node Port_schm_read_msr/56
Port_schm_read_msr ()
{
  register uint32 reg_tmp;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_1);
  # DEBUG reg_tmp => reg_tmp_1
  # DEBUG BEGIN_STMT
  return reg_tmp_1;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00, funcdef_no=1, decl_uid=5642, cgraph_uid=2, symbol_order=57)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/57
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_00[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_00[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00, funcdef_no=2, decl_uid=5644, cgraph_uid=3, symbol_order=58)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/58
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_00[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01, funcdef_no=3, decl_uid=5646, cgraph_uid=4, symbol_order=59)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/59
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_01[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_01[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01, funcdef_no=4, decl_uid=5648, cgraph_uid=5, symbol_order=60)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/60
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_01[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02, funcdef_no=5, decl_uid=5650, cgraph_uid=6, symbol_order=61)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/61
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_02[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_02[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02, funcdef_no=6, decl_uid=5652, cgraph_uid=7, symbol_order=62)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/62
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_02[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03, funcdef_no=7, decl_uid=5654, cgraph_uid=8, symbol_order=63)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/63
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_03[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_03[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03, funcdef_no=8, decl_uid=5656, cgraph_uid=9, symbol_order=64)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/64
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_03[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04, funcdef_no=9, decl_uid=5658, cgraph_uid=10, symbol_order=65)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/65
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_04[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_04[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04, funcdef_no=10, decl_uid=5660, cgraph_uid=11, symbol_order=66)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/66
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_04[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05, funcdef_no=11, decl_uid=5662, cgraph_uid=12, symbol_order=67)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/67
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_05[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_05[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05, funcdef_no=12, decl_uid=5664, cgraph_uid=13, symbol_order=68)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/68
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_05[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06, funcdef_no=13, decl_uid=5666, cgraph_uid=14, symbol_order=69)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/69
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_06[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_06[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06, funcdef_no=14, decl_uid=5668, cgraph_uid=15, symbol_order=70)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/70
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_06[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07, funcdef_no=15, decl_uid=5670, cgraph_uid=16, symbol_order=71)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/71
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_07[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_07[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07, funcdef_no=16, decl_uid=5672, cgraph_uid=17, symbol_order=72)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/72
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_07[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08, funcdef_no=17, decl_uid=5674, cgraph_uid=18, symbol_order=73)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/73
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_08[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08, funcdef_no=18, decl_uid=5676, cgraph_uid=19, symbol_order=74)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/74
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_08[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09, funcdef_no=19, decl_uid=5678, cgraph_uid=20, symbol_order=75)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/75
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_09[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09, funcdef_no=20, decl_uid=5680, cgraph_uid=21, symbol_order=76)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/76
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_09[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10, funcdef_no=21, decl_uid=5682, cgraph_uid=22, symbol_order=77)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/77
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_10[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10, funcdef_no=22, decl_uid=5684, cgraph_uid=23, symbol_order=78)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/78
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_10[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11, funcdef_no=23, decl_uid=5686, cgraph_uid=24, symbol_order=79)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11/79
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_11[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11, funcdef_no=24, decl_uid=5688, cgraph_uid=25, symbol_order=80)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11/80
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_11[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12, funcdef_no=25, decl_uid=5690, cgraph_uid=26, symbol_order=81)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12/81
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_12[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_12[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12, funcdef_no=26, decl_uid=5692, cgraph_uid=27, symbol_order=82)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12/82
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_12[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13, funcdef_no=27, decl_uid=5694, cgraph_uid=28, symbol_order=83)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13/83
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_13[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13, funcdef_no=28, decl_uid=5696, cgraph_uid=29, symbol_order=84)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13/84
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_13[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14, funcdef_no=29, decl_uid=5698, cgraph_uid=30, symbol_order=85)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14/85
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_14[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_14[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14, funcdef_no=30, decl_uid=5700, cgraph_uid=31, symbol_order=86)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14/86
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_14[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15, funcdef_no=31, decl_uid=5702, cgraph_uid=32, symbol_order=87)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15/87
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_15[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15, funcdef_no=32, decl_uid=5704, cgraph_uid=33, symbol_order=88)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15/88
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_15[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16, funcdef_no=33, decl_uid=5706, cgraph_uid=34, symbol_order=89)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16/89
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_16[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16, funcdef_no=34, decl_uid=5708, cgraph_uid=35, symbol_order=90)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16/90
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_16[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17, funcdef_no=35, decl_uid=5710, cgraph_uid=36, symbol_order=91)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17/91
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_17[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17, funcdef_no=36, decl_uid=5712, cgraph_uid=37, symbol_order=92)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17/92
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_17[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18, funcdef_no=37, decl_uid=5714, cgraph_uid=38, symbol_order=93)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18/93
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_18[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18, funcdef_no=38, decl_uid=5716, cgraph_uid=39, symbol_order=94)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18/94
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_18[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19, funcdef_no=39, decl_uid=5718, cgraph_uid=40, symbol_order=95)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19/95
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_19[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19, funcdef_no=40, decl_uid=5720, cgraph_uid=41, symbol_order=96)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19/96
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_19[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20, funcdef_no=41, decl_uid=5722, cgraph_uid=42, symbol_order=97)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20/97
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_20[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20, funcdef_no=42, decl_uid=5724, cgraph_uid=43, symbol_order=98)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20/98
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_20[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21, funcdef_no=43, decl_uid=5726, cgraph_uid=44, symbol_order=99)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21/99
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_21[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21, funcdef_no=44, decl_uid=5728, cgraph_uid=45, symbol_order=100)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21/100
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_21[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22, funcdef_no=45, decl_uid=5730, cgraph_uid=46, symbol_order=101)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22/101
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_22[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22, funcdef_no=46, decl_uid=5732, cgraph_uid=47, symbol_order=102)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22/102
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_22[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23, funcdef_no=47, decl_uid=5734, cgraph_uid=48, symbol_order=103)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23/103
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_23[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23, funcdef_no=48, decl_uid=5736, cgraph_uid=49, symbol_order=104)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23/104
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_23[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24, funcdef_no=49, decl_uid=5738, cgraph_uid=50, symbol_order=105)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24/105
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_24[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24, funcdef_no=50, decl_uid=5740, cgraph_uid=51, symbol_order=106)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24/106
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_24[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25, funcdef_no=51, decl_uid=5742, cgraph_uid=52, symbol_order=107)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25/107
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_25[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25, funcdef_no=52, decl_uid=5744, cgraph_uid=53, symbol_order=108)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25/108
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_25[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26, funcdef_no=53, decl_uid=5746, cgraph_uid=54, symbol_order=109)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26/109
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_26[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26, funcdef_no=54, decl_uid=5748, cgraph_uid=55, symbol_order=110)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26/110
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_26[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}



;; Function SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27, funcdef_no=55, decl_uid=5750, cgraph_uid=56, symbol_order=111)

Modification phase of node SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27/111
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27 ()
{
  register uint32 reg_tmp;
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  # DEBUG BEGIN_STMT
  # DEBUG INLINE_ENTRY Port_schm_read_msr
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_14);
  # DEBUG reg_tmp => reg_tmp_14
  # DEBUG BEGIN_STMT
  # DEBUG reg_tmp => NULL
  msr_PORT_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} reg_tmp_14;
  # DEBUG BEGIN_STMT
  _3 ={v} msr_PORT_EXCLUSIVE_AREA_27[u32CoreId_10];
  _4 = _3 & 1;
  if (_4 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _5 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId_10];
  _6 = _5 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} _6;
  return;

}



;; Function SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27, funcdef_no=56, decl_uid=5752, cgraph_uid=57, symbol_order=112)

Modification phase of node SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27/112
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> [local count: 1073741824]:
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  # DEBUG u32CoreId => u32CoreId_10
  # DEBUG BEGIN_STMT
  _2 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} _3;
  # DEBUG BEGIN_STMT
  _4 ={v} msr_PORT_EXCLUSIVE_AREA_27[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 3> [local count: 536870913]:
  _6 ={v} reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [50.00%]
  else
    goto <bb 5>; [50.00%]

  <bb 4> [local count: 268435456]:
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> [local count: 1073741824]:
  return;

}


