
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity debounce_counter_top is
    Port ( clk : in STD_LOGIC;
           btnu : in STD_LOGIC;
           btnd : in STD_LOGIC;
           seg : out STD_LOGIC_VECTOR (6 downto 0);
           an : out STD_LOGIC_VECTOR (7 downto 0);
           dp : out STD_LOGIC;
           led16_b : out STD_LOGIC;
           led : out std_logic_vector (7 downto 0)
           );
end debounce_counter_top;

architecture Behavioral of debounce_counter_top is

    -- Component declaration of `debounce`
    component debounce is
        Port ( clk       : in  STD_LOGIC;
               rst       : in  STD_LOGIC;
               btn_in    : in  STD_LOGIC;
               btn_state : out STD_LOGIC;
               btn_press : out STD_LOGIC);
    end component debounce;

    component counter is

       generic ( G_BITS : positive := 3 );  --! Default number of bits
    port (
        clk : in  std_logic;                             --! Main clock
        rst : in  std_logic;                             --! High-active synchronous reset
        en  : in  std_logic;                             --! Clock enable input
        cnt : out std_logic_vector(G_BITS - 1 downto 0)  --! Counter value
    );

    end component counter;

    component display_driver is
        Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           data : in STD_LOGIC_VECTOR (7 downto 0);
           seg : out STD_LOGIC_VECTOR (6 downto 0);
           anode : out STD_LOGIC_VECTOR (1 downto 0));
        

    end component display_driver;

    -- Internal signal(s)
    signal sig_cnt_en : std_logic;
    signal sig_cnt_val : std_logic_vector(7 downto 0 );
    -- TODO: Add other needed signal(s)

begin

    ------------------------------------------------------------------------
    -- Button debouncer
    ------------------------------------------------------------------------
    debounce_0 : debounce
        port map (
            clk       => clk,
            rst       => btnu,
            btn_in    => btnd,
            btn_press => sig_cnt_en,
            btn_state => led16_b
            
        );

    ------------------------------------------------------------------------
    -- Counter
    ------------------------------------------------------------------------
    counter_0 : counter
        generic map ( G_BITS => 8 )
        port map (
            clk=> clk,
            rst => btnu,
            en=> sig_cnt_en,
            cnt(8-1 downto 0)=>sig_cnt_val
           

        );

    ------------------------------------------------------------------------
    -- Display driver
    ------------------------------------------------------------------------
    display_0 : display_driver
        port map (

            data=> sig_cnt_val,
            clk=>clk,
            rst=> btnu,
            seg=>seg,
            anode => an(1 downto 0)
        );

    -- Disable other digits and decimal points
    an(7 downto 2) <= b"11_1111";
    dp             <= '1';
    led <= sig_cnt_val;

end Behavioral;