#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a039622c90 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_000002a03964a830 .param/l "ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000000100>;
P_000002a03964a868 .param/l "DEPTH" 0 2 10, +C4<00000000000000000000000000010000>;
P_000002a03964a8a0 .param/l "WIDTH" 0 2 9, +C4<00000000000000000000000000010000>;
v000002a039651f10_0 .var "addr_i", 3 0;
v000002a039651fb0_0 .var "clk_i", 0 0;
v000002a039652050_0 .var/i "i", 31 0;
v000002a0396520f0_0 .net "rdata_o", 15 0, v000002a039623150_0;  1 drivers
v000002a0396525a0_0 .net "ready_o", 0 0, v000002a0395ced30_0;  1 drivers
v000002a0396529b0_0 .var "rst_i", 0 0;
v000002a039652a50_0 .var "valid_i", 0 0;
v000002a039653270_0 .var "wdata_i", 15 0;
v000002a039653310_0 .var "wr_rd_i", 0 0;
S_000002a039622e20 .scope module, "dut" "memory_handshake" 2 25, 3 1 0, S_000002a039622c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 16 "wdata_i";
    .port_info 4 /OUTPUT 16 "rdata_o";
    .port_info 5 /INPUT 1 "wr_rd_i";
    .port_info 6 /INPUT 1 "valid_i";
    .port_info 7 /OUTPUT 1 "ready_o";
P_000002a0395caf20 .param/l "ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000000100>;
P_000002a0395caf58 .param/l "DEPTH" 0 3 9, +C4<00000000000000000000000000010000>;
P_000002a0395caf90 .param/l "WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
v000002a039622fb0_0 .net "addr_i", 3 0, v000002a039651f10_0;  1 drivers
v000002a039646970_0 .net "clk_i", 0 0, v000002a039651fb0_0;  1 drivers
v000002a0396482d0_0 .var/i "i", 31 0;
v000002a0396460c0 .array "mem", 0 15, 15 0;
v000002a039623150_0 .var "rdata_o", 15 0;
v000002a0395ced30_0 .var "ready_o", 0 0;
v000002a0396232b0_0 .net "rst_i", 0 0, v000002a0396529b0_0;  1 drivers
v000002a039651a10_0 .net "valid_i", 0 0, v000002a039652a50_0;  1 drivers
v000002a039651ab0_0 .net "wdata_i", 15 0, v000002a039653270_0;  1 drivers
v000002a039651b50_0 .net "wr_rd_i", 0 0, v000002a039653310_0;  1 drivers
E_000002a0396492c0 .event posedge, v000002a039646970_0;
S_000002a039651bf0 .scope task, "read_memory" "read_memory" 2 68, 2 68 0, S_000002a039622c90;
 .timescale 0 0;
TD_tb.read_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a039652050_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002a039652050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_000002a0396492c0;
    %load/vec4 v000002a039652050_0;
    %pad/s 4;
    %store/vec4 v000002a039651f10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a039653310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a039652a50_0, 0, 1;
    %load/vec4 v000002a039652050_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a039652050_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %wait E_000002a0396492c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a039652a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a039651f10_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002a039653270_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a039653310_0, 0, 1;
    %end;
S_000002a039651d80 .scope task, "write_memory" "write_memory" 2 46, 2 46 0, S_000002a039622c90;
 .timescale 0 0;
E_000002a039648c40 .event anyedge, v000002a0395ced30_0;
TD_tb.write_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a039652050_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002a039652050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %wait E_000002a0396492c0;
    %load/vec4 v000002a039652050_0;
    %pad/s 4;
    %store/vec4 v000002a039651f10_0, 0, 4;
    %vpi_func 2 52 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v000002a039653270_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a039653310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a039652a50_0, 0, 1;
T_1.4 ;
    %load/vec4 v000002a0396525a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.5, 6;
    %wait E_000002a039648c40;
    %jmp T_1.4;
T_1.5 ;
    %wait E_000002a0396492c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a039652a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a039651f10_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002a039653270_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a039653310_0, 0, 1;
    %load/vec4 v000002a039652050_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a039652050_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000002a039622e20;
T_2 ;
    %wait E_000002a0396492c0;
    %load/vec4 v000002a0396232b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002a039623150_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0395ced30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a0396482d0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002a0396482d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000002a0396482d0_0;
    %store/vec4a v000002a0396460c0, 4, 0;
    %load/vec4 v000002a0396482d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a0396482d0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a039651a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0395ced30_0, 0, 1;
    %load/vec4 v000002a039651b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000002a039651ab0_0;
    %load/vec4 v000002a039622fb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000002a0396460c0, 4, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002a039622fb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002a0396460c0, 4;
    %store/vec4 v000002a039623150_0, 0, 16;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0395ced30_0, 0, 1;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a039622c90;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000002a039651fb0_0;
    %inv;
    %store/vec4 v000002a039651fb0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a039622c90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a039651fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0396529b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0396529b0_0, 0, 1;
    %fork TD_tb.write_memory, S_000002a039651d80;
    %join;
    %fork TD_tb.read_memory, S_000002a039651bf0;
    %join;
    %delay 100, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002a039622c90;
T_5 ;
    %vpi_call 2 93 "$dumpfile", "1.vcd" {0 0 0};
    %vpi_call 2 94 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_memory.v";
    "memory_handshake.v";
