xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,
BRAM_SIN_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../FOC_BLDC.gen/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
