cpu_inst0_rom.v,verilog,xil_defaultlib,../../../../lab1.srcs/sources_1/ip/cpu_inst0_rom/sim/cpu_inst0_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
