# compile vhdl design source files
vhdl xil_defaultlib  "../../../wait_until_ornek.srcs/sources_1/new/wait_until_ornek.vhd"
