# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do xor2_1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/tutoriaisBRABOS/xor2/xor2_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor2_1
# -- Compiling architecture hardware of xor2_1
# 
file mkdir C:/altera/tutoriaisBRABOS/xor2/xor2/modelsim
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Loading project projeto_aula
