add - reg0, reg1, des0, des1
and - reg0, reg1, des
cmp - reg0, reg1
cmps - reg0, reg1
div - reg0, reg1, des0, des1
exit
fadd - freg'0, freg'1, fdes'
fdiv
fmul
frk
fsub
bif - imm2, imm8
io
li - des
lw - des, reg
mff - freg
mov - reg, des
mtf - fdes
mul  - reg0, reg1, des0, des1
new
not - reg, des
or  - reg0, reg1, des
sl
sra
srl
sub  - reg0, reg1, des0, des1
sw  - reg, reg
xor
