

================================================================
== Vitis HLS Report for 'gramSchmidt_Pipeline_VITIS_LOOP_36_2'
================================================================
* Date:           Sun Jun 23 03:32:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gramSchmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  0.840 us|  0.840 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_2  |      166|      166|        12|          5|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      25|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     112|    -|
|Register             |        -|     -|      151|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      151|     137|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_148_p2  |         +|   0|  0|  18|          11|           6|
    |or_ln37_fu_119_p2   |        or|   0|  0|   5|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  25|          17|          13|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   11|         22|
    |ap_sig_allocacmp_nrm_load         |   9|          2|   32|         64|
    |i_fu_56                           |   9|          2|   11|         22|
    |nrm_fu_52                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|   92|        188|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_200                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_56                           |  11|   0|   11|          0|
    |mul_reg_211                       |  32|   0|   32|          0|
    |nrm_1_reg_221                     |  32|   0|   32|          0|
    |nrm_fu_52                         |  32|   0|   32|          0|
    |tmp_reg_191                       |   1|   0|    1|          0|
    |tmp_reg_191_pp0_iter1_reg         |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 151|   0|  151|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_din0    |  out|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_din1    |  out|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_opcode  |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_dout0   |   in|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_ce      |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_144_p_din0    |  out|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_144_p_din1    |  out|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_144_p_dout0   |   in|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_144_p_ce      |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|zext_ln42_4          |   in|    5|     ap_none|                           zext_ln42_4|        scalar|
|a_address0           |  out|   10|   ap_memory|                                     a|         array|
|a_ce0                |  out|    1|   ap_memory|                                     a|         array|
|a_q0                 |   in|   32|   ap_memory|                                     a|         array|
|nrm_out              |  out|   32|      ap_vld|                               nrm_out|       pointer|
|nrm_out_ap_vld       |  out|    1|      ap_vld|                               nrm_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

