{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566974394276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566974394284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 01:39:54 2019 " "Processing started: Wed Aug 28 01:39:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566974394284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566974394284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566974394284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566974395388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566974395388 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "top0 Part4.v(36) " "Verilog HDL Declaration error at Part4.v(36): identifier \"top0\" is already declared in the present scope" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part4.v" 36 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1566974407931 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "bottom0 Part4.v(43) " "Verilog HDL Declaration error at Part4.v(43): identifier \"bottom0\" is already declared in the present scope" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part4.v" 43 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1566974407931 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mid0 Part4.v(50) " "Verilog HDL Declaration error at Part4.v(50): identifier \"mid0\" is already declared in the present scope" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part4.v" 50 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1566974407931 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Part4 Part4.v(1) " "Ignored design unit \"Part4\" at Part4.v(1) due to previous errors" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part4.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1566974407931 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder Part4.v(56) " "Ignored design unit \"decoder\" at Part4.v(56) due to previous errors" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part4.v" 56 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1566974407932 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux16to8 Part4.v(74) " "Ignored design unit \"mux16to8\" at Part4.v(74) due to previous errors" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part4.v" 74 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1566974407932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 0 0 " "Found 0 design units, including 0 entities, in source file part4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566974407933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/masters/computer hardware design/lab/lab_submit/part4.v 2 2 " "Found 2 design units, including 2 entities, in source file /masters/computer hardware design/lab/lab_submit/part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "../../Lab_submit/part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566974407949 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16to8 " "Found entity 2: mux16to8" {  } { { "../../Lab_submit/part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab_submit/part4.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566974407949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566974407949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 5 5 " "Found 5 design units, including 5 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566974407957 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_1 " "Found entity 2: decode_1" {  } { { "Part5.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566974407957 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "Part5.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part5.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566974407957 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_1 " "Found entity 4: mux_1" {  } { { "Part5.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part5.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566974407957 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4to2 " "Found entity 5: mux4to2" {  } { { "Part5.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab0/Part4/Part5.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566974407957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566974407957 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566974408030 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 28 01:40:08 2019 " "Processing ended: Wed Aug 28 01:40:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566974408030 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566974408030 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566974408030 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566974408030 ""}
