// Seed: 597890339
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_6;
  tri1 id_7 = 1;
  always id_5 = 1;
  id_8(
      .id_0(id_5), .id_1(!1), .id_2(id_6), .id_3(id_6), .id_4(1)
  );
  supply0 id_9 = 1;
  id_10(
      .id_0(id_6), .id_1(), .id_2(id_9), .id_3(1)
  );
  assign id_7 = 1;
  assign id_7 = 1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_2)
  );
  assign id_2[1] = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4
  );
endprogram
