<i class="em em-jp"></i>
[Switch to Japanese version](http://www.togawa.cs.waseda.ac.jp/~kotaro.terada/index.ja.html)

{{photo}}

## Position

Apr. 2015 &ndash; present  
Ph.D. student  
Togawa Laboratory,  
Department of Computer Science and Communications Engineering,  
[Waseda University](http://www.waseda.jp/top/en), Japan

Apr. 2016 &ndash; present  
[JSPS](https://www.jsps.go.jp/english/index.html) Research Fellow


## Contact Info

Email: kotaro.terada [at] togawa.cs.waseda.ac.jp  
Office: 55N-603A Togawa Lab., Okubo 3-4-1, Shinjuku-ku, Tokyo, 169-8555 Japan

GitHub: [@kotarot](https://github.com/kotarot)  


## Degrees

**Master of Engineering**, Waseda University, Mar. 2015.  
**Bachelor of Engineering**, Waseda University, Mar. 2014.


## Experience &amp; Education

Oct. 2014 &ndash; Mar. 2015  
Technical Advisor, [Tribox Inc.](http://tribox.com).  
My work was developing [tribox.com](http://tribox.com), [store.tribox.com](https://store.tribox.com), [triboxstickers.com](https://triboxstickers.com), and [contest.tribox.com](https://contest.tribox.com).

Apr. 2014 &ndash; Mar. 2015  
Master of Engineering, Department of Computer Science and Communications Engineering, Waseda University, Japan. (Supervisor: [Prof. Nozomu Togawa](http://www.togawa.cs.waseda.ac.jp/English/associate_professor.html))

Apr. 2010 &ndash; Mar. 2014  
Bachelor of Engineering, Department of Computer Science and Engineering, Waseda University, Japan. (Supervisor: [Prof. Nozomu Togawa](http://www.togawa.cs.waseda.ac.jp/English/associate_professor.html))

Apr. 2007 &ndash; Mar. 2010  
Waseda University Honjo Senior High School.


## Research Interests

VLSI design, electronic design automation (EDA), high-level synthesis, combinatorial optimization, CMOS annealing, quantum annealing, and quantum computer.


## Membership of Academic Societies

[IEICE](http://www.ieice.org/eng/index.html), [IPSJ](http://www.ipsj.or.jp/english/index.html), and [JPS](http://www.jps.or.jp/)


## Publications

### Journals

1. <u>K. Terada</u>, M. Yanagisawa, and N. Togawa, "A bitwidth-aware high-level synthesis algorithm using operation chainings for Tiled-DR architectures," *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences*, vol. E100-A, no. 12, pp. 2911&ndash;2924, Dec. 2017.
1. <u>K. Terada</u>, M. Yanagisawa, and N. Togawa, "A high-level synthesis algorithm with inter-island distance based operation chainings for RDR architectures," *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences*, vol. E98-A, no. 7, pp. 1366&ndash;1375, Jul. 2015.


### International Conferences

1. <u>K. Terada</u>, D. Oku, S. Kanamaru, S. Tanaka, M. Hayashi, M. Yamaoka, M. Yanagisawa, and N. Togawa, "A fully-connected Ising model embedding method and its evaluation for CMOS annealing machines," Design Automation Conference 2018 (DAC 2018), Work-in-Progress Poster Session, Jun. 2018. (poster, to appear)
1. <u>K. Terada</u>, D. Oku, S. Kanamaru, S. Tanaka, M. Hayashi, M. Yamaoka, M. Yanagisawa, and N. Togawa, "An Ising model mapping to solve rectangle packing problem," in *Proc. of 2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)*, Apr. 2018. (to appear)
1. <u>K. Terada</u>, M. Yanagisawa, and N. Togawa, "A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration," in *Proc. of 2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 2129&ndash;2132, May 2015.
1. <u>K. Terada</u>, M. Yanagisawa, and N. Togawa, "A floorplan-driven high-level synthesis algorithm with operation chainings using chaining enumeration," in *Proc. of 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)*, pp. 248&ndash;251, Nov. 2014.


### Domestic Conferences

1. <u>寺田晃太朗</u>, 田中宗, 林真人, 山岡雅直, 柳澤政生, 戸川望, "20KスピンCMOSアニーリングマシンを対象とした完全結合イジングモデルマッピング手法," 日本物理学会2017年秋季大会, Sep. 2017.
1. <u>寺田晃太朗</u>, 田中宗, 林真人, 山岡雅直, 柳澤政生, 戸川望, "20KスピンCMOSアニーリングマシンを対象とした完全結合イジングモデルマッピング手法と評価," 情報処理学会DAシンポジウム2017論文集, pp. 163&ndash;168, Sep. 2017.
1. 長谷川健人, 石川遼太, <u>寺田晃太朗</u>, 川村一志, 多和田雅師, 戸川望, "組込みデバイスとFPGAを用いたナンバーリンクソルバの設計と実装," 情報処理学会DAシンポジウム2017ポスター発表, Aug. 2017.
1. <u>寺田晃太朗</u>, 柳澤政生, 戸川望, "演算ビット幅に基づく演算チェイニングを用いたRDRアーキテクチャ向け性能指向高位合成手法," 電子情報通信学会2016年ソサイエティ大会講演論文集, p. 71, Sept. 2016.
1. <u>寺田晃太朗</u>, 長谷川健人, 川村一志, 多和田雅師, 戸川望, "機械学習とFPGAを用いたナンバーリンクソルバ," 情報処理学会DAシンポジウム2016ポスター発表, Sept. 2016.
1. <u>寺田晃太朗</u>, 柳澤政生, 戸川望, "DFGのクリティカルパス最適化に基づく演算チェイニングを用いたRDRアーキテクチャ対象高位合成手法," 信学技報, VLD2016-05, pp. 41&ndash;46, May 2016.
1. <u>寺田晃太朗</u>, 川村一志, 多和田雅師, 藤原晃一, 戸川望, "機械学習を用いたナンバーリンクソルバ," 情報処理学会DAシンポジウム2015ポスター発表, Aug. 2015.
1. <u>寺田晃太朗</u>, 柳澤政生, 戸川望, "演算チェイニングの候補列挙・選択アルゴリズムを用いたフロアプラン指向高位合成手法," 情報処理学会DAシンポジウム2015論文集, pp. 17&ndash;22, Aug. 2015.
1. <u>寺田晃太朗</u>, 柳澤政生, 戸川望, "多段演算チェイニングを利用した配線遅延を考慮した高位合成手法," 情報処理学会DAシンポジウム2014論文集, pp. 115&ndash;120, Aug. 2014.
1. <u>寺田晃太朗</u>, 柳澤政生, 戸川望, "演算チェイニング候補列挙に基づく配線遅延を考慮した高位合成手法," 第27回回路とシステムワークショップ論文集, pp. 440&ndash;445, Aug. 2014.


## Awards

1. 情報処理学会 DAシンポジウム2017 アルゴリズムデザインコンテスト 最優秀賞
1. 情報処理学会 DAシンポジウム2016 アルゴリズムデザインコンテスト 最優秀賞
1. 情報処理学会 DAシンポジウム2016 アルゴリズムデザインコンテスト 特別賞
1. 情報処理学会 第176回システムとLSIの設計技術研究発表会 優秀発表学生賞
1. 情報処理学会 DAシンポジウム2015 アルゴリズムデザインコンテスト 優秀賞 (学生部門)


## Grants

1. Jun. 2017 &ndash; Mar. 2018, Waseda Research Institute for Science and Engineering, Grant-in-Aid for Young Scientists (Early Bird)
1. Apr. 2016 &ndash; Mar. 2018, JSPS KAKENHI Grant-in-Aid for JSPS Fellows


## Other works

### Hackathon

#### [Hack Day 2017](http://hackday.jp/2017/)

Project title: ファンさん  
Team: けんけんぱ  
Prize: Good award (優秀賞)  

#### [Hack Day 2016](http://hackday.jp/2016/)

Project title: コネクトガール (Connect Girls)  
Team: すすわたり  
Prize: Short list  
Source code: [GitHub](https://github.com/nikken7101/susuwatari)  
Media: [ねとらぼ](http://nlab.itmedia.co.jp/nl/articles/1603/16/news088.html), [週間アスキー No. 1073](https://www.amazon.co.jp/dp/B01DSPE7DO), and more.

<iframe width="560" height="315" src="https://www.youtube.com/embed/Px5RpnOdf6U" frameborder="0" allowfullscreen></iframe>


### Contributions to Open Source Projects

* World Cube Association Regulations (GitHub: [cubing/wca-regulations](https://github.com/cubing/wca-regulations))
* Translation of World Cube Association Regulations (GitHub: [cubing/wca-regulations-translations](https://github.com/cubing/wca-regulations-translations))
* Cubjectives: A tool to compute and visualize World Cube Association data (GitHub: [kotarot/cubjectives](https://github.com/kotarot/cubjectives))


### Speed cubing

[List of my all results](https://www.worldcubeassociation.org/results/p.php?i=2010TERA01)


#### Rubik's Cube Blindfolded

* **3rd place** in Rubik's Cube Blindfolded at [Cherry Blossom Viewing 2016](https://www.worldcubeassociation.org/competitions/CherryBlossomViewing2016)
* **2nd place** in Rubik's Cube Blindfolded at [East Japan Big Cubes 2012](https://www.worldcubeassociation.org/competitions/EastJapanBigCubes2012)
* **2nd place** in Rubik's Cube Blindfolded at [Kansai Open 2012](https://www.worldcubeassociation.org/competitions/KansaiOpen2012)
* **3rd place** in Rubik's Cube Blindfolded at [Matsudo Spring 2011](https://www.worldcubeassociation.org/competitions/MatsudoSpring2011)


#### Rubik's Cube Fewest Moves

* **3rd place** in Rubik's Cube Fewest Moves at [Tachikawa FMC 2017](https://www.worldcubeassociation.org/competitions/TachikawaFMC2017)
* **2nd place** in Rubik's Cube Fewest Moves at [Kanto Winter 2012](https://www.worldcubeassociation.org/competitions/KantoWinter2012)


#### Pyraminx

* **3rd place** in Pyraminx at [Kyushu Open 2016](https://www.worldcubeassociation.org/competitions/KyushuOpen2016)


#### Rubik's Clock

* **3rd place** in Rubik's Clock at [Cherry Blossom Viewing 2016](https://www.worldcubeassociation.org/competitions/CherryBlossomViewing2016)


#### Other events

* **3rd place** in Inter-University Cube Relay as *Waseda University* at [Circles Open Spring 2017](https://www.worldcubeassociation.org/competitions/CirclesOpenSpring2017)
