WARNING:EDK:3797 - Unable to read PAO file
   G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Sparta
   n6-LX150T\pcores\Old_working\data\Old_working_v2_1_0.pao!
ERROR:EDK - Invalid directory
   G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Sparta
   n6-LX150T\pcores\Old_working\hdl\vhdl
HDL language for the peripheral (top level) design unit xil_systick is vhdl ...
WARNING:EDK:2221 - Project file
   G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Sparta
   n6-LX150T\pcores/xil_openmac.prj already exists, will be overwrite and
   removed afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Sparta
   n6-LX150T\pcores/xil_openmac.prj
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/OpenMAC_DPR_Xilinx.vhd" in Library
xil_openmac_v1_00_e.
Entity <Dpr_16_16> compiled.
Entity <Dpr_16_16> (Architecture <struct>) compiled.
Entity <Dpr_16_32> compiled.
Entity <Dpr_16_32> (Architecture <struct>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/OpenHUB.vhd" in Library
xil_openmac_v1_00_e.
Entity <OpenHUB> compiled.
Entity <OpenHUB> (Architecture <struct>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/OpenFILTER.vhd" in Library
xil_openmac_v1_00_e.
Entity <OpenFILTER> compiled.
Entity <OpenFILTER> (Architecture <struct>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/rmii_2_mii.vhd" in Library
xil_openmac_v1_00_e.
Entity <rmii_2_mii> compiled.
Entity <rmii_2_mii> (Architecture <rtl>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/OpenMAC.vhd" in Library
xil_openmac_v1_00_e.
Entity <OpenMAC> compiled.
Entity <OpenMAC> (Architecture <struct>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/OpenMAC_PHYMI.vhd" in Library
xil_openmac_v1_00_e.
Entity <OpenMAC_MII> compiled.
Entity <OpenMAC_MII> (Architecture <struct>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx_13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/Openmac_Xilinx_IF.vhd" in Library
xil_openmac_v1_00_e.
Entity <Openmac_Xilinx_IF> compiled.
Entity <Openmac_Xilinx_IF> (Architecture <struct>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_systick_v1_00_a/hdl/vhdl/user_logic.vhd" in Library
xil_systick_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_systick_v1_00_a/hdl/vhdl/xil_systick.vhd" in Library
xil_systick_v1_00_a.
Entity <xil_systick> compiled.
Entity <xil_systick> (Architecture <IMP>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/xil_openmac.vhd" in Library
xil_openmac_v1_00_e.
Entity <xil_openmac> compiled.
Entity <xil_openmac> (Architecture <IMP>) compiled.
Compiling vhdl file
"G:/Saranya/BR_POWERLINK-SLAVE_XILINX_V0.1.9/Reference_design/Powerlink/Spartan6
-LX150T/pcores/xil_openmac_v1_00_e/hdl/vhdl/xil_shadowram.vhd" in Library
xil_openmac_v1_00_e.
Entity <shadowram> compiled.
Entity <shadowram> (Architecture <struct>) compiled.


Analyzing HDL attributes ...
Entity name = xil_openmac
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Sparta
   n6-LX150T\pcores\xil_openmac.prj : 13
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal Mii_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal Mii_Clk
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER PLBV46 parameter is not
   defined in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER PLBV46 parameter is not
   defined in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER PLBV46 parameter is not defined
   in the HDL source
INFO:EDK:1631 - Infer bus clock [SPLB_Clk] for bus interface MPLB:SPLB ...
INFO:EDK:1631 - Infer bus clock [MPLB_Clk] for bus interface MPLB:SPLB ...
Copying file xil_shadowram.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...
Copying file OpenFILTER.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...
Copying file OpenHUB.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...
Copying file OpenMAC.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...
Copying file OpenMAC_DPR_Xilinx.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...
Copying file OpenMAC_PHYMI.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...
Copying file Openmac_Xilinx_IF.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...
Copying file rmii_2_mii.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...
Copying file xil_openmac.vhd to
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores/xil_openmac_v1_00_e/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
G:\Saranya\BR_POWERLINK-SLAVE_XILINX_V0.1.9\Reference_design\Powerlink\Spartan6-
LX150T\pcores\xil_openmac_v1_00_e.

Summary:

  Logical library     : xil_openmac_v1_00_e
  Version             : 1.00.e
  Bus interface(s)    : SPLB MPLB 

The following sub-directories will be created:

  - xil_openmac_v1_00_e\data
  - xil_openmac_v1_00_e\hdl
  - xil_openmac_v1_00_e\hdl\vhdl
  - xil_openmac_v1_00_e\netlist


The following HDL source files will be copied into the
xil_openmac_v1_00_e\hdl\vhdl directory:

  - xil_shadowram.vhd
  - OpenFILTER.vhd
  - OpenHUB.vhd
  - OpenMAC.vhd
  - OpenMAC_DPR_Xilinx.vhd
  - OpenMAC_PHYMI.vhd
  - Openmac_Xilinx_IF.vhd
  - rmii_2_mii.vhd
  - xil_openmac.vhd

The following files will be created under the xil_openmac_v1_00_e\data
directory:

  - xil_openmac_v2_1_0.mpd
  - xil_openmac_v2_1_0.pao

  - xil_openmac_v2_1_0.bbd

The following netlist file(s) will be copied into the
xil_openmac_v1_00_e\netlist directory:

  - fifo_txmii.ngc
  - dual_port_ram_16_16.ngc
  - dual_port_ram_16_32.ngc
  - fifo32.ngc
  - fifo_rxmii.ngc


