#ifndef QO3_KERNEL_MSR_H
#define QO3_KERNEL_MSR_H

#define IA32_MTRR_PHYSBASE0 512
#define IA32_MTRR_PHYSMASK0 513
#define IA32_MTRR_PHYSBASE1 514
#define IA32_MTRR_PHYSMASK1 515
#define IA32_MTRR_PHYSBASE2 516
#define IA32_MTRR_PHYSMASK2 517
#define IA32_MTRR_PHYSBASE3 518
#define IA32_MTRR_PHYSMASK3 519
#define IA32_MTRR_PHYSBASE4 520
#define IA32_MTRR_PHYSMASK4 521
#define IA32_MTRR_PHYSBASE5 522
#define IA32_MTRR_PHYSMASK5 523
#define IA32_MTRR_PHYSBASE6 524
#define IA32_MTRR_PHYSMASK6 525
#define IA32_MTRR_PHYSBASE7 526
#define IA32_MTRR_PHYSMASK7 527

#define IA32_APIC_BASE 0x1b

#endif
