; Check that after merging the VS and GS shader the result has the vertex input as the last parameter, and it is being passed
; to the vertex shader, which expects it as the last parameter.
; RUN: lgc -mcpu=gfx900 %s -o /dev/null -print-after=lgc-patch-prepare-pipeline-abi 2>&1 | FileCheck --check-prefixes=CHECK %s
; CHECK: IR Dump After Patch LLVM for preparing pipeline ABI on [module]
; CHECK: define dllexport amdgpu_gs void @_amdgpu_gs_main_fetchless({{.*}}, <2 x float> noundef [[vertInput:%[0-9]*]])
; CHECK: call amdgpu_es void @_amdgpu_es_main_fetchless({{.*}}, <2 x float> [[vertInput]])
; CHECK: define internal{{.*}} amdgpu_es void @_amdgpu_es_main_fetchless({{.*}}, <2 x float> noundef %vertex0.0)

; ModuleID = 'lgcPipeline'
source_filename = "lgcPipeline"
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-G1-ni:7"
target triple = "amdgcn--amdpal"

; Function Attrs: nounwind
define dllexport spir_func void @lgc.shader.VS.main() local_unnamed_addr #0 !lgc.shaderstage !2 {
.entry:
  %0 = call <2 x float> (...) @lgc.create.read.generic.input.v2f32(i32 0, i32 0, i32 0, i32 0, i32 0, i32 poison)
  call void (...) @lgc.create.write.generic.output(<2 x float> %0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 poison)
  ret void
}

; Function Attrs: nounwind readonly willreturn
declare <2 x float> @lgc.create.read.generic.input.v2f32(...) local_unnamed_addr #1

; Function Attrs: nounwind
declare void @lgc.create.write.generic.output(...) local_unnamed_addr #0

; Function Attrs: nounwind
define dllexport spir_func void @lgc.shader.GS.main() local_unnamed_addr #0 !lgc.shaderstage !9 {
.entry:
  %0 = call <4 x float> (...) @lgc.create.read.builtin.input.v4f32(i32 0, i32 0, i32 0, i32 poison)
  %1 = call <4 x float> (...) @lgc.create.read.builtin.input.v4f32(i32 0, i32 0, i32 1, i32 poison)
  %2 = call <4 x float> (...) @lgc.create.read.builtin.input.v4f32(i32 0, i32 0, i32 2, i32 poison)
  call void (...) @lgc.create.write.builtin.output(<4 x float> %0, i32 0, i32 1024, i32 poison, i32 poison)
  call void (...) @lgc.create.write.builtin.output(float undef, i32 1, i32 1024, i32 poison, i32 poison)
  call void (...) @lgc.create.write.builtin.output([1 x float] undef, i32 3, i32 5120, i32 poison, i32 poison)
  call void (...) @lgc.create.emit.vertex(i32 0)
  call void (...) @lgc.create.write.builtin.output(<4 x float> %1, i32 0, i32 1024, i32 poison, i32 poison)
  call void (...) @lgc.create.write.builtin.output(float undef, i32 1, i32 1024, i32 poison, i32 poison)
  call void (...) @lgc.create.write.builtin.output([1 x float] undef, i32 3, i32 5120, i32 poison, i32 poison)
  call void (...) @lgc.create.emit.vertex(i32 0)
  call void (...) @lgc.create.write.builtin.output(<4 x float> %2, i32 0, i32 1024, i32 poison, i32 poison)
  call void (...) @lgc.create.write.builtin.output(float undef, i32 1, i32 1024, i32 poison, i32 poison)
  call void (...) @lgc.create.write.builtin.output([1 x float] undef, i32 3, i32 5120, i32 poison, i32 poison)
  call void (...) @lgc.create.emit.vertex(i32 0)
  ret void
}

; Function Attrs: nounwind readonly willreturn
declare <4 x float> @lgc.create.read.builtin.input.v4f32(...) local_unnamed_addr #1

; Function Attrs: nounwind
declare void @lgc.create.write.builtin.output(...) local_unnamed_addr #0

; Function Attrs: nounwind
declare void @lgc.create.emit.vertex(...) local_unnamed_addr #0

attributes #0 = { nounwind }
attributes #1 = { nounwind readonly willreturn }

!llpc.geometry.mode = !{!0}
!lgc.client = !{!1}
!lgc.unlinked = !{!2}
!lgc.options = !{!3}
!lgc.options.VS = !{!4}
!lgc.options.GS = !{!5}
!lgc.input.assembly.state = !{!6}
!lgc.rasterizer.state = !{!7}
!amdgpu.pal.metadata.msgpack = !{!8}

!0 = !{i32 3, i32 2, i32 1, i32 3}
!1 = !{!"Vulkan"}
!2 = !{i32 1}
!3 = !{i32 820310003, i32 2145276876, i32 -448892402, i32 165796324, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 2}
!4 = !{i32 -314154943, i32 -596910625, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 20, i32 1800}
!5 = !{i32 -701582401, i32 -711308304, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 20, i32 1800}
!6 = !{i32 2, i32 3}
!7 = !{i32 0, i32 0, i32 0, i32 1}
!8 = !{!"\82\B0amdpal.pipelines\91\84\AA.registers\80\B0.spill_threshold\CE\FF\FF\FF\FF\B0.user_data_limit\00\AF.xgl_cache_info\82\B3.128_bit_cache_hash\92\CF:\0F#\A0\01\E1s\E3\CFi3\02\D8\80\DD\FE\85\AD.llpc_version\A449.0\AEamdpal.version\92\02\03"}
!9 = !{i32 4}
