--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11323 paths analyzed, 2058 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.274ns.
--------------------------------------------------------------------------------
Slack:                  12.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.239ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X7Y39.D5       net (fanout=19)       0.984   M_pointer_q[0]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.314   M_pointer_q[1]
                                                       M_pointer_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (1.640ns logic, 5.599ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  12.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.216ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X7Y39.D5       net (fanout=19)       0.984   M_pointer_q[0]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.291   M_pointer_q[1]
                                                       M_pointer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.216ns (1.617ns logic, 5.599ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X7Y39.D5       net (fanout=19)       0.984   M_pointer_q[0]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.289   M_pointer_q[1]
                                                       M_pointer_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (1.615ns logic, 5.599ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.196ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X7Y39.D5       net (fanout=19)       0.984   M_pointer_q[0]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.271   M_pointer_q[1]
                                                       M_pointer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.196ns (1.597ns logic, 5.599ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X7Y39.D5       net (fanout=19)       0.984   M_pointer_q[0]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X7Y34.CE       net (fanout=3)        1.486   _n0551_inv
    SLICE_X7Y34.CLK      Tceck                 0.408   M_pointer_q[3]
                                                       M_pointer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (1.734ns logic, 5.415ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  12.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X7Y39.D5       net (fanout=19)       0.984   M_pointer_q[0]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X7Y34.CE       net (fanout=3)        1.486   _n0551_inv
    SLICE_X7Y34.CLK      Tceck                 0.390   M_pointer_q[3]
                                                       M_pointer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.131ns (1.716ns logic, 5.415ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPush/counter/M_ctrleft_q (FF)
  Destination:          M_pointer_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.331 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPush/counter/M_ctrleft_q to M_pointer_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   M_buttonPush_left
                                                       buttonPush/counter/M_ctrleft_q
    SLICE_X7Y39.D3       net (fanout=5)        0.899   M_buttonPush_left
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.314   M_pointer_q[1]
                                                       M_pointer_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (1.594ns logic, 5.514ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPush/counter/M_ctrleft_q (FF)
  Destination:          M_pointer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.331 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPush/counter/M_ctrleft_q to M_pointer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   M_buttonPush_left
                                                       buttonPush/counter/M_ctrleft_q
    SLICE_X7Y39.D3       net (fanout=5)        0.899   M_buttonPush_left
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.291   M_pointer_q[1]
                                                       M_pointer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (1.571ns logic, 5.514ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPush/counter/M_ctrleft_q (FF)
  Destination:          M_pointer_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.331 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPush/counter/M_ctrleft_q to M_pointer_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   M_buttonPush_left
                                                       buttonPush/counter/M_ctrleft_q
    SLICE_X7Y39.D3       net (fanout=5)        0.899   M_buttonPush_left
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.289   M_pointer_q[1]
                                                       M_pointer_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.083ns (1.569ns logic, 5.514ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPush/counter/M_ctrleft_q (FF)
  Destination:          M_pointer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.331 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPush/counter/M_ctrleft_q to M_pointer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   M_buttonPush_left
                                                       buttonPush/counter/M_ctrleft_q
    SLICE_X7Y39.D3       net (fanout=5)        0.899   M_buttonPush_left
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.271   M_pointer_q[1]
                                                       M_pointer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (1.551ns logic, 5.514ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPush/counter/M_ctrleft_q (FF)
  Destination:          M_pointer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.331 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPush/counter/M_ctrleft_q to M_pointer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   M_buttonPush_left
                                                       buttonPush/counter/M_ctrleft_q
    SLICE_X7Y39.D3       net (fanout=5)        0.899   M_buttonPush_left
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X7Y34.CE       net (fanout=3)        1.486   _n0551_inv
    SLICE_X7Y34.CLK      Tceck                 0.408   M_pointer_q[3]
                                                       M_pointer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.018ns (1.688ns logic, 5.330ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPush/counter/M_ctrleft_q (FF)
  Destination:          M_pointer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.331 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPush/counter/M_ctrleft_q to M_pointer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   M_buttonPush_left
                                                       buttonPush/counter/M_ctrleft_q
    SLICE_X7Y39.D3       net (fanout=5)        0.899   M_buttonPush_left
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X7Y34.CE       net (fanout=3)        1.486   _n0551_inv
    SLICE_X7Y34.CLK      Tceck                 0.390   M_pointer_q[3]
                                                       M_pointer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (1.670ns logic, 5.330ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  13.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_lightUp_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.689 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_lightUp_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X7Y39.D5       net (fanout=19)       0.984   M_pointer_q[0]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X13Y31.B2      net (fanout=2)        1.669   _n0551_inv1
    SLICE_X13Y31.B       Tilo                  0.259   M_lightUp_q[5]
                                                       Mmux__n0575171
    SLICE_X13Y31.D1      net (fanout=16)       1.547   Mmux__n057517
    SLICE_X13Y31.CLK     Tas                   0.373   M_lightUp_q[5]
                                                       Mmux__n057512
                                                       M_lightUp_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (1.621ns logic, 5.234ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.902ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X8Y42.A2       net (fanout=19)       1.534   M_pointer_q[0]
    SLICE_X8Y42.A        Tilo                  0.254   M_buttonPush_up
                                                       M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o1
    SLICE_X8Y42.B6       net (fanout=4)        0.152   M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.314   M_pointer_q[1]
                                                       M_pointer_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.902ns (1.635ns logic, 5.267ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  13.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_1 (FF)
  Destination:          M_pointer_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_1 to M_pointer_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_1
    SLICE_X7Y39.D6       net (fanout=20)       0.629   M_pointer_q[1]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.314   M_pointer_q[1]
                                                       M_pointer_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.640ns logic, 5.244ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  13.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.879ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X8Y42.A2       net (fanout=19)       1.534   M_pointer_q[0]
    SLICE_X8Y42.A        Tilo                  0.254   M_buttonPush_up
                                                       M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o1
    SLICE_X8Y42.B6       net (fanout=4)        0.152   M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.291   M_pointer_q[1]
                                                       M_pointer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.879ns (1.612ns logic, 5.267ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.877ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X8Y42.A2       net (fanout=19)       1.534   M_pointer_q[0]
    SLICE_X8Y42.A        Tilo                  0.254   M_buttonPush_up
                                                       M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o1
    SLICE_X8Y42.B6       net (fanout=4)        0.152   M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.289   M_pointer_q[1]
                                                       M_pointer_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (1.610ns logic, 5.267ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X7Y39.D5       net (fanout=19)       0.984   M_pointer_q[0]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y33.CE       net (fanout=3)        1.292   _n0551_inv
    SLICE_X6Y33.CLK      Tceck                 0.314   M_pointer_q_0_1
                                                       M_pointer_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      6.861ns (1.640ns logic, 5.221ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  13.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_1 (FF)
  Destination:          M_pointer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_1 to M_pointer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_1
    SLICE_X7Y39.D6       net (fanout=20)       0.629   M_pointer_q[1]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.291   M_pointer_q[1]
                                                       M_pointer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.861ns (1.617ns logic, 5.244ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X8Y42.A2       net (fanout=19)       1.534   M_pointer_q[0]
    SLICE_X8Y42.A        Tilo                  0.254   M_buttonPush_up
                                                       M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o1
    SLICE_X8Y42.B6       net (fanout=4)        0.152   M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.271   M_pointer_q[1]
                                                       M_pointer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (1.592ns logic, 5.267ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_1 (FF)
  Destination:          M_pointer_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_1 to M_pointer_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_1
    SLICE_X7Y39.D6       net (fanout=20)       0.629   M_pointer_q[1]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.289   M_pointer_q[1]
                                                       M_pointer_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (1.615ns logic, 5.244ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  13.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_1 (FF)
  Destination:          M_pointer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.841ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_1 to M_pointer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_1
    SLICE_X7Y39.D6       net (fanout=20)       0.629   M_pointer_q[1]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y34.CE       net (fanout=3)        1.670   _n0551_inv
    SLICE_X6Y34.CLK      Tceck                 0.271   M_pointer_q[1]
                                                       M_pointer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.841ns (1.597ns logic, 5.244ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X8Y42.A2       net (fanout=19)       1.534   M_pointer_q[0]
    SLICE_X8Y42.A        Tilo                  0.254   M_buttonPush_up
                                                       M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o1
    SLICE_X8Y42.B6       net (fanout=4)        0.152   M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X7Y34.CE       net (fanout=3)        1.486   _n0551_inv
    SLICE_X7Y34.CLK      Tceck                 0.408   M_pointer_q[3]
                                                       M_pointer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.812ns (1.729ns logic, 5.083ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  13.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_pointer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_pointer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X8Y42.A2       net (fanout=19)       1.534   M_pointer_q[0]
    SLICE_X8Y42.A        Tilo                  0.254   M_buttonPush_up
                                                       M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o1
    SLICE_X8Y42.B6       net (fanout=4)        0.152   M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X7Y34.CE       net (fanout=3)        1.486   _n0551_inv
    SLICE_X7Y34.CLK      Tceck                 0.390   M_pointer_q[3]
                                                       M_pointer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (1.711ns logic, 5.083ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_1 (FF)
  Destination:          M_pointer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_1 to M_pointer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_1
    SLICE_X7Y39.D6       net (fanout=20)       0.629   M_pointer_q[1]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X7Y34.CE       net (fanout=3)        1.486   _n0551_inv
    SLICE_X7Y34.CLK      Tceck                 0.408   M_pointer_q[3]
                                                       M_pointer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (1.734ns logic, 5.060ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPush/counter/M_ctrleft_q (FF)
  Destination:          M_lightUp_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.689 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPush/counter/M_ctrleft_q to M_lightUp_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   M_buttonPush_left
                                                       buttonPush/counter/M_ctrleft_q
    SLICE_X7Y39.D3       net (fanout=5)        0.899   M_buttonPush_left
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X13Y31.B2      net (fanout=2)        1.669   _n0551_inv1
    SLICE_X13Y31.B       Tilo                  0.259   M_lightUp_q[5]
                                                       Mmux__n0575171
    SLICE_X13Y31.D1      net (fanout=16)       1.547   Mmux__n057517
    SLICE_X13Y31.CLK     Tas                   0.373   M_lightUp_q[5]
                                                       Mmux__n057512
                                                       M_lightUp_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (1.575ns logic, 5.149ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_1 (FF)
  Destination:          M_pointer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.776ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_1 to M_pointer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_1
    SLICE_X7Y39.D6       net (fanout=20)       0.629   M_pointer_q[1]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X7Y34.CE       net (fanout=3)        1.486   _n0551_inv
    SLICE_X7Y34.CLK      Tceck                 0.390   M_pointer_q[3]
                                                       M_pointer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.776ns (1.716ns logic, 5.060ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  13.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttonPush/counter/M_ctrleft_q (FF)
  Destination:          M_pointer_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttonPush/counter/M_ctrleft_q to M_pointer_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   M_buttonPush_left
                                                       buttonPush/counter/M_ctrleft_q
    SLICE_X7Y39.D3       net (fanout=5)        0.899   M_buttonPush_left
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X15Y28.D1      net (fanout=2)        1.911   _n0551_inv1
    SLICE_X15Y28.DMUX    Tilo                  0.337   M_arrayr_q[60]
                                                       _n0551_inv1
    SLICE_X6Y33.CE       net (fanout=3)        1.292   _n0551_inv
    SLICE_X6Y33.CLK      Tceck                 0.314   M_pointer_q_0_1
                                                       M_pointer_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      6.730ns (1.594ns logic, 5.136ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  13.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_0 (FF)
  Destination:          M_lightUp_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.689 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_0 to M_lightUp_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_0
    SLICE_X8Y42.A2       net (fanout=19)       1.534   M_pointer_q[0]
    SLICE_X8Y42.A        Tilo                  0.254   M_buttonPush_up
                                                       M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o1
    SLICE_X8Y42.B6       net (fanout=4)        0.152   M_buttonPush_right[0]_M_pointer_q[3]_AND_410_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X13Y31.B2      net (fanout=2)        1.669   _n0551_inv1
    SLICE_X13Y31.B       Tilo                  0.259   M_lightUp_q[5]
                                                       Mmux__n0575171
    SLICE_X13Y31.D1      net (fanout=16)       1.547   Mmux__n057517
    SLICE_X13Y31.CLK     Tas                   0.373   M_lightUp_q[5]
                                                       Mmux__n057512
                                                       M_lightUp_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.518ns (1.616ns logic, 4.902ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pointer_q_1 (FF)
  Destination:          M_lightUp_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.500ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.689 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pointer_q_1 to M_lightUp_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.476   M_pointer_q[1]
                                                       M_pointer_q_1
    SLICE_X7Y39.D6       net (fanout=20)       0.629   M_pointer_q[1]
    SLICE_X7Y39.D        Tilo                  0.259   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
                                                       M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o1
    SLICE_X8Y42.B1       net (fanout=3)        1.034   M_buttonPush_left[0]_M_pointer_q[3]_AND_406_o
    SLICE_X8Y42.B        Tilo                  0.254   M_buttonPush_up
                                                       _n0551_inv11
    SLICE_X13Y31.B2      net (fanout=2)        1.669   _n0551_inv1
    SLICE_X13Y31.B       Tilo                  0.259   M_lightUp_q[5]
                                                       Mmux__n0575171
    SLICE_X13Y31.D1      net (fanout=16)       1.547   Mmux__n057517
    SLICE_X13Y31.CLK     Tas                   0.373   M_lightUp_q[5]
                                                       Mmux__n057512
                                                       M_lightUp_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (1.621ns logic, 4.879ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond4/M_sync_out/CLK
  Logical resource: buttonPush/counter/button_cond5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond4/M_sync_out/CLK
  Logical resource: buttonPush/counter/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond4/M_sync_out/CLK
  Logical resource: buttonPush/counter/button_cond6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond4/M_sync_out/CLK
  Logical resource: buttonPush/counter/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond4/M_sync_out/CLK
  Logical resource: buttonPush/counter/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond4/M_sync_out/CLK
  Logical resource: buttonPush/counter/button_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_0/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: buttonPush/counter/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond3/M_ctr_q[3]/CLK
  Logical resource: buttonPush/counter/button_cond3/M_ctr_q_0/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond3/M_ctr_q[3]/CLK
  Logical resource: buttonPush/counter/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttonPush/counter/button_cond3/M_ctr_q[3]/CLK
  Logical resource: buttonPush/counter/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.274|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11323 paths, 0 nets, and 2351 connections

Design statistics:
   Minimum period:   7.274ns{1}   (Maximum frequency: 137.476MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 06:03:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



