// Seed: 2125411545
module module_0;
  always @(posedge ~id_1) begin
    begin
      $display;
    end
    `define pp_2 0
    disable id_3;
    id_3 <= 1 < `pp_2;
    #1;
    $display(id_3);
    id_1 <= id_3 > 1'b0;
    id_1 <= 1;
    id_3 = `pp_2;
    id_3 = 1 && `pp_2;
    id_1 <= 1;
    id_3 = id_3;
    id_1 = 1'b0;
  end
  assign id_1 = id_1;
  wire id_4, id_5;
  wire id_6;
  always @(posedge id_1) begin
    id_6 = id_6;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    input wand id_5,
    output tri id_6
);
  module_0();
endmodule
