== Memory map summary
FMC ADC alt trigger out registers

|===
|HW address | Type | Name | HDL name

|0x00
|REG
|version
|version

|0x04
|REG
|ctrl
|ctrl

|0x08
|REG
|seconds
|seconds

|0x10
|REG
|cycles
|cycles
|===

== Registers description
=== version
[horizontal]
HDL name:: version
address:: 0x0
block offset:: 0x0
access mode:: ro

Core version

[cols="8*^"]
|===

| 31
| 30
| 29
| 28
| 27
| 26
| 25
| 24

8+s| version[31:24]

| 23
| 22
| 21
| 20
| 19
| 18
| 17
| 16

8+s| version[23:16]

| 15
| 14
| 13
| 12
| 11
| 10
| 9
| 8

8+s| version[15:8]

| 7
| 6
| 5
| 4
| 3
| 2
| 1
| 0

8+s| version[7:0]
|===
=== ctrl
[horizontal]
HDL name:: ctrl
address:: 0x4
block offset:: 0x4
access mode:: rw

Control register

[cols="8*^"]
|===

| 31
| 30
| 29
| 28
| 27
| 26
| 25
| 24

| -
| -
| -
| -
| -
| -
| -
| -

| 23
| 22
| 21
| 20
| 19
| 18
| 17
| 16

| -
| -
| -
| -
| -
| -
| -
| -

| 15
| 14
| 13
| 12
| 11
| 10
| 9
| 8

| -
| -
| -
| -
| -
| -
| -
| -

| 7
| 6
| 5
| 4
| 3
| 2
| 1
| 0

| -
| -
| -
| -
| -
| -
| -
s| enable
|===

enable:: Enable trigger, cleared when triggered

=== seconds
[horizontal]
HDL name:: seconds
address:: 0x8
block offset:: 0x8
access mode:: rw

Time (seconds) to trigger

[cols="8*^"]
|===

| 63
| 62
| 61
| 60
| 59
| 58
| 57
| 56

8+s| seconds[63:56]

| 55
| 54
| 53
| 52
| 51
| 50
| 49
| 48

8+s| seconds[55:48]

| 47
| 46
| 45
| 44
| 43
| 42
| 41
| 40

8+s| seconds[47:40]

| 39
| 38
| 37
| 36
| 35
| 34
| 33
| 32

8+s| seconds[39:32]

| 31
| 30
| 29
| 28
| 27
| 26
| 25
| 24

8+s| seconds[31:24]

| 23
| 22
| 21
| 20
| 19
| 18
| 17
| 16

8+s| seconds[23:16]

| 15
| 14
| 13
| 12
| 11
| 10
| 9
| 8

8+s| seconds[15:8]

| 7
| 6
| 5
| 4
| 3
| 2
| 1
| 0

8+s| seconds[7:0]
|===
=== cycles
[horizontal]
HDL name:: cycles
address:: 0x10
block offset:: 0x10
access mode:: rw

Time (cycles) to trigger

[cols="8*^"]
|===

| 31
| 30
| 29
| 28
| 27
| 26
| 25
| 24

8+s| cycles[31:24]

| 23
| 22
| 21
| 20
| 19
| 18
| 17
| 16

8+s| cycles[23:16]

| 15
| 14
| 13
| 12
| 11
| 10
| 9
| 8

8+s| cycles[15:8]

| 7
| 6
| 5
| 4
| 3
| 2
| 1
| 0

8+s| cycles[7:0]
|===
