{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671123459896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671123459896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 08:57:39 2022 " "Processing started: Thu Dec 15 08:57:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671123459896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671123459896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full -c full " "Command: quartus_map --read_settings_files=on --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671123459896 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671123460931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/half_adder/half.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/half_adder/half.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half-data " "Found design unit 1: half-data" {  } { { "../half_adder/half.vhd" "" { Text "C:/altera/13.1/half_adder/half.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671123461956 ""} { "Info" "ISGN_ENTITY_NAME" "1 half " "Found entity 1: half" {  } { { "../half_adder/half.vhd" "" { Text "C:/altera/13.1/half_adder/half.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671123461956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671123461956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full-data " "Found design unit 1: full-data" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671123461966 ""} { "Info" "ISGN_ENTITY_NAME" "1 full " "Found entity 1: full" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671123461966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671123461966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full " "Elaborating entity \"full\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671123462122 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s full.vhd(5) " "VHDL Signal Declaration warning at full.vhd(5): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671123462171 "|full"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c full.vhd(5) " "VHDL Signal Declaration warning at full.vhd(5): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671123462171 "|full"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y1 full.vhd(14) " "Verilog HDL or VHDL warning at full.vhd(14): object \"y1\" assigned a value but never read" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671123462190 "|full"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y2 full.vhd(14) " "Verilog HDL or VHDL warning at full.vhd(14): object \"y2\" assigned a value but never read" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671123462190 "|full"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half half:x0 " "Elaborating entity \"half\" for hierarchy \"half:x0\"" {  } { { "full.vhd" "x0" { Text "C:/altera/13.1/full_adder/full.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671123462279 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s GND " "Pin \"s\" is stuck at GND" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671123463314 "|full|s"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671123463314 "|full|c"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671123463314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671123463841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671123463841 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671123463997 "|full|a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b " "No output dependent on input pin \"b\"" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671123463997 "|full|b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c0 " "No output dependent on input pin \"c0\"" {  } { { "full.vhd" "" { Text "C:/altera/13.1/full_adder/full.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671123463997 "|full|c0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671123463997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671123464007 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671123464007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671123464007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671123464144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 08:57:44 2022 " "Processing ended: Thu Dec 15 08:57:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671123464144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671123464144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671123464144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671123464144 ""}
