<stg><name>dut_conv</name>


<trans_list>

<trans id="933" from="1" to="2">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="2" to="3">
<condition id="469">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="3" to="4">
<condition id="470">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="3" to="2">
<condition id="718">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="4" to="5">
<condition id="471">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="4" to="3">
<condition id="716">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="5" to="6">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="6" to="186">
<condition id="474">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="6" to="7">
<condition id="475">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="6" to="25">
<condition id="476">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
<literal name="sel_tmp1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="7" to="8">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="8" to="9">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="9" to="10">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="10" to="11">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="11" to="12">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="12" to="13">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="13" to="14">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="14" to="15">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="15" to="16">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="16" to="17">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="17" to="18">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="18" to="19">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="19" to="20">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="20" to="21">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="21" to="22">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="22" to="23">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="23" to="24">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="24" to="25">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="25" to="26">
<condition id="498">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="25" to="45">
<condition id="499">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="26" to="27">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="27" to="28">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="28" to="29">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="29" to="30">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="30" to="31">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="31" to="32">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="32" to="33">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="33" to="34">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="34" to="35">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="35" to="36">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="36" to="37">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="37" to="38">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="38" to="39">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="39" to="40">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="40" to="41">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="41" to="42">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="42" to="43">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="43" to="44">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="44" to="45">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="45" to="46">
<condition id="522">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="45" to="65">
<condition id="523">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="46" to="47">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="47" to="48">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="48" to="49">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="49" to="50">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="50" to="51">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="51" to="52">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="52" to="53">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="53" to="54">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="54" to="55">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="55" to="56">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="56" to="57">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="57" to="58">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="58" to="59">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="59" to="60">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="60" to="61">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="61" to="62">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="62" to="63">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="63" to="64">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="64" to="65">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="65" to="66">
<condition id="546">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="65" to="84">
<condition id="547">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="66" to="67">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="67" to="68">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="68" to="69">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="69" to="70">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="70" to="71">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="71" to="72">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="72" to="73">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="73" to="74">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="74" to="75">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="75" to="76">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="76" to="77">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="77" to="78">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="78" to="79">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="79" to="80">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="80" to="81">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="81" to="82">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="82" to="83">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="83" to="84">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="84" to="85">
<condition id="569">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="84" to="104">
<condition id="570">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="85" to="86">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="86" to="87">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="87" to="88">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="88" to="89">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="89" to="90">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="90" to="91">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="91" to="92">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="92" to="93">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="93" to="94">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="94" to="95">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="95" to="96">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="96" to="97">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="97" to="98">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="98" to="99">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="99" to="100">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="100" to="101">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="101" to="102">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="102" to="103">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="103" to="104">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="104" to="105">
<condition id="593">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="104" to="124">
<condition id="594">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="105" to="106">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="106" to="107">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="107" to="108">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="108" to="109">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="109" to="110">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="110" to="111">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="111" to="112">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="112" to="113">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="113" to="114">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="114" to="115">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="115" to="116">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="116" to="117">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="117" to="118">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="118" to="119">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="119" to="120">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="120" to="121">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="121" to="122">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="122" to="123">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="123" to="124">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="124" to="125">
<condition id="617">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="124" to="143">
<condition id="618">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="125" to="126">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="126" to="127">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="127" to="128">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="128" to="129">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="129" to="130">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="130" to="131">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="131" to="132">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="132" to="133">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="133" to="134">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="134" to="135">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="135" to="136">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="136" to="137">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="137" to="138">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="138" to="139">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="139" to="140">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="140" to="141">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="141" to="142">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="142" to="143">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="143" to="144">
<condition id="640">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="143" to="163">
<condition id="641">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="144" to="145">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="145" to="146">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="146" to="147">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="147" to="148">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="148" to="149">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="149" to="150">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="150" to="151">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="151" to="152">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="152" to="153">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="153" to="154">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="154" to="155">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="155" to="156">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="156" to="157">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="157" to="158">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="158" to="159">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="159" to="160">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="160" to="161">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="161" to="162">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="162" to="163">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="163" to="164">
<condition id="664">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="163" to="185">
<condition id="665">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="164" to="165">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="165" to="166">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="166" to="167">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="167" to="168">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="168" to="169">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="169" to="170">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="170" to="171">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="171" to="172">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="172" to="173">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="173" to="174">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="174" to="175">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="175" to="176">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="176" to="177">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="177" to="178">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="178" to="179">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="179" to="180">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="180" to="181">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="181" to="182">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="182" to="183">
<condition id="686">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="182" to="184">
<condition id="685">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="183" to="185">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="184" to="185">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="185" to="6">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="186" to="187">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="187" to="188">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="188" to="189">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="189" to="190">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="190" to="191">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="191" to="192">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="192" to="193">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="193" to="194">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="194" to="195">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="195" to="196">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="196" to="197">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="197" to="198">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="198" to="199">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="199" to="200">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="200" to="201">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="201" to="202">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="202" to="203">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="203" to="4">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %L_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %L)

]]></node>
<StgValue><ssdm name="L_read"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

]]></node>
<StgValue><ssdm name="I_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %N_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %N)

]]></node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

]]></node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_47 = trunc i6 %I_read to i5

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %O = add i5 -2, %tmp_47

]]></node>
<StgValue><ssdm name="O"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="13" op_0_bw="5">
<![CDATA[
:6  %O_cast106_cast = zext i5 %O to i13

]]></node>
<StgValue><ssdm name="O_cast106_cast"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="9" op_0_bw="5">
<![CDATA[
:7  %O_cast105_cast = zext i5 %O to i9

]]></node>
<StgValue><ssdm name="O_cast105_cast"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="7">
<![CDATA[
:8  %tmp_48 = trunc i7 %M_read to i6

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="6">
<![CDATA[
:9  %I_cast5 = zext i6 %I_read to i9

]]></node>
<StgValue><ssdm name="I_cast5"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="9" op_0_bw="7">
<![CDATA[
:10  %N_cast = zext i7 %N_read to i9

]]></node>
<StgValue><ssdm name="N_cast"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %tmp_i = add i5 -1, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="13" op_0_bw="6">
<![CDATA[
:12  %I_cast7 = zext i6 %I_read to i13

]]></node>
<StgValue><ssdm name="I_cast7"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %n = phi i6 [ 0, %0 ], [ %n_2, %48 ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="6">
<![CDATA[
:1  %n_cast = zext i6 %n to i7

]]></node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_s = icmp slt i7 %n_cast, %N_read

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %n_2 = add i6 %n, 1

]]></node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %2, label %49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="9" op_0_bw="6">
<![CDATA[
:0  %n_cast1 = zext i6 %n to i9

]]></node>
<StgValue><ssdm name="n_cast1"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 32, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_23 = mul i9 %n_cast1, %O_cast105_cast

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %x_assign = phi i5 [ 0, %2 ], [ %x, %47 ]

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="13" op_0_bw="5">
<![CDATA[
:1  %x_cast = zext i5 %x_assign to i13

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %exitcond = icmp eq i5 %x_assign, %O

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %x = add i5 %x_assign, 1

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %48, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="13" op_0_bw="5">
<![CDATA[
:2  %tmp_51_1_cast1 = zext i5 %x to i13

]]></node>
<StgValue><ssdm name="tmp_51_1_cast1"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %x_assign_2 = add i5 %x_assign, 2

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="13" op_0_bw="5">
<![CDATA[
:4  %tmp_51_2_cast1 = zext i5 %x_assign_2 to i13

]]></node>
<StgValue><ssdm name="tmp_51_2_cast1"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %notlhs_i = icmp ugt i5 %tmp_i, %x_assign

]]></node>
<StgValue><ssdm name="notlhs_i"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %sel_tmp_i = icmp ne i5 %x_assign, 0

]]></node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %notlhs_i3 = icmp ugt i5 %tmp_i, %x

]]></node>
<StgValue><ssdm name="notlhs_i3"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %sel_tmp_i2 = icmp ne i5 %x, 0

]]></node>
<StgValue><ssdm name="sel_tmp_i2"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %notlhs_i6 = icmp ugt i5 %tmp_i, %x_assign_2

]]></node>
<StgValue><ssdm name="notlhs_i6"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %sel_tmp_i5 = icmp ne i5 %x_assign_2, 0

]]></node>
<StgValue><ssdm name="sel_tmp_i5"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %y_assign = phi i5 [ 0, %4 ], [ %y, %46 ]

]]></node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="9" op_0_bw="5">
<![CDATA[
:1  %y_cast = zext i5 %y_assign to i9

]]></node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3 = icmp eq i5 %y_assign, %O

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %y = add i5 %y_assign, 1

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %47, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp4 = add i9 %y_cast, %tmp_23

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="13" op_0_bw="9">
<![CDATA[
:3  %tmp4_cast_cast = zext i9 %tmp4 to i13

]]></node>
<StgValue><ssdm name="tmp4_cast_cast"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %tmp5 = mul i13 %tmp4_cast_cast, %O_cast106_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %y_assign_2 = add i5 %y_assign, 2

]]></node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %notrhs_i = icmp ne i5 %y_assign, 0

]]></node>
<StgValue><ssdm name="notrhs_i"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %tmp_5_i = icmp ugt i5 %tmp_i, %y_assign

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %notrhs_i3 = icmp ne i5 %y, 0

]]></node>
<StgValue><ssdm name="notrhs_i3"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %tmp_5_i5 = icmp ugt i5 %tmp_i, %y

]]></node>
<StgValue><ssdm name="tmp_5_i5"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %notrhs_i1 = icmp ne i5 %y_assign_2, 0

]]></node>
<StgValue><ssdm name="notrhs_i1"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:18  %tmp_5_i1 = icmp ugt i5 %tmp_i, %y_assign_2

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_25)

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %o_index = add i13 %tmp5, %x_cast

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp31 = and i1 %notrhs_i, %notlhs_i

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp32 = and i1 %tmp_5_i, %sel_tmp_i

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %sel_tmp1_i = and i1 %tmp32, %tmp31

]]></node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp33 = and i1 %notrhs_i3, %notlhs_i

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp34 = and i1 %tmp_5_i5, %sel_tmp_i

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %sel_tmp1_i8 = and i1 %tmp34, %tmp33

]]></node>
<StgValue><ssdm name="sel_tmp1_i8"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp35 = and i1 %notrhs_i1, %notlhs_i

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %tmp36 = and i1 %tmp_5_i1, %sel_tmp_i

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %sel_tmp1_i1 = and i1 %tmp36, %tmp35

]]></node>
<StgValue><ssdm name="sel_tmp1_i1"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp37 = and i1 %notrhs_i, %notlhs_i3

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp38 = and i1 %tmp_5_i, %sel_tmp_i2

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %sel_tmp1_i2 = and i1 %tmp38, %tmp37

]]></node>
<StgValue><ssdm name="sel_tmp1_i2"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp39 = and i1 %notrhs_i3, %notlhs_i3

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp41 = and i1 %tmp_5_i5, %sel_tmp_i2

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %sel_tmp1_i3 = and i1 %tmp41, %tmp39

]]></node>
<StgValue><ssdm name="sel_tmp1_i3"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %tmp42 = and i1 %notrhs_i1, %notlhs_i3

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %tmp43 = and i1 %tmp_5_i1, %sel_tmp_i2

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %sel_tmp1_i4 = and i1 %tmp43, %tmp42

]]></node>
<StgValue><ssdm name="sel_tmp1_i4"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %tmp44 = and i1 %notrhs_i, %notlhs_i6

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32  %tmp46 = and i1 %tmp_5_i, %sel_tmp_i5

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %sel_tmp1_i5 = and i1 %tmp46, %tmp44

]]></node>
<StgValue><ssdm name="sel_tmp1_i5"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %tmp47 = and i1 %notrhs_i3, %notlhs_i6

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:35  %tmp48 = and i1 %tmp_5_i5, %sel_tmp_i5

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %sel_tmp1_i6 = and i1 %tmp48, %tmp47

]]></node>
<StgValue><ssdm name="sel_tmp1_i6"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %tmp49 = and i1 %notrhs_i1, %notlhs_i6

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:38  %tmp50 = and i1 %tmp_5_i1, %sel_tmp_i5

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %sel_tmp1_i7 = and i1 %tmp50, %tmp49

]]></node>
<StgValue><ssdm name="sel_tmp1_i7"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum = phi i32 [ 0, %6 ], [ %sum_1, %._crit_edge.2.2 ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %m = phi i5 [ 0, %6 ], [ %m_4, %._crit_edge.2.2 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i9 [ 0, %6 ], [ %next_mul, %._crit_edge.2.2 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:3  %phi_mul1 = phi i9 [ 0, %6 ], [ %next_mul1, %._crit_edge.2.2 ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="5">
<![CDATA[
:4  %m_cast = zext i5 %m to i6

]]></node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_27 = icmp slt i6 %m_cast, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %m_4 = add i5 %m, 1

]]></node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_27, label %8, label %45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %next_mul = add i9 %phi_mul, %I_cast5

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %next_mul1 = add i9 %phi_mul1, %N_cast

]]></node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_29 = add i9 %n_cast1, %phi_mul1

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="13" op_0_bw="9">
<![CDATA[
:4  %tmp_34_cast1 = zext i9 %tmp_29 to i13

]]></node>
<StgValue><ssdm name="tmp_34_cast1"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:5  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_29, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="13" op_0_bw="12">
<![CDATA[
:6  %p_shl_cast = zext i12 %p_shl to i13

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp_30 = add i13 %p_shl_cast, %tmp_34_cast1

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %sel_tmp1_i, label %11, label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp6 = add i9 %phi_mul, %y_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="13" op_0_bw="9">
<![CDATA[
:1  %tmp6_cast = zext i9 %tmp6 to i13

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
<literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp7 = mul i13 %I_cast7, %tmp6_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="28" op_0_bw="13">
<![CDATA[
:0  %zext2_cast = zext i13 %o_index to i28

]]></node>
<StgValue><ssdm name="zext2_cast"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:1  %mul1 = mul i28 %zext2_cast, 12946

]]></node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_51 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul1, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="325" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_index = add i13 %tmp7, %x_cast

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="28" op_0_bw="13">
<![CDATA[
:4  %zext_cast = zext i13 %i_index to i28

]]></node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:5  %mul = mul i28 %zext_cast, 12946

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_52 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="330" st_id="8" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="331" st_id="9" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="332" st_id="10" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="333" st_id="11" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="334" st_id="12" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="335" st_id="13" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="336" st_id="14" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="337" st_id="15" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="338" st_id="16" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="339" st_id="17" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="340" st_id="18" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="341" st_id="19" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="342" st_id="20" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="343" st_id="21" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="344" st_id="22" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="345" st_id="23" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %newIndex5 = urem i13 %i_index, 1296

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="13">
<![CDATA[
:10  %newIndex6 = zext i13 %newIndex5 to i64

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_0_addr = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="11">
<![CDATA[
:12  %input_0_load = load i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_1_addr = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_1_load = load i1* %input_1_addr, align 1

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_2_addr = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_2_load = load i1* %input_2_addr, align 1

]]></node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_3_addr = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_3_load = load i1* %input_3_addr, align 1

]]></node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="13" op_0_bw="4">
<![CDATA[
:7  %arrayNo3 = sext i4 %tmp_52 to i13

]]></node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="13">
<![CDATA[
:8  %arrayNo3_cast = zext i13 %arrayNo3 to i32

]]></node>
<StgValue><ssdm name="arrayNo3_cast"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="11">
<![CDATA[
:12  %input_0_load = load i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_1_load = load i1* %input_1_addr, align 1

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_2_load = load i1* %input_2_addr, align 1

]]></node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_3_load = load i1* %input_3_addr, align 1

]]></node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:19  %tmp_34 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load, i1 %input_1_load, i1 %input_2_load, i1 %input_3_load, i32 %arrayNo3_cast)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="64" op_0_bw="13">
<![CDATA[
:20  %tmp_35 = zext i13 %tmp_30 to i64

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %L_read, label %12, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="w_conv1_addr"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load = load i1* %w_conv1_addr, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_35

]]></node>
<StgValue><ssdm name="w_conv2_addr"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load = load i1* %w_conv2_addr, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="368" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load = load i1* %w_conv1_addr, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load = load i1* %w_conv2_addr, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
<literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_pn = phi i1 [ %w_conv1_load, %10 ], [ %w_conv2_load, %12 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_pn"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in = xor i1 %w_conv1_load_pn, %tmp_34

]]></node>
<StgValue><ssdm name="p_pn_in_in"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in = xor i1 %p_pn_in_in, true

]]></node>
<StgValue><ssdm name="p_pn_in"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="sel_tmp1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.0.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge.0.0:0  %one_out_3 = phi i1 [ %p_pn_in, %9 ], [ false, %8 ]

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge.0.0:1  %mac_num_2 = phi i1 [ true, %9 ], [ false, %8 ]

]]></node>
<StgValue><ssdm name="mac_num_2"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge.0.0:2  %one_out_3_cast = zext i1 %one_out_3 to i2

]]></node>
<StgValue><ssdm name="one_out_3_cast"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge.0.0:3  %mac_num_2_cast = zext i1 %mac_num_2 to i2

]]></node>
<StgValue><ssdm name="mac_num_2_cast"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0:4  br i1 %sel_tmp1_i8, label %15, label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp40 = add i9 %phi_mul, 1

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_0_1 = add i9 %y_cast, %tmp40

]]></node>
<StgValue><ssdm name="tmp6_0_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_0_1_cast = zext i9 %tmp6_0_1 to i13

]]></node>
<StgValue><ssdm name="tmp6_0_1_cast"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_0_1 = mul i13 %I_cast7, %tmp6_0_1_cast

]]></node>
<StgValue><ssdm name="tmp7_0_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="385" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_0_1 = add i13 %tmp7_0_1, %x_cast

]]></node>
<StgValue><ssdm name="i_index_0_1"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext1_cast = zext i13 %i_index_0_1 to i28

]]></node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul2 = mul i28 %zext1_cast, 12946

]]></node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_53 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul2, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="390" st_id="28" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="391" st_id="29" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="392" st_id="30" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="393" st_id="31" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="394" st_id="32" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="395" st_id="33" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="396" st_id="34" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="397" st_id="35" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="398" st_id="36" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="399" st_id="37" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="400" st_id="38" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="401" st_id="39" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="402" st_id="40" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="403" st_id="41" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="404" st_id="42" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="405" st_id="43" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex9 = urem i13 %i_index_0_1, 1296

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="406" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex1 = zext i13 %newIndex9 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="407" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_515 = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_0_addr_515"/></StgValue>
</operation>

<operation id="408" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_515 = load i1* %input_0_addr_515, align 1

]]></node>
<StgValue><ssdm name="input_0_load_515"/></StgValue>
</operation>

<operation id="409" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_4 = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_1_addr_4"/></StgValue>
</operation>

<operation id="410" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_4 = load i1* %input_1_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="411" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_4 = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_2_addr_4"/></StgValue>
</operation>

<operation id="412" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_4 = load i1* %input_2_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="413" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_4 = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_3_addr_4"/></StgValue>
</operation>

<operation id="414" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_4 = load i1* %input_3_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="415" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_0_1 = add i13 %tmp_30, 3

]]></node>
<StgValue><ssdm name="w_index_0_1"/></StgValue>
</operation>

<operation id="416" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="13" op_0_bw="4">
<![CDATA[
:9  %arrayNo5 = sext i4 %tmp_53 to i13

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="417" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo5_cast = zext i13 %arrayNo5 to i32

]]></node>
<StgValue><ssdm name="arrayNo5_cast"/></StgValue>
</operation>

<operation id="418" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_515 = load i1* %input_0_addr_515, align 1

]]></node>
<StgValue><ssdm name="input_0_load_515"/></StgValue>
</operation>

<operation id="419" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_4 = load i1* %input_1_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="420" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_4 = load i1* %input_2_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="421" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_4 = load i1* %input_3_addr_4, align 1

]]></node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="422" st_id="44" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:21  %tmp_36 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load_515, i1 %input_1_load_4, i1 %input_2_load_4, i1 %input_3_load_4, i32 %arrayNo5_cast)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="423" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="64" op_0_bw="13">
<![CDATA[
:22  %tmp_60_0_1 = zext i13 %w_index_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_0_1"/></StgValue>
</operation>

<operation id="424" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %L_read, label %16, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_1 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_0_1

]]></node>
<StgValue><ssdm name="w_conv1_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="44" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_1 = load i1* %w_conv1_addr_1, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_1"/></StgValue>
</operation>

<operation id="427" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_1 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_0_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="44" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_1 = load i1* %w_conv2_addr_1, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="429" st_id="45" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_1 = load i1* %w_conv1_addr_1, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_1"/></StgValue>
</operation>

<operation id="430" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="45" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_1 = load i1* %w_conv2_addr_1, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_1"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_1_pn = phi i1 [ %w_conv1_load_1, %14 ], [ %w_conv2_load_1, %16 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_1_pn"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_0_1 = xor i1 %w_conv1_load_1_pn, %tmp_36

]]></node>
<StgValue><ssdm name="p_pn_in_in_0_1"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_0_1 = xor i1 %p_pn_in_in_0_1, true

]]></node>
<StgValue><ssdm name="p_pn_in_0_1"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="2" op_0_bw="1">
<![CDATA[
:3  %p_pn_0_1_cast = zext i1 %p_pn_in_0_1 to i2

]]></node>
<StgValue><ssdm name="p_pn_0_1_cast"/></StgValue>
</operation>

<operation id="437" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %one_out_2_0_1 = add i2 %one_out_3_cast, %p_pn_0_1_cast

]]></node>
<StgValue><ssdm name="one_out_2_0_1"/></StgValue>
</operation>

<operation id="438" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5  %mac_num_3_0_1 = select i1 %mac_num_2, i2 -2, i2 1

]]></node>
<StgValue><ssdm name="mac_num_3_0_1"/></StgValue>
</operation>

<operation id="439" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="sel_tmp1_i8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.0.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge.0.1:0  %one_out_3_0_1 = phi i2 [ %one_out_2_0_1, %13 ], [ %one_out_3_cast, %._crit_edge.0.0 ]

]]></node>
<StgValue><ssdm name="one_out_3_0_1"/></StgValue>
</operation>

<operation id="441" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge.0.1:1  %mac_num_2_0_1 = phi i2 [ %mac_num_3_0_1, %13 ], [ %mac_num_2_cast, %._crit_edge.0.0 ]

]]></node>
<StgValue><ssdm name="mac_num_2_0_1"/></StgValue>
</operation>

<operation id="442" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.1:2  br i1 %sel_tmp1_i1, label %19, label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp45 = add i9 %phi_mul, 2

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="444" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_0_2 = add i9 %y_cast, %tmp45

]]></node>
<StgValue><ssdm name="tmp6_0_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="445" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_0_2_cast = zext i9 %tmp6_0_2 to i13

]]></node>
<StgValue><ssdm name="tmp6_0_2_cast"/></StgValue>
</operation>

<operation id="446" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_0_2 = mul i13 %I_cast7, %tmp6_0_2_cast

]]></node>
<StgValue><ssdm name="tmp7_0_2"/></StgValue>
</operation>

<operation id="447" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_0_2 = add i13 %tmp7_0_2, %x_cast

]]></node>
<StgValue><ssdm name="i_index_0_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="448" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext4_cast = zext i13 %i_index_0_2 to i28

]]></node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul5 = mul i28 %zext4_cast, 12946

]]></node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="450" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_54 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul5, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="451" st_id="47" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="452" st_id="48" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="453" st_id="49" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="454" st_id="50" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="455" st_id="51" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="456" st_id="52" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="457" st_id="53" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="458" st_id="54" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="459" st_id="55" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="460" st_id="56" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="461" st_id="57" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="462" st_id="58" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="463" st_id="59" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="464" st_id="60" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="465" st_id="61" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="466" st_id="62" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="467" st_id="63" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex2 = urem i13 %i_index_0_2, 1296

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="468" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex7 = zext i13 %newIndex2 to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="469" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_516 = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_0_addr_516"/></StgValue>
</operation>

<operation id="470" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_516 = load i1* %input_0_addr_516, align 1

]]></node>
<StgValue><ssdm name="input_0_load_516"/></StgValue>
</operation>

<operation id="471" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_5 = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_1_addr_5"/></StgValue>
</operation>

<operation id="472" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_5 = load i1* %input_1_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="473" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_5 = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_2_addr_5"/></StgValue>
</operation>

<operation id="474" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_5 = load i1* %input_2_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="475" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_5 = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_3_addr_5"/></StgValue>
</operation>

<operation id="476" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_5 = load i1* %input_3_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="477" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_0_2 = add i13 %tmp_30, 6

]]></node>
<StgValue><ssdm name="w_index_0_2"/></StgValue>
</operation>

<operation id="478" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="13" op_0_bw="4">
<![CDATA[
:9  %arrayNo7 = sext i4 %tmp_54 to i13

]]></node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="479" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo7_cast = zext i13 %arrayNo7 to i32

]]></node>
<StgValue><ssdm name="arrayNo7_cast"/></StgValue>
</operation>

<operation id="480" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_516 = load i1* %input_0_addr_516, align 1

]]></node>
<StgValue><ssdm name="input_0_load_516"/></StgValue>
</operation>

<operation id="481" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_5 = load i1* %input_1_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="482" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_5 = load i1* %input_2_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="483" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_5 = load i1* %input_3_addr_5, align 1

]]></node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="484" st_id="64" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:21  %tmp_37 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load_516, i1 %input_1_load_5, i1 %input_2_load_5, i1 %input_3_load_5, i32 %arrayNo7_cast)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="485" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="64" op_0_bw="13">
<![CDATA[
:22  %tmp_60_0_2 = zext i13 %w_index_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_60_0_2"/></StgValue>
</operation>

<operation id="486" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %L_read, label %20, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_2 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_0_2

]]></node>
<StgValue><ssdm name="w_conv1_addr_2"/></StgValue>
</operation>

<operation id="488" st_id="64" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_2 = load i1* %w_conv1_addr_2, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_2"/></StgValue>
</operation>

<operation id="489" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_2 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_0_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_2"/></StgValue>
</operation>

<operation id="490" st_id="64" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_2 = load i1* %w_conv2_addr_2, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="491" st_id="65" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_2 = load i1* %w_conv1_addr_2, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_2"/></StgValue>
</operation>

<operation id="492" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="65" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_2 = load i1* %w_conv2_addr_2, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_2"/></StgValue>
</operation>

<operation id="494" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_2_pn = phi i1 [ %w_conv1_load_2, %18 ], [ %w_conv2_load_2, %20 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_2_pn"/></StgValue>
</operation>

<operation id="496" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_0_2 = xor i1 %w_conv1_load_2_pn, %tmp_37

]]></node>
<StgValue><ssdm name="p_pn_in_in_0_2"/></StgValue>
</operation>

<operation id="497" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_0_2 = xor i1 %p_pn_in_in_0_2, true

]]></node>
<StgValue><ssdm name="p_pn_in_0_2"/></StgValue>
</operation>

<operation id="498" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="2" op_0_bw="1">
<![CDATA[
:3  %p_pn_0_2_cast = zext i1 %p_pn_in_0_2 to i2

]]></node>
<StgValue><ssdm name="p_pn_0_2_cast"/></StgValue>
</operation>

<operation id="499" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %one_out_2_0_2 = add i2 %one_out_3_0_1, %p_pn_0_2_cast

]]></node>
<StgValue><ssdm name="one_out_2_0_2"/></StgValue>
</operation>

<operation id="500" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %mac_num_3_0_2 = add i2 %mac_num_2_0_1, 1

]]></node>
<StgValue><ssdm name="mac_num_3_0_2"/></StgValue>
</operation>

<operation id="501" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="sel_tmp1_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.0.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge.0.2:0  %one_out_3_0_2 = phi i2 [ %one_out_2_0_2, %17 ], [ %one_out_3_0_1, %._crit_edge.0.1 ]

]]></node>
<StgValue><ssdm name="one_out_3_0_2"/></StgValue>
</operation>

<operation id="503" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge.0.2:1  %mac_num_2_0_2 = phi i2 [ %mac_num_3_0_2, %17 ], [ %mac_num_2_0_1, %._crit_edge.0.1 ]

]]></node>
<StgValue><ssdm name="mac_num_2_0_2"/></StgValue>
</operation>

<operation id="504" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.0.2:2  %one_out_3_0_2_cast = zext i2 %one_out_3_0_2 to i3

]]></node>
<StgValue><ssdm name="one_out_3_0_2_cast"/></StgValue>
</operation>

<operation id="505" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.0.2:3  %mac_num_2_0_2_cast = zext i2 %mac_num_2_0_2 to i3

]]></node>
<StgValue><ssdm name="mac_num_2_0_2_cast"/></StgValue>
</operation>

<operation id="506" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.2:4  br i1 %sel_tmp1_i2, label %23, label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp6_1 = add i9 %phi_mul, %y_cast

]]></node>
<StgValue><ssdm name="tmp6_1"/></StgValue>
</operation>

<operation id="508" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="13" op_0_bw="9">
<![CDATA[
:1  %tmp6_1_cast = zext i9 %tmp6_1 to i13

]]></node>
<StgValue><ssdm name="tmp6_1_cast"/></StgValue>
</operation>

<operation id="509" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp7_1 = mul i13 %I_cast7, %tmp6_1_cast

]]></node>
<StgValue><ssdm name="tmp7_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="510" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_index_1 = add i13 %tmp7_1, %tmp_51_1_cast1

]]></node>
<StgValue><ssdm name="i_index_1"/></StgValue>
</operation>

<operation id="511" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="28" op_0_bw="13">
<![CDATA[
:5  %zext7_cast = zext i13 %i_index_1 to i28

]]></node>
<StgValue><ssdm name="zext7_cast"/></StgValue>
</operation>

<operation id="512" st_id="66" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:6  %mul8 = mul i28 %zext7_cast, 12946

]]></node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="513" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_55 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul8, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="514" st_id="66" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="515" st_id="67" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="516" st_id="68" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="517" st_id="69" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="518" st_id="70" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="519" st_id="71" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="520" st_id="72" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="521" st_id="73" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="522" st_id="74" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="523" st_id="75" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="524" st_id="76" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="525" st_id="77" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="526" st_id="78" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="527" st_id="79" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="528" st_id="80" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="529" st_id="81" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="530" st_id="82" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex8 = urem i13 %i_index_1, 1296

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="531" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="13">
<![CDATA[
:11  %newIndex11 = zext i13 %newIndex8 to i64

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="532" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %input_0_addr_517 = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_0_addr_517"/></StgValue>
</operation>

<operation id="533" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="11">
<![CDATA[
:13  %input_0_load_517 = load i1* %input_0_addr_517, align 1

]]></node>
<StgValue><ssdm name="input_0_load_517"/></StgValue>
</operation>

<operation id="534" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %input_1_addr_6 = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_1_addr_6"/></StgValue>
</operation>

<operation id="535" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="11">
<![CDATA[
:15  %input_1_load_6 = load i1* %input_1_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="536" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_2_addr_6 = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_2_addr_6"/></StgValue>
</operation>

<operation id="537" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="11">
<![CDATA[
:17  %input_2_load_6 = load i1* %input_2_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="538" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %input_3_addr_6 = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="input_3_addr_6"/></StgValue>
</operation>

<operation id="539" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="11">
<![CDATA[
:19  %input_3_load_6 = load i1* %input_3_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="540" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %w_index_1 = add i13 %tmp_30, 1

]]></node>
<StgValue><ssdm name="w_index_1"/></StgValue>
</operation>

<operation id="541" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="13" op_0_bw="4">
<![CDATA[
:8  %arrayNo9 = sext i4 %tmp_55 to i13

]]></node>
<StgValue><ssdm name="arrayNo9"/></StgValue>
</operation>

<operation id="542" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="13">
<![CDATA[
:9  %arrayNo9_cast = zext i13 %arrayNo9 to i32

]]></node>
<StgValue><ssdm name="arrayNo9_cast"/></StgValue>
</operation>

<operation id="543" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="11">
<![CDATA[
:13  %input_0_load_517 = load i1* %input_0_addr_517, align 1

]]></node>
<StgValue><ssdm name="input_0_load_517"/></StgValue>
</operation>

<operation id="544" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="11">
<![CDATA[
:15  %input_1_load_6 = load i1* %input_1_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="545" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="11">
<![CDATA[
:17  %input_2_load_6 = load i1* %input_2_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="546" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="11">
<![CDATA[
:19  %input_3_load_6 = load i1* %input_3_addr_6, align 1

]]></node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="547" st_id="83" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:20  %tmp_40 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load_517, i1 %input_1_load_6, i1 %input_2_load_6, i1 %input_3_load_6, i32 %arrayNo9_cast)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="548" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="64" op_0_bw="13">
<![CDATA[
:21  %tmp_60_1 = zext i13 %w_index_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="549" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %L_read, label %24, label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_3 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1

]]></node>
<StgValue><ssdm name="w_conv1_addr_3"/></StgValue>
</operation>

<operation id="551" st_id="83" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_3 = load i1* %w_conv1_addr_3, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_3"/></StgValue>
</operation>

<operation id="552" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_3 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_3"/></StgValue>
</operation>

<operation id="553" st_id="83" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_3 = load i1* %w_conv2_addr_3, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="554" st_id="84" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_3 = load i1* %w_conv1_addr_3, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_3"/></StgValue>
</operation>

<operation id="555" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="84" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_3 = load i1* %w_conv2_addr_3, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_3"/></StgValue>
</operation>

<operation id="557" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_3_pn = phi i1 [ %w_conv1_load_3, %22 ], [ %w_conv2_load_3, %24 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_3_pn"/></StgValue>
</operation>

<operation id="559" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_1 = xor i1 %w_conv1_load_3_pn, %tmp_40

]]></node>
<StgValue><ssdm name="p_pn_in_in_1"/></StgValue>
</operation>

<operation id="560" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_1 = xor i1 %p_pn_in_in_1, true

]]></node>
<StgValue><ssdm name="p_pn_in_1"/></StgValue>
</operation>

<operation id="561" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="3" op_0_bw="1">
<![CDATA[
:3  %p_pn_1_cast = zext i1 %p_pn_in_1 to i3

]]></node>
<StgValue><ssdm name="p_pn_1_cast"/></StgValue>
</operation>

<operation id="562" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %one_out_2_1 = add i3 %one_out_3_0_2_cast, %p_pn_1_cast

]]></node>
<StgValue><ssdm name="one_out_2_1"/></StgValue>
</operation>

<operation id="563" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %mac_num_3_1 = add i3 %mac_num_2_0_2_cast, 1

]]></node>
<StgValue><ssdm name="mac_num_3_1"/></StgValue>
</operation>

<operation id="564" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="sel_tmp1_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.1.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.0:0  %one_out_3_1 = phi i3 [ %one_out_2_1, %21 ], [ %one_out_3_0_2_cast, %._crit_edge.0.2 ]

]]></node>
<StgValue><ssdm name="one_out_3_1"/></StgValue>
</operation>

<operation id="566" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.0:1  %mac_num_2_1 = phi i3 [ %mac_num_3_1, %21 ], [ %mac_num_2_0_2_cast, %._crit_edge.0.2 ]

]]></node>
<StgValue><ssdm name="mac_num_2_1"/></StgValue>
</operation>

<operation id="567" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.0:2  br i1 %sel_tmp1_i3, label %27, label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp51 = add i9 %phi_mul, 1

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="569" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_1_1 = add i9 %y_cast, %tmp51

]]></node>
<StgValue><ssdm name="tmp6_1_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="570" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_1_1_cast = zext i9 %tmp6_1_1 to i13

]]></node>
<StgValue><ssdm name="tmp6_1_1_cast"/></StgValue>
</operation>

<operation id="571" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_1_1 = mul i13 %I_cast7, %tmp6_1_1_cast

]]></node>
<StgValue><ssdm name="tmp7_1_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="572" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_1_1 = add i13 %tmp7_1_1, %tmp_51_1_cast1

]]></node>
<StgValue><ssdm name="i_index_1_1"/></StgValue>
</operation>

<operation id="573" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext3_cast = zext i13 %i_index_1_1 to i28

]]></node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="574" st_id="86" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul3 = mul i28 %zext3_cast, 12946

]]></node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="575" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_56 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul3, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="576" st_id="86" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="577" st_id="87" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="578" st_id="88" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="579" st_id="89" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="580" st_id="90" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="581" st_id="91" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="582" st_id="92" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="583" st_id="93" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="584" st_id="94" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="585" st_id="95" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="586" st_id="96" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="587" st_id="97" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="588" st_id="98" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="589" st_id="99" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="590" st_id="100" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="591" st_id="101" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="592" st_id="102" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex12 = urem i13 %i_index_1_1, 1296

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="593" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex13 = zext i13 %newIndex12 to i64

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="594" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_518 = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex13

]]></node>
<StgValue><ssdm name="input_0_addr_518"/></StgValue>
</operation>

<operation id="595" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_518 = load i1* %input_0_addr_518, align 1

]]></node>
<StgValue><ssdm name="input_0_load_518"/></StgValue>
</operation>

<operation id="596" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_7 = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex13

]]></node>
<StgValue><ssdm name="input_1_addr_7"/></StgValue>
</operation>

<operation id="597" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_7 = load i1* %input_1_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="598" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_7 = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex13

]]></node>
<StgValue><ssdm name="input_2_addr_7"/></StgValue>
</operation>

<operation id="599" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_7 = load i1* %input_2_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="600" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_7 = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex13

]]></node>
<StgValue><ssdm name="input_3_addr_7"/></StgValue>
</operation>

<operation id="601" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_7 = load i1* %input_3_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="602" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_1_1 = add i13 %tmp_30, 4

]]></node>
<StgValue><ssdm name="w_index_1_1"/></StgValue>
</operation>

<operation id="603" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="13" op_0_bw="4">
<![CDATA[
:9  %arrayNo2 = sext i4 %tmp_56 to i13

]]></node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="604" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo11_cast = zext i13 %arrayNo2 to i32

]]></node>
<StgValue><ssdm name="arrayNo11_cast"/></StgValue>
</operation>

<operation id="605" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_518 = load i1* %input_0_addr_518, align 1

]]></node>
<StgValue><ssdm name="input_0_load_518"/></StgValue>
</operation>

<operation id="606" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_7 = load i1* %input_1_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="607" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_7 = load i1* %input_2_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="608" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_7 = load i1* %input_3_addr_7, align 1

]]></node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="609" st_id="103" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:21  %tmp_41 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load_518, i1 %input_1_load_7, i1 %input_2_load_7, i1 %input_3_load_7, i32 %arrayNo11_cast)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="610" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="64" op_0_bw="13">
<![CDATA[
:22  %tmp_60_1_1 = zext i13 %w_index_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_1_1"/></StgValue>
</operation>

<operation id="611" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %L_read, label %28, label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_4 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1_1

]]></node>
<StgValue><ssdm name="w_conv1_addr_4"/></StgValue>
</operation>

<operation id="613" st_id="103" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_4 = load i1* %w_conv1_addr_4, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_4"/></StgValue>
</operation>

<operation id="614" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_4 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_4"/></StgValue>
</operation>

<operation id="615" st_id="103" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_4 = load i1* %w_conv2_addr_4, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_4"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="616" st_id="104" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_4 = load i1* %w_conv1_addr_4, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_4"/></StgValue>
</operation>

<operation id="617" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="104" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_4 = load i1* %w_conv2_addr_4, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_4"/></StgValue>
</operation>

<operation id="619" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_4_pn = phi i1 [ %w_conv1_load_4, %26 ], [ %w_conv2_load_4, %28 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_4_pn"/></StgValue>
</operation>

<operation id="621" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_1_1 = xor i1 %w_conv1_load_4_pn, %tmp_41

]]></node>
<StgValue><ssdm name="p_pn_in_in_1_1"/></StgValue>
</operation>

<operation id="622" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_1_1 = xor i1 %p_pn_in_in_1_1, true

]]></node>
<StgValue><ssdm name="p_pn_in_1_1"/></StgValue>
</operation>

<operation id="623" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="3" op_0_bw="1">
<![CDATA[
:3  %p_pn_1_1_cast = zext i1 %p_pn_in_1_1 to i3

]]></node>
<StgValue><ssdm name="p_pn_1_1_cast"/></StgValue>
</operation>

<operation id="624" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %one_out_2_1_1 = add i3 %one_out_3_1, %p_pn_1_1_cast

]]></node>
<StgValue><ssdm name="one_out_2_1_1"/></StgValue>
</operation>

<operation id="625" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %mac_num_3_1_1 = add i3 %mac_num_2_1, 1

]]></node>
<StgValue><ssdm name="mac_num_3_1_1"/></StgValue>
</operation>

<operation id="626" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="sel_tmp1_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.1.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.1:0  %one_out_3_1_1 = phi i3 [ %one_out_2_1_1, %25 ], [ %one_out_3_1, %._crit_edge.1.0 ]

]]></node>
<StgValue><ssdm name="one_out_3_1_1"/></StgValue>
</operation>

<operation id="628" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.1:1  %mac_num_2_1_1 = phi i3 [ %mac_num_3_1_1, %25 ], [ %mac_num_2_1, %._crit_edge.1.0 ]

]]></node>
<StgValue><ssdm name="mac_num_2_1_1"/></StgValue>
</operation>

<operation id="629" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.1:2  br i1 %sel_tmp1_i4, label %31, label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="104" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp52 = add i9 %phi_mul, 2

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="631" st_id="104" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_1_2 = add i9 %y_cast, %tmp52

]]></node>
<StgValue><ssdm name="tmp6_1_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="632" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_1_2_cast = zext i9 %tmp6_1_2 to i13

]]></node>
<StgValue><ssdm name="tmp6_1_2_cast"/></StgValue>
</operation>

<operation id="633" st_id="105" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_1_2 = mul i13 %I_cast7, %tmp6_1_2_cast

]]></node>
<StgValue><ssdm name="tmp7_1_2"/></StgValue>
</operation>

<operation id="634" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_1_2 = add i13 %tmp7_1_2, %tmp_51_1_cast1

]]></node>
<StgValue><ssdm name="i_index_1_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="635" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext5_cast = zext i13 %i_index_1_2 to i28

]]></node>
<StgValue><ssdm name="zext5_cast"/></StgValue>
</operation>

<operation id="636" st_id="106" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul4 = mul i28 %zext5_cast, 12946

]]></node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="637" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_57 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul4, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="638" st_id="106" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="639" st_id="107" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="640" st_id="108" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="641" st_id="109" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="642" st_id="110" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="643" st_id="111" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="644" st_id="112" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="645" st_id="113" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="646" st_id="114" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="647" st_id="115" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="648" st_id="116" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="649" st_id="117" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="650" st_id="118" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="651" st_id="119" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="652" st_id="120" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="653" st_id="121" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="654" st_id="122" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex14 = urem i13 %i_index_1_2, 1296

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="655" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex15 = zext i13 %newIndex14 to i64

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="656" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_519 = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex15

]]></node>
<StgValue><ssdm name="input_0_addr_519"/></StgValue>
</operation>

<operation id="657" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_519 = load i1* %input_0_addr_519, align 1

]]></node>
<StgValue><ssdm name="input_0_load_519"/></StgValue>
</operation>

<operation id="658" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_8 = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex15

]]></node>
<StgValue><ssdm name="input_1_addr_8"/></StgValue>
</operation>

<operation id="659" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_8 = load i1* %input_1_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="660" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_8 = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex15

]]></node>
<StgValue><ssdm name="input_2_addr_8"/></StgValue>
</operation>

<operation id="661" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_8 = load i1* %input_2_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="662" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_8 = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex15

]]></node>
<StgValue><ssdm name="input_3_addr_8"/></StgValue>
</operation>

<operation id="663" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_8 = load i1* %input_3_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="664" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_1_2 = add i13 %tmp_30, 7

]]></node>
<StgValue><ssdm name="w_index_1_2"/></StgValue>
</operation>

<operation id="665" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="13" op_0_bw="4">
<![CDATA[
:9  %arrayNo4 = sext i4 %tmp_57 to i13

]]></node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="666" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo13_cast = zext i13 %arrayNo4 to i32

]]></node>
<StgValue><ssdm name="arrayNo13_cast"/></StgValue>
</operation>

<operation id="667" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_519 = load i1* %input_0_addr_519, align 1

]]></node>
<StgValue><ssdm name="input_0_load_519"/></StgValue>
</operation>

<operation id="668" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_8 = load i1* %input_1_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="669" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_8 = load i1* %input_2_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="670" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_8 = load i1* %input_3_addr_8, align 1

]]></node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="671" st_id="123" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:21  %tmp_42 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load_519, i1 %input_1_load_8, i1 %input_2_load_8, i1 %input_3_load_8, i32 %arrayNo13_cast)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="672" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="64" op_0_bw="13">
<![CDATA[
:22  %tmp_60_1_2 = zext i13 %w_index_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_60_1_2"/></StgValue>
</operation>

<operation id="673" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %L_read, label %32, label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_5 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_1_2

]]></node>
<StgValue><ssdm name="w_conv1_addr_5"/></StgValue>
</operation>

<operation id="675" st_id="123" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_5 = load i1* %w_conv1_addr_5, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_5"/></StgValue>
</operation>

<operation id="676" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_5 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_1_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_5"/></StgValue>
</operation>

<operation id="677" st_id="123" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_5 = load i1* %w_conv2_addr_5, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_5"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="678" st_id="124" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_5 = load i1* %w_conv1_addr_5, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_5"/></StgValue>
</operation>

<operation id="679" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="124" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_5 = load i1* %w_conv2_addr_5, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_5"/></StgValue>
</operation>

<operation id="681" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_5_pn = phi i1 [ %w_conv1_load_5, %30 ], [ %w_conv2_load_5, %32 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_5_pn"/></StgValue>
</operation>

<operation id="683" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_1_2 = xor i1 %w_conv1_load_5_pn, %tmp_42

]]></node>
<StgValue><ssdm name="p_pn_in_in_1_2"/></StgValue>
</operation>

<operation id="684" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_1_2 = xor i1 %p_pn_in_in_1_2, true

]]></node>
<StgValue><ssdm name="p_pn_in_1_2"/></StgValue>
</operation>

<operation id="685" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="3" op_0_bw="1">
<![CDATA[
:3  %p_pn_1_2_cast = zext i1 %p_pn_in_1_2 to i3

]]></node>
<StgValue><ssdm name="p_pn_1_2_cast"/></StgValue>
</operation>

<operation id="686" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %one_out_2_1_2 = add i3 %one_out_3_1_1, %p_pn_1_2_cast

]]></node>
<StgValue><ssdm name="one_out_2_1_2"/></StgValue>
</operation>

<operation id="687" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %mac_num_3_1_2 = add i3 %mac_num_2_1_1, 1

]]></node>
<StgValue><ssdm name="mac_num_3_1_2"/></StgValue>
</operation>

<operation id="688" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="sel_tmp1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.1.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.2:0  %one_out_3_1_2 = phi i3 [ %one_out_2_1_2, %29 ], [ %one_out_3_1_1, %._crit_edge.1.1 ]

]]></node>
<StgValue><ssdm name="one_out_3_1_2"/></StgValue>
</operation>

<operation id="690" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.1.2:1  %mac_num_2_1_2 = phi i3 [ %mac_num_3_1_2, %29 ], [ %mac_num_2_1_1, %._crit_edge.1.1 ]

]]></node>
<StgValue><ssdm name="mac_num_2_1_2"/></StgValue>
</operation>

<operation id="691" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1.2:2  br i1 %sel_tmp1_i5, label %35, label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp6_2 = add i9 %phi_mul, %y_cast

]]></node>
<StgValue><ssdm name="tmp6_2"/></StgValue>
</operation>

<operation id="693" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="13" op_0_bw="9">
<![CDATA[
:1  %tmp6_2_cast = zext i9 %tmp6_2 to i13

]]></node>
<StgValue><ssdm name="tmp6_2_cast"/></StgValue>
</operation>

<operation id="694" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp7_2 = mul i13 %I_cast7, %tmp6_2_cast

]]></node>
<StgValue><ssdm name="tmp7_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="695" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_index_2 = add i13 %tmp7_2, %tmp_51_2_cast1

]]></node>
<StgValue><ssdm name="i_index_2"/></StgValue>
</operation>

<operation id="696" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="28" op_0_bw="13">
<![CDATA[
:5  %zext6_cast = zext i13 %i_index_2 to i28

]]></node>
<StgValue><ssdm name="zext6_cast"/></StgValue>
</operation>

<operation id="697" st_id="125" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:6  %mul6 = mul i28 %zext6_cast, 12946

]]></node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="698" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_58 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul6, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="699" st_id="125" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="700" st_id="126" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="701" st_id="127" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="702" st_id="128" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="703" st_id="129" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="704" st_id="130" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="705" st_id="131" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="706" st_id="132" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="707" st_id="133" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="708" st_id="134" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="709" st_id="135" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="710" st_id="136" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="711" st_id="137" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="712" st_id="138" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="713" st_id="139" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="714" st_id="140" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="715" st_id="141" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %newIndex16 = urem i13 %i_index_2, 1296

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="716" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="64" op_0_bw="13">
<![CDATA[
:11  %newIndex17 = zext i13 %newIndex16 to i64

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="717" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %input_0_addr_520 = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex17

]]></node>
<StgValue><ssdm name="input_0_addr_520"/></StgValue>
</operation>

<operation id="718" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="11">
<![CDATA[
:13  %input_0_load_520 = load i1* %input_0_addr_520, align 1

]]></node>
<StgValue><ssdm name="input_0_load_520"/></StgValue>
</operation>

<operation id="719" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %input_1_addr_9 = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex17

]]></node>
<StgValue><ssdm name="input_1_addr_9"/></StgValue>
</operation>

<operation id="720" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="11">
<![CDATA[
:15  %input_1_load_9 = load i1* %input_1_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_1_load_9"/></StgValue>
</operation>

<operation id="721" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_2_addr_9 = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex17

]]></node>
<StgValue><ssdm name="input_2_addr_9"/></StgValue>
</operation>

<operation id="722" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="11">
<![CDATA[
:17  %input_2_load_9 = load i1* %input_2_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_2_load_9"/></StgValue>
</operation>

<operation id="723" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %input_3_addr_9 = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex17

]]></node>
<StgValue><ssdm name="input_3_addr_9"/></StgValue>
</operation>

<operation id="724" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="1" op_0_bw="11">
<![CDATA[
:19  %input_3_load_9 = load i1* %input_3_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_3_load_9"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="725" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %w_index_2 = add i13 %tmp_30, 2

]]></node>
<StgValue><ssdm name="w_index_2"/></StgValue>
</operation>

<operation id="726" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="13" op_0_bw="4">
<![CDATA[
:8  %arrayNo6 = sext i4 %tmp_58 to i13

]]></node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="727" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="13">
<![CDATA[
:9  %arrayNo16_cast = zext i13 %arrayNo6 to i32

]]></node>
<StgValue><ssdm name="arrayNo16_cast"/></StgValue>
</operation>

<operation id="728" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="11">
<![CDATA[
:13  %input_0_load_520 = load i1* %input_0_addr_520, align 1

]]></node>
<StgValue><ssdm name="input_0_load_520"/></StgValue>
</operation>

<operation id="729" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="11">
<![CDATA[
:15  %input_1_load_9 = load i1* %input_1_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_1_load_9"/></StgValue>
</operation>

<operation id="730" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="11">
<![CDATA[
:17  %input_2_load_9 = load i1* %input_2_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_2_load_9"/></StgValue>
</operation>

<operation id="731" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="1" op_0_bw="11">
<![CDATA[
:19  %input_3_load_9 = load i1* %input_3_addr_9, align 1

]]></node>
<StgValue><ssdm name="input_3_load_9"/></StgValue>
</operation>

<operation id="732" st_id="142" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:20  %tmp_43 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load_520, i1 %input_1_load_9, i1 %input_2_load_9, i1 %input_3_load_9, i32 %arrayNo16_cast)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="733" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="64" op_0_bw="13">
<![CDATA[
:21  %tmp_60_2 = zext i13 %w_index_2 to i64

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="734" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %L_read, label %36, label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_6 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2

]]></node>
<StgValue><ssdm name="w_conv1_addr_6"/></StgValue>
</operation>

<operation id="736" st_id="142" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_6 = load i1* %w_conv1_addr_6, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_6"/></StgValue>
</operation>

<operation id="737" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_6 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_6"/></StgValue>
</operation>

<operation id="738" st_id="142" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_6 = load i1* %w_conv2_addr_6, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_6"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="739" st_id="143" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_6 = load i1* %w_conv1_addr_6, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_6"/></StgValue>
</operation>

<operation id="740" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="143" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_6 = load i1* %w_conv2_addr_6, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_6"/></StgValue>
</operation>

<operation id="742" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_6_pn = phi i1 [ %w_conv1_load_6, %34 ], [ %w_conv2_load_6, %36 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_6_pn"/></StgValue>
</operation>

<operation id="744" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_2 = xor i1 %w_conv1_load_6_pn, %tmp_43

]]></node>
<StgValue><ssdm name="p_pn_in_in_2"/></StgValue>
</operation>

<operation id="745" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_2 = xor i1 %p_pn_in_in_2, true

]]></node>
<StgValue><ssdm name="p_pn_in_2"/></StgValue>
</operation>

<operation id="746" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="3" op_0_bw="1">
<![CDATA[
:3  %p_pn_2_cast = zext i1 %p_pn_in_2 to i3

]]></node>
<StgValue><ssdm name="p_pn_2_cast"/></StgValue>
</operation>

<operation id="747" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %one_out_2_2 = add i3 %one_out_3_1_2, %p_pn_2_cast

]]></node>
<StgValue><ssdm name="one_out_2_2"/></StgValue>
</operation>

<operation id="748" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %mac_num_3_2 = add i3 %mac_num_2_1_2, 1

]]></node>
<StgValue><ssdm name="mac_num_3_2"/></StgValue>
</operation>

<operation id="749" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="sel_tmp1_i5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.2.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.2.0:0  %one_out_3_2 = phi i3 [ %one_out_2_2, %33 ], [ %one_out_3_1_2, %._crit_edge.1.2 ]

]]></node>
<StgValue><ssdm name="one_out_3_2"/></StgValue>
</operation>

<operation id="751" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.2.0:1  %mac_num_2_2 = phi i3 [ %mac_num_3_2, %33 ], [ %mac_num_2_1_2, %._crit_edge.1.2 ]

]]></node>
<StgValue><ssdm name="mac_num_2_2"/></StgValue>
</operation>

<operation id="752" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.2.0:2  %one_out_3_2_cast = zext i3 %one_out_3_2 to i4

]]></node>
<StgValue><ssdm name="one_out_3_2_cast"/></StgValue>
</operation>

<operation id="753" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.2.0:3  %mac_num_2_2_cast = zext i3 %mac_num_2_2 to i4

]]></node>
<StgValue><ssdm name="mac_num_2_2_cast"/></StgValue>
</operation>

<operation id="754" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.0:4  br i1 %sel_tmp1_i6, label %39, label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp53 = add i9 %phi_mul, 1

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="756" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_2_1 = add i9 %y_cast, %tmp53

]]></node>
<StgValue><ssdm name="tmp6_2_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="757" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_2_1_cast = zext i9 %tmp6_2_1 to i13

]]></node>
<StgValue><ssdm name="tmp6_2_1_cast"/></StgValue>
</operation>

<operation id="758" st_id="144" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_2_1 = mul i13 %I_cast7, %tmp6_2_1_cast

]]></node>
<StgValue><ssdm name="tmp7_2_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="759" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_2_1 = add i13 %tmp7_2_1, %tmp_51_2_cast1

]]></node>
<StgValue><ssdm name="i_index_2_1"/></StgValue>
</operation>

<operation id="760" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext8_cast = zext i13 %i_index_2_1 to i28

]]></node>
<StgValue><ssdm name="zext8_cast"/></StgValue>
</operation>

<operation id="761" st_id="145" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul7 = mul i28 %zext8_cast, 12946

]]></node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="762" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_59 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul7, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="763" st_id="145" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="764" st_id="146" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="765" st_id="147" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="766" st_id="148" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="767" st_id="149" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="768" st_id="150" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="769" st_id="151" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="770" st_id="152" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="771" st_id="153" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="772" st_id="154" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="773" st_id="155" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="774" st_id="156" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="775" st_id="157" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="776" st_id="158" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="777" st_id="159" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="778" st_id="160" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="779" st_id="161" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex18 = urem i13 %i_index_2_1, 1296

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="780" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex19 = zext i13 %newIndex18 to i64

]]></node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="781" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_521 = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_0_addr_521"/></StgValue>
</operation>

<operation id="782" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_521 = load i1* %input_0_addr_521, align 1

]]></node>
<StgValue><ssdm name="input_0_load_521"/></StgValue>
</operation>

<operation id="783" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_10 = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_1_addr_10"/></StgValue>
</operation>

<operation id="784" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_10 = load i1* %input_1_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_1_load_10"/></StgValue>
</operation>

<operation id="785" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_10 = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_2_addr_10"/></StgValue>
</operation>

<operation id="786" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_10 = load i1* %input_2_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_2_load_10"/></StgValue>
</operation>

<operation id="787" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_10 = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_3_addr_10"/></StgValue>
</operation>

<operation id="788" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_10 = load i1* %input_3_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_3_load_10"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="789" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_2_1 = add i13 %tmp_30, 5

]]></node>
<StgValue><ssdm name="w_index_2_1"/></StgValue>
</operation>

<operation id="790" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="13" op_0_bw="4">
<![CDATA[
:9  %arrayNo8 = sext i4 %tmp_59 to i13

]]></node>
<StgValue><ssdm name="arrayNo8"/></StgValue>
</operation>

<operation id="791" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo18_cast = zext i13 %arrayNo8 to i32

]]></node>
<StgValue><ssdm name="arrayNo18_cast"/></StgValue>
</operation>

<operation id="792" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_521 = load i1* %input_0_addr_521, align 1

]]></node>
<StgValue><ssdm name="input_0_load_521"/></StgValue>
</operation>

<operation id="793" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_10 = load i1* %input_1_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_1_load_10"/></StgValue>
</operation>

<operation id="794" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_10 = load i1* %input_2_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_2_load_10"/></StgValue>
</operation>

<operation id="795" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_10 = load i1* %input_3_addr_10, align 1

]]></node>
<StgValue><ssdm name="input_3_load_10"/></StgValue>
</operation>

<operation id="796" st_id="162" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:21  %tmp_44 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load_521, i1 %input_1_load_10, i1 %input_2_load_10, i1 %input_3_load_10, i32 %arrayNo18_cast)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="797" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="64" op_0_bw="13">
<![CDATA[
:22  %tmp_60_2_1 = zext i13 %w_index_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_2_1"/></StgValue>
</operation>

<operation id="798" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %L_read, label %40, label %38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_7 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2_1

]]></node>
<StgValue><ssdm name="w_conv1_addr_7"/></StgValue>
</operation>

<operation id="800" st_id="162" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_7 = load i1* %w_conv1_addr_7, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_7"/></StgValue>
</operation>

<operation id="801" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_7 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2_1

]]></node>
<StgValue><ssdm name="w_conv2_addr_7"/></StgValue>
</operation>

<operation id="802" st_id="162" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_7 = load i1* %w_conv2_addr_7, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_7"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="803" st_id="163" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_7 = load i1* %w_conv1_addr_7, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_7"/></StgValue>
</operation>

<operation id="804" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="L_read" val="0"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="163" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_7 = load i1* %w_conv2_addr_7, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_7"/></StgValue>
</operation>

<operation id="806" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="L_read" val="1"/>
<literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_7_pn = phi i1 [ %w_conv1_load_7, %38 ], [ %w_conv2_load_7, %40 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_7_pn"/></StgValue>
</operation>

<operation id="808" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_2_1 = xor i1 %w_conv1_load_7_pn, %tmp_44

]]></node>
<StgValue><ssdm name="p_pn_in_in_2_1"/></StgValue>
</operation>

<operation id="809" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_2_1 = xor i1 %p_pn_in_in_2_1, true

]]></node>
<StgValue><ssdm name="p_pn_in_2_1"/></StgValue>
</operation>

<operation id="810" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="4" op_0_bw="1">
<![CDATA[
:3  %p_pn_2_1_cast = zext i1 %p_pn_in_2_1 to i4

]]></node>
<StgValue><ssdm name="p_pn_2_1_cast"/></StgValue>
</operation>

<operation id="811" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %one_out_2_2_1 = add i4 %one_out_3_2_cast, %p_pn_2_1_cast

]]></node>
<StgValue><ssdm name="one_out_2_2_1"/></StgValue>
</operation>

<operation id="812" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %mac_num_3_2_1 = add i4 %mac_num_2_2_cast, 1

]]></node>
<StgValue><ssdm name="mac_num_3_2_1"/></StgValue>
</operation>

<operation id="813" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="sel_tmp1_i6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.2.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2.1:0  %one_out_3_2_1 = phi i4 [ %one_out_2_2_1, %37 ], [ %one_out_3_2_cast, %._crit_edge.2.0 ]

]]></node>
<StgValue><ssdm name="one_out_3_2_1"/></StgValue>
</operation>

<operation id="815" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2.1:1  %mac_num_2_2_1 = phi i4 [ %mac_num_3_2_1, %37 ], [ %mac_num_2_2_cast, %._crit_edge.2.0 ]

]]></node>
<StgValue><ssdm name="mac_num_2_2_1"/></StgValue>
</operation>

<operation id="816" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2.1:2  br i1 %sel_tmp1_i7, label %43, label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="163" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp54 = add i9 %phi_mul, 2

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="818" st_id="163" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp6_2_2 = add i9 %y_cast, %tmp54

]]></node>
<StgValue><ssdm name="tmp6_2_2"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="819" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp6_2_2_cast = zext i9 %tmp6_2_2 to i13

]]></node>
<StgValue><ssdm name="tmp6_2_2_cast"/></StgValue>
</operation>

<operation id="820" st_id="164" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp7_2_2 = mul i13 %I_cast7, %tmp6_2_2_cast

]]></node>
<StgValue><ssdm name="tmp7_2_2"/></StgValue>
</operation>

<operation id="821" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %i_index_2_2 = add i13 %tmp7_2_2, %tmp_51_2_cast1

]]></node>
<StgValue><ssdm name="i_index_2_2"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="822" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="28" op_0_bw="13">
<![CDATA[
:6  %zext9_cast = zext i13 %i_index_2_2 to i28

]]></node>
<StgValue><ssdm name="zext9_cast"/></StgValue>
</operation>

<operation id="823" st_id="165" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:7  %mul9 = mul i28 %zext9_cast, 12946

]]></node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="824" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_60 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul9, i32 24, i32 27)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="825" st_id="165" stage="17" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="826" st_id="166" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="827" st_id="167" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="828" st_id="168" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="829" st_id="169" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="830" st_id="170" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="831" st_id="171" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="832" st_id="172" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="833" st_id="173" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="834" st_id="174" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="835" st_id="175" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="836" st_id="176" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="837" st_id="177" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="838" st_id="178" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="839" st_id="179" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="840" st_id="180" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="841" st_id="181" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %newIndex = urem i13 %i_index_2_2, 1296

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="842" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="64" op_0_bw="13">
<![CDATA[
:12  %newIndex10 = zext i13 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="843" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_0_addr_522 = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_0_addr_522"/></StgValue>
</operation>

<operation id="844" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_522 = load i1* %input_0_addr_522, align 1

]]></node>
<StgValue><ssdm name="input_0_load_522"/></StgValue>
</operation>

<operation id="845" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_1_addr_11 = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_1_addr_11"/></StgValue>
</operation>

<operation id="846" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_11 = load i1* %input_1_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_1_load_11"/></StgValue>
</operation>

<operation id="847" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_2_addr_11 = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_2_addr_11"/></StgValue>
</operation>

<operation id="848" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_11 = load i1* %input_2_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_2_load_11"/></StgValue>
</operation>

<operation id="849" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_3_addr_11 = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_3_addr_11"/></StgValue>
</operation>

<operation id="850" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_11 = load i1* %input_3_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_3_load_11"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="851" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %w_index_2_2 = add i13 %tmp_30, 8

]]></node>
<StgValue><ssdm name="w_index_2_2"/></StgValue>
</operation>

<operation id="852" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="13" op_0_bw="4">
<![CDATA[
:9  %arrayNo = sext i4 %tmp_60 to i13

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="853" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="13">
<![CDATA[
:10  %arrayNo_cast = zext i13 %arrayNo to i32

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="854" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="1" op_0_bw="11">
<![CDATA[
:14  %input_0_load_522 = load i1* %input_0_addr_522, align 1

]]></node>
<StgValue><ssdm name="input_0_load_522"/></StgValue>
</operation>

<operation id="855" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="1" op_0_bw="11">
<![CDATA[
:16  %input_1_load_11 = load i1* %input_1_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_1_load_11"/></StgValue>
</operation>

<operation id="856" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="1" op_0_bw="11">
<![CDATA[
:18  %input_2_load_11 = load i1* %input_2_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_2_load_11"/></StgValue>
</operation>

<operation id="857" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="11">
<![CDATA[
:20  %input_3_load_11 = load i1* %input_3_addr_11, align 1

]]></node>
<StgValue><ssdm name="input_3_load_11"/></StgValue>
</operation>

<operation id="858" st_id="182" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="32">
<![CDATA[
:21  %tmp_45 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load_522, i1 %input_1_load_11, i1 %input_2_load_11, i1 %input_3_load_11, i32 %arrayNo_cast)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="859" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="64" op_0_bw="13">
<![CDATA[
:22  %tmp_60_2_2 = zext i13 %w_index_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_60_2_2"/></StgValue>
</operation>

<operation id="860" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %L_read, label %44, label %42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv1_addr_8 = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_60_2_2

]]></node>
<StgValue><ssdm name="w_conv1_addr_8"/></StgValue>
</operation>

<operation id="862" st_id="182" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="L_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_8 = load i1* %w_conv1_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_8"/></StgValue>
</operation>

<operation id="863" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_conv2_addr_8 = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_60_2_2

]]></node>
<StgValue><ssdm name="w_conv2_addr_8"/></StgValue>
</operation>

<operation id="864" st_id="182" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="L_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_8 = load i1* %w_conv2_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_8"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="865" st_id="183" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv1_load_8 = load i1* %w_conv1_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_conv1_load_8"/></StgValue>
</operation>

<operation id="866" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="867" st_id="184" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="1" op_0_bw="13">
<![CDATA[
:1  %w_conv2_load_8 = load i1* %w_conv2_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_conv2_load_8"/></StgValue>
</operation>

<operation id="868" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="869" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %w_conv1_load_8_pn = phi i1 [ %w_conv1_load_8, %42 ], [ %w_conv2_load_8, %44 ]

]]></node>
<StgValue><ssdm name="w_conv1_load_8_pn"/></StgValue>
</operation>

<operation id="870" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %p_pn_in_in_2_2 = xor i1 %w_conv1_load_8_pn, %tmp_45

]]></node>
<StgValue><ssdm name="p_pn_in_in_2_2"/></StgValue>
</operation>

<operation id="871" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %p_pn_in_2_2 = xor i1 %p_pn_in_in_2_2, true

]]></node>
<StgValue><ssdm name="p_pn_in_2_2"/></StgValue>
</operation>

<operation id="872" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="4" op_0_bw="1">
<![CDATA[
:3  %p_pn_2_2_cast = zext i1 %p_pn_in_2_2 to i4

]]></node>
<StgValue><ssdm name="p_pn_2_2_cast"/></StgValue>
</operation>

<operation id="873" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %one_out_2_2_2 = add i4 %one_out_3_2_1, %p_pn_2_2_cast

]]></node>
<StgValue><ssdm name="one_out_2_2_2"/></StgValue>
</operation>

<operation id="874" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %mac_num_3_2_2 = add i4 %mac_num_2_2_1, 1

]]></node>
<StgValue><ssdm name="mac_num_3_2_2"/></StgValue>
</operation>

<operation id="875" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="sel_tmp1_i7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge.2.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2.2:0  %one_out_3_2_2 = phi i4 [ %one_out_2_2_2, %41 ], [ %one_out_3_2_1, %._crit_edge.2.1 ]

]]></node>
<StgValue><ssdm name="one_out_3_2_2"/></StgValue>
</operation>

<operation id="877" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.2.2:1  %mac_num_2_2_2 = phi i4 [ %mac_num_3_2_2, %41 ], [ %mac_num_2_2_1, %._crit_edge.2.1 ]

]]></node>
<StgValue><ssdm name="mac_num_2_2_2"/></StgValue>
</operation>

<operation id="878" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.2.2:2  %mac_num_2_2_2_cast = zext i4 %mac_num_2_2_2 to i32

]]></node>
<StgValue><ssdm name="mac_num_2_2_2_cast"/></StgValue>
</operation>

<operation id="879" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge.2.2:3  %tmp_38 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %one_out_3_2_2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="880" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.2.2:4  %tmp_38_cast = zext i5 %tmp_38 to i32

]]></node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="881" st_id="185" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.2:5  %tmp_39 = sub i32 %sum, %mac_num_2_2_2_cast

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="882" st_id="185" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2.2:6  %sum_1 = add i32 %tmp_38_cast, %tmp_39

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="883" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2.2:7  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="884" st_id="186" stage="16" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="885" st_id="187" stage="15" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="886" st_id="188" stage="14" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="887" st_id="189" stage="13" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="888" st_id="190" stage="12" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="889" st_id="191" stage="11" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="890" st_id="192" stage="10" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="891" st_id="193" stage="9" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="892" st_id="194" stage="8" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="893" st_id="195" stage="7" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="894" st_id="196" stage="6" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="895" st_id="197" stage="5" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="896" st_id="198" stage="4" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="897" st_id="199" stage="3" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="898" st_id="200" stage="2" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="899" st_id="201" stage="1" lat="17">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %newIndex3 = urem i13 %o_index, 1296

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="900" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="64" op_0_bw="13">
<![CDATA[
:6  %newIndex4 = zext i13 %newIndex3 to i64

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="901" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %threshold_0_V_addr = getelementptr [1296 x i8]* %threshold_0_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="threshold_0_V_addr"/></StgValue>
</operation>

<operation id="902" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="8" op_0_bw="11">
<![CDATA[
:8  %threshold_0_V_load = load i8* %threshold_0_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_0_V_load"/></StgValue>
</operation>

<operation id="903" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %threshold_1_V_addr = getelementptr [1296 x i8]* %threshold_1_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="threshold_1_V_addr"/></StgValue>
</operation>

<operation id="904" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="8" op_0_bw="11">
<![CDATA[
:10  %threshold_1_V_load = load i8* %threshold_1_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_1_V_load"/></StgValue>
</operation>

<operation id="905" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %threshold_2_V_addr = getelementptr [1296 x i8]* %threshold_2_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="threshold_2_V_addr"/></StgValue>
</operation>

<operation id="906" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="8" op_0_bw="11">
<![CDATA[
:12  %threshold_2_V_load = load i8* %threshold_2_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_2_V_load"/></StgValue>
</operation>

<operation id="907" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %threshold_3_V_addr = getelementptr [1296 x i8]* %threshold_3_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="threshold_3_V_addr"/></StgValue>
</operation>

<operation id="908" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="8" op_0_bw="11">
<![CDATA[
:14  %threshold_3_V_load = load i8* %threshold_3_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_3_V_load"/></StgValue>
</operation>

<operation id="909" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %output_0_addr = getelementptr [1296 x i1]* %output_0, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="910" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %output_1_addr = getelementptr [1296 x i1]* %output_1, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="911" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %output_2_addr = getelementptr [1296 x i1]* %output_2, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="912" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %output_3_addr = getelementptr [1296 x i1]* %output_3, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="913" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="13" op_0_bw="4">
<![CDATA[
:3  %arrayNo1 = sext i4 %tmp_51 to i13

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="914" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="13">
<![CDATA[
:4  %arrayNo1_cast = zext i13 %arrayNo1 to i32

]]></node>
<StgValue><ssdm name="arrayNo1_cast"/></StgValue>
</operation>

<operation id="915" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="8" op_0_bw="11">
<![CDATA[
:8  %threshold_0_V_load = load i8* %threshold_0_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_0_V_load"/></StgValue>
</operation>

<operation id="916" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="8" op_0_bw="11">
<![CDATA[
:10  %threshold_1_V_load = load i8* %threshold_1_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_1_V_load"/></StgValue>
</operation>

<operation id="917" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="8" op_0_bw="11">
<![CDATA[
:12  %threshold_2_V_load = load i8* %threshold_2_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_2_V_load"/></StgValue>
</operation>

<operation id="918" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="8" op_0_bw="11">
<![CDATA[
:14  %threshold_3_V_load = load i8* %threshold_3_V_addr, align 1

]]></node>
<StgValue><ssdm name="threshold_3_V_load"/></StgValue>
</operation>

<operation id="919" st_id="202" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
:15  %tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %threshold_0_V_load, i8 %threshold_1_V_load, i8 %threshold_2_V_load, i8 %threshold_3_V_load, i32 %arrayNo1_cast)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="920" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="8">
<![CDATA[
:16  %tmp_32 = sext i8 %tmp_31 to i32

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="921" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_33 = icmp sgt i32 %sum, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="922" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0" op_6_bw="13" op_7_bw="0">
<![CDATA[
:22  switch i13 %arrayNo1, label %branch3 [
    i13 0, label %branch0
    i13 1, label %branch1
    i13 2, label %branch2
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="923" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="arrayNo1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
branch2:0  store i1 %tmp_33, i1* %output_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="arrayNo1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
branch1:0  store i1 %tmp_33, i1* %output_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
branch0:0  store i1 %tmp_33, i1* %output_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="arrayNo1" val="!0"/>
<literal name="arrayNo1" val="!1"/>
<literal name="arrayNo1" val="!2"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
branch3:0  store i1 %tmp_33, i1* %output_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="arrayNo1" val="!0"/>
<literal name="arrayNo1" val="!1"/>
<literal name="arrayNo1" val="!2"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_26)

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="932" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
