{'ByteCnt': {'CDeps': [[[], [], ['Reset']],
                       [[],
                        [],
                        ['Reset'],
                        [],
                        ['ResetByteCnt'],
                        ['IncrementByteCnt']],
                       [[], [], ['Reset'], [], ['ResetByteCnt']]],
             'CLines': [[None, None, '233:C'],
                        [None, None, '233:C', None, '237:C', '240:C'],
                        [None, None, '233:C', None, '237:C']],
             'Clocked': True,
             'DDeps': [[], ['ByteCnt'], []],
             'DLines': ['234:D', '241:D', '238:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467dd06090>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467dd06910>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467dd06450>]},
 'ByteCntMax': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['ByteCnt']],
                'DLines': ['248:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467dd06d90>]},
 'DlyCrcCnt': {'CDeps': [[[], [], ['Reset']],
                         [[],
                          [],
                          ['Reset'],
                          [],
                          ['StateData',
                           'DlyCrcCnt',
                           'StartJam',
                           'PacketFinished_q']],
                         [[],
                          [],
                          ['Reset'],
                          [],
                          ['StateData',
                           'DlyCrcCnt',
                           'StartJam',
                           'PacketFinished_q'],
                          ['DlyCrcEn',
                           'StateSFD',
                           'StateData',
                           'DlyCrcCnt']]],
               'CLines': [[None, None, '254:C'],
                          [None, None, '254:C', None, '258:C'],
                          [None, None, '254:C', None, '258:C', '261:C']],
               'Clocked': True,
               'DDeps': [[], [], ['DlyCrcCnt']],
               'DLines': ['255:D', '259:D', '262:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467dce8210>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467dce8790>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467dce8d90>]},
 'ExcessiveDefer': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['NibCnt', 'ExDfrEn']],
                    'DLines': ['221:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467e137f50>]},
 'ExcessiveDeferCnt': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['NibCnt']],
                       'DLines': ['219:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467e137c90>]},
 'IncrementByteCnt': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['StateData',
                                 'ByteCntMax',
                                 'StateBackOff',
                                 'NibCnt',
                                 'StatePAD',
                                 'StateFCS',
                                 'NibCnt',
                                 'ByteCntMax']],
                      'DLines': ['223:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467e13d750>]},
 'IncrementNibCnt': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['StateIPG',
                                'StatePreamble',
                                'StateData',
                                'StatePAD',
                                'StateFCS',
                                'StateJam',
                                'StateBackOff',
                                'StateDefer',
                                'ExcessiveDefer',
                                'TxStartFrm']],
                     'DLines': ['191:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467dd5e1d0>]},
 'MaxFrame': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['ByteCnt', 'MaxFL', 'HugEn']],
              'DLines': ['246:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467dd06a90>]},
 'NibCnt': {'CDeps': [[[], [], ['Reset'], [], ['ResetNibCnt']],
                      [[],
                       [],
                       ['Reset'],
                       [],
                       ['ResetNibCnt'],
                       ['IncrementNibCnt']],
                      [[], [], ['Reset']]],
            'CLines': [[None, None, '201:C', None, '205:C'],
                       [None, None, '201:C', None, '205:C', '208:C'],
                       [None, None, '201:C']],
            'Clocked': True,
            'DDeps': [[], ['NibCnt'], []],
            'DLines': ['206:D', '209:D', '202:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467e137090>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467e1373d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f467dd5ed90>]},
 'NibCntEq15': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['NibCnt']],
                'DLines': ['215:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467e137650>]},
 'NibCntEq7': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['NibCnt']],
               'DLines': ['214:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467e137390>]},
 'NibbleMinFl': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['NibCnt', 'MinFL']],
                 'DLines': ['217:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467e137a50>]},
 'ResetByteCnt': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['StartBackoff',
                             'StateIdle',
                             'TxStartFrm',
                             'PacketFinished_q']],
                  'DLines': ['227:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467e13dad0>]},
 'ResetNibCnt': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['StateDefer',
                            'ExcessiveDefer',
                            'TxStartFrm',
                            'StatePreamble',
                            'NibCntEq15',
                            'StateJam',
                            'NibCntEq7',
                            'StateIdle',
                            'StartDefer',
                            'StartIPG',
                            'StartFCS',
                            'StartJam']],
                 'DLines': ['195:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f467dd5e750>]}}
