#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 22 17:18:21 2018
# Process ID: 29724
# Current directory: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/design_1_coproc_0_1_synth_1
# Command line: vivado -log design_1_coproc_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_coproc_0_1.tcl
# Log file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/design_1_coproc_0_1_synth_1/design_1_coproc_0_1.vds
# Journal file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/design_1_coproc_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_coproc_0_1.tcl -notrace
Command: synth_design -top design_1_coproc_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29867 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1252.098 ; gain = 88.715 ; free physical = 8587 ; free virtual = 12317
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_coproc_0_1' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_coproc_0_1/synth/design_1_coproc_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'coproc' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:23]
INFO: [Synth 8-6157] synthesizing module 'qm_AES' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/qm_AES.v:23]
INFO: [Synth 8-6157] synthesizing module 'aes' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/aes.v:60]
INFO: [Synth 8-6157] synthesizing module 'sbox' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/sbox.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (1#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/sbox.v:60]
INFO: [Synth 8-6157] synthesizing module 'subbytes' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/subbytes.v:60]
INFO: [Synth 8-6155] done synthesizing module 'subbytes' (2#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/subbytes.v:60]
INFO: [Synth 8-6157] synthesizing module 'mixcolum' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/mixcolum.v:60]
INFO: [Synth 8-6157] synthesizing module 'word_mixcolum' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/word_mixcolum.v:60]
INFO: [Synth 8-6157] synthesizing module 'byte_mixcolum' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/byte_mixcolum.v:60]
INFO: [Synth 8-6155] done synthesizing module 'byte_mixcolum' (3#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/byte_mixcolum.v:60]
INFO: [Synth 8-6155] done synthesizing module 'word_mixcolum' (4#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/word_mixcolum.v:60]
INFO: [Synth 8-226] default block is never used [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/mixcolum.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mixcolum' (5#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/mixcolum.v:60]
INFO: [Synth 8-6157] synthesizing module 'keysched' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/keysched.v:60]
INFO: [Synth 8-6155] done synthesizing module 'keysched' (6#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/keysched.v:60]
INFO: [Synth 8-226] default block is never used [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/aes.v:203]
INFO: [Synth 8-6155] done synthesizing module 'aes' (7#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/imports/aes128lowarea/aes.v:60]
INFO: [Synth 8-6155] done synthesizing module 'qm_AES' (8#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/qm_AES.v:23]
WARNING: [Synth 8-689] width (4096) of port connection 'data_i' does not match port width (4097) of module 'qm_AES' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:74]
WARNING: [Synth 8-689] width (4096) of port connection 'data_o' does not match port width (4097) of module 'qm_AES' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:94]
WARNING: [Synth 8-6014] Unused sequential element enb_AESKG_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:100]
WARNING: [Synth 8-6014] Unused sequential element enb_BFD_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:101]
WARNING: [Synth 8-6014] Unused sequential element enb_BFE_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:102]
WARNING: [Synth 8-6014] Unused sequential element enb_BFKG_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:103]
WARNING: [Synth 8-6014] Unused sequential element enb_DESD_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:104]
WARNING: [Synth 8-6014] Unused sequential element enb_DESE_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:105]
WARNING: [Synth 8-6014] Unused sequential element enb_DESKG_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:106]
WARNING: [Synth 8-6014] Unused sequential element enb_RSAD_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:107]
WARNING: [Synth 8-6014] Unused sequential element enb_RSAE_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:108]
WARNING: [Synth 8-6014] Unused sequential element enb_RSAKPG_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:109]
WARNING: [Synth 8-6014] Unused sequential element enb_SHA_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:110]
WARNING: [Synth 8-6014] Unused sequential element enb_MD5_reg was removed.  [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:111]
INFO: [Synth 8-6155] done synthesizing module 'coproc' (9#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_coproc_0_1' (10#1) [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_coproc_0_1/synth/design_1_coproc_0_1.v:58]
WARNING: [Synth 8-3331] design qm_AES has unconnected port data_o[4096]
WARNING: [Synth 8-3331] design qm_AES has unconnected port data_i[4096]
WARNING: [Synth 8-3331] design coproc has unconnected port instruction[31]
WARNING: [Synth 8-3331] design coproc has unconnected port instruction[30]
WARNING: [Synth 8-3331] design coproc has unconnected port instruction[29]
WARNING: [Synth 8-3331] design coproc has unconnected port instruction[28]
WARNING: [Synth 8-3331] design coproc has unconnected port instruction[3]
WARNING: [Synth 8-3331] design coproc has unconnected port instruction[2]
WARNING: [Synth 8-3331] design coproc has unconnected port instruction[1]
WARNING: [Synth 8-3331] design coproc has unconnected port instruction[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.723 ; gain = 137.340 ; free physical = 8555 ; free virtual = 12292
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.723 ; gain = 137.340 ; free physical = 8477 ; free virtual = 12214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.723 ; gain = 137.340 ; free physical = 8477 ; free virtual = 12214
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1804.789 ; gain = 14.000 ; free physical = 7921 ; free virtual = 11640
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 8106 ; free virtual = 11814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 8106 ; free virtual = 11814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 8109 ; free virtual = 11817
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "data_reg_var_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "next_ready_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mixcolum'
INFO: [Synth 8-5544] ROM "next_ready_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keysched'
INFO: [Synth 8-5544] ROM "next_col" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_key_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reset" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mixcolum'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'keysched'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 8105 ; free virtual = 11822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |aes           |          32|      6970|
|2     |qm_AES__GC0   |           1|        33|
|3     |coproc__GC0   |           1|       125|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 32    
	   2 Input      4 Bit       Adders := 96    
+---XORs : 
	   2 Input    128 Bit         XORs := 64    
	   3 Input     32 Bit         XORs := 32    
	   2 Input     32 Bit         XORs := 96    
	   2 Input      8 Bit         XORs := 384   
	   3 Input      8 Bit         XORs := 128   
	   4 Input      8 Bit         XORs := 128   
	   2 Input      4 Bit         XORs := 512   
	   2 Input      1 Bit         XORs := 1888  
	   3 Input      1 Bit         XORs := 352   
	   4 Input      1 Bit         XORs := 512   
	   5 Input      1 Bit         XORs := 96    
+---Registers : 
	              128 Bit    Registers := 160   
	               32 Bit    Registers := 32    
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 160   
	                1 Bit    Registers := 263   
+---Muxes : 
	   3 Input    128 Bit        Muxes := 64    
	   2 Input    128 Bit        Muxes := 512   
	   4 Input    128 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 64    
	   4 Input     32 Bit        Muxes := 32    
	   5 Input     32 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 672   
	   5 Input      8 Bit        Muxes := 32    
	   3 Input      5 Bit        Muxes := 32    
	   3 Input      4 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 320   
	   4 Input      2 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 64    
	   5 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 704   
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sbox 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 59    
	   3 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 16    
	   5 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module subbytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module byte_mixcolum__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 4     
Module byte_mixcolum__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 4     
Module byte_mixcolum__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 4     
Module byte_mixcolum 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 4     
Module mixcolum 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module keysched 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module aes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 22    
Module qm_AES 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module coproc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "data_reg_var_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg_var_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design design_1_coproc_0_1 has port dirty driven by constant 1
WARNING: [Synth 8-3331] design design_1_coproc_0_1 has unconnected port instruction[31]
WARNING: [Synth 8-3331] design design_1_coproc_0_1 has unconnected port instruction[30]
WARNING: [Synth 8-3331] design design_1_coproc_0_1 has unconnected port instruction[29]
WARNING: [Synth 8-3331] design design_1_coproc_0_1 has unconnected port instruction[28]
WARNING: [Synth 8-3331] design design_1_coproc_0_1 has unconnected port instruction[3]
WARNING: [Synth 8-3331] design design_1_coproc_0_1 has unconnected port instruction[2]
WARNING: [Synth 8-3331] design design_1_coproc_0_1 has unconnected port instruction[1]
WARNING: [Synth 8-3331] design design_1_coproc_0_1 has unconnected port instruction[0]
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[31]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[30]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[29]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[28]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[27]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[26]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[25]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[24]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[23]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[22]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[21]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[20]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[19]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[18]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[17]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[16]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[15]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[14]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[13]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[12]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[11]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[10]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[9]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[8]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[7]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[6]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[5]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[4]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[3]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[2]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[1]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (data_reg_reg[0]) is unused and will be removed from module mixcolum.
WARNING: [Synth 8-3332] Sequential element (col_reg[15]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[14]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[13]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[12]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[11]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[10]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[9]) is unused and will be removed from module keysched.
WARNING: [Synth 8-3332] Sequential element (col_reg[8]) is unused and will be removed from module keysched.
CRITICAL WARNING: [Synth 8-3352] multi-driven net dirty_reg with 1st driver pin 'insti_1/dirty_reg/Q' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dirty_reg with 2nd driver pin 'VCC' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:46]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dirty_reg is connected to constant driver, other driver is ignored [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net toload with 1st driver pin 'insti_1/toload_reg/Q' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net toload with 2nd driver pin 'VCC' [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:60]
CRITICAL WARNING: [Synth 8-5559] multi-driven net toload is connected to constant driver, other driver is ignored [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/new/coproc.v:60]
WARNING: [Synth 8-3332] Sequential element (ready_o_reg) is unused and will be removed from module aes.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 8157 ; free virtual = 11881
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |aes           |          32|      5354|
|2     |qm_AES__GC0   |           1|         1|
|3     |coproc__GC0   |           1|       151|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 8023 ; free virtual = 11757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 8023 ; free virtual = 11757
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |aes           |          32|      5354|
|2     |qm_AES__GC0   |           1|         1|
|3     |coproc__GC0   |           1|       151|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7904 ; free virtual = 11652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7940 ; free virtual = 11678
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7938 ; free virtual = 11677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7878 ; free virtual = 11617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7875 ; free virtual = 11614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7863 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7862 ; free virtual = 11599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |  1984|
|3     |LUT3  |  2243|
|4     |LUT4  |  4136|
|5     |LUT5  | 15238|
|6     |LUT6  | 21164|
|7     |MUXF7 |  1024|
|8     |MUXF8 |   512|
|9     |FDCE  | 21440|
|10    |FDPE  |    32|
|11    |FDRE  |     4|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------+------------------+------+
|      |Instance                     |Module            |Cells |
+------+-----------------------------+------------------+------+
|1     |top                          |                  | 67778|
|2     |  inst                       |coproc            | 67778|
|3     |    qmaes                    |qm_AES            | 67745|
|4     |      \genblk1[0].aes_inst   |aes               |  2117|
|5     |        ks1                  |keysched_181      |   363|
|6     |        mix1                 |mixcolum_182      |   499|
|7     |          w1                 |word_mixcolum_185 |    96|
|8     |        sbox1                |sbox_183          |    47|
|9     |        sub1                 |subbytes_184      |   622|
|10    |      \genblk1[10].aes_inst  |aes_0             |  2117|
|11    |        ks1                  |keysched_176      |   363|
|12    |        mix1                 |mixcolum_177      |   499|
|13    |          w1                 |word_mixcolum_180 |    96|
|14    |        sbox1                |sbox_178          |    47|
|15    |        sub1                 |subbytes_179      |   622|
|16    |      \genblk1[11].aes_inst  |aes_1             |  2117|
|17    |        ks1                  |keysched_171      |   363|
|18    |        mix1                 |mixcolum_172      |   499|
|19    |          w1                 |word_mixcolum_175 |    96|
|20    |        sbox1                |sbox_173          |    47|
|21    |        sub1                 |subbytes_174      |   622|
|22    |      \genblk1[12].aes_inst  |aes_2             |  2117|
|23    |        ks1                  |keysched_166      |   363|
|24    |        mix1                 |mixcolum_167      |   499|
|25    |          w1                 |word_mixcolum_170 |    96|
|26    |        sbox1                |sbox_168          |    47|
|27    |        sub1                 |subbytes_169      |   622|
|28    |      \genblk1[13].aes_inst  |aes_3             |  2117|
|29    |        ks1                  |keysched_161      |   363|
|30    |        mix1                 |mixcolum_162      |   499|
|31    |          w1                 |word_mixcolum_165 |    96|
|32    |        sbox1                |sbox_163          |    47|
|33    |        sub1                 |subbytes_164      |   622|
|34    |      \genblk1[14].aes_inst  |aes_4             |  2117|
|35    |        ks1                  |keysched_156      |   363|
|36    |        mix1                 |mixcolum_157      |   499|
|37    |          w1                 |word_mixcolum_160 |    96|
|38    |        sbox1                |sbox_158          |    47|
|39    |        sub1                 |subbytes_159      |   622|
|40    |      \genblk1[15].aes_inst  |aes_5             |  2117|
|41    |        ks1                  |keysched_151      |   363|
|42    |        mix1                 |mixcolum_152      |   499|
|43    |          w1                 |word_mixcolum_155 |    96|
|44    |        sbox1                |sbox_153          |    47|
|45    |        sub1                 |subbytes_154      |   622|
|46    |      \genblk1[16].aes_inst  |aes_6             |  2117|
|47    |        ks1                  |keysched_146      |   363|
|48    |        mix1                 |mixcolum_147      |   499|
|49    |          w1                 |word_mixcolum_150 |    96|
|50    |        sbox1                |sbox_148          |    47|
|51    |        sub1                 |subbytes_149      |   622|
|52    |      \genblk1[17].aes_inst  |aes_7             |  2117|
|53    |        ks1                  |keysched_141      |   363|
|54    |        mix1                 |mixcolum_142      |   499|
|55    |          w1                 |word_mixcolum_145 |    96|
|56    |        sbox1                |sbox_143          |    47|
|57    |        sub1                 |subbytes_144      |   622|
|58    |      \genblk1[18].aes_inst  |aes_8             |  2117|
|59    |        ks1                  |keysched_136      |   363|
|60    |        mix1                 |mixcolum_137      |   499|
|61    |          w1                 |word_mixcolum_140 |    96|
|62    |        sbox1                |sbox_138          |    47|
|63    |        sub1                 |subbytes_139      |   622|
|64    |      \genblk1[19].aes_inst  |aes_9             |  2117|
|65    |        ks1                  |keysched_131      |   363|
|66    |        mix1                 |mixcolum_132      |   499|
|67    |          w1                 |word_mixcolum_135 |    96|
|68    |        sbox1                |sbox_133          |    47|
|69    |        sub1                 |subbytes_134      |   622|
|70    |      \genblk1[1].aes_inst   |aes_10            |  2117|
|71    |        ks1                  |keysched_126      |   363|
|72    |        mix1                 |mixcolum_127      |   499|
|73    |          w1                 |word_mixcolum_130 |    96|
|74    |        sbox1                |sbox_128          |    47|
|75    |        sub1                 |subbytes_129      |   622|
|76    |      \genblk1[20].aes_inst  |aes_11            |  2117|
|77    |        ks1                  |keysched_121      |   363|
|78    |        mix1                 |mixcolum_122      |   499|
|79    |          w1                 |word_mixcolum_125 |    96|
|80    |        sbox1                |sbox_123          |    47|
|81    |        sub1                 |subbytes_124      |   622|
|82    |      \genblk1[21].aes_inst  |aes_12            |  2117|
|83    |        ks1                  |keysched_116      |   363|
|84    |        mix1                 |mixcolum_117      |   499|
|85    |          w1                 |word_mixcolum_120 |    96|
|86    |        sbox1                |sbox_118          |    47|
|87    |        sub1                 |subbytes_119      |   622|
|88    |      \genblk1[22].aes_inst  |aes_13            |  2117|
|89    |        ks1                  |keysched_111      |   363|
|90    |        mix1                 |mixcolum_112      |   499|
|91    |          w1                 |word_mixcolum_115 |    96|
|92    |        sbox1                |sbox_113          |    47|
|93    |        sub1                 |subbytes_114      |   622|
|94    |      \genblk1[23].aes_inst  |aes_14            |  2117|
|95    |        ks1                  |keysched_106      |   363|
|96    |        mix1                 |mixcolum_107      |   499|
|97    |          w1                 |word_mixcolum_110 |    96|
|98    |        sbox1                |sbox_108          |    47|
|99    |        sub1                 |subbytes_109      |   622|
|100   |      \genblk1[24].aes_inst  |aes_15            |  2117|
|101   |        ks1                  |keysched_101      |   363|
|102   |        mix1                 |mixcolum_102      |   499|
|103   |          w1                 |word_mixcolum_105 |    96|
|104   |        sbox1                |sbox_103          |    47|
|105   |        sub1                 |subbytes_104      |   622|
|106   |      \genblk1[25].aes_inst  |aes_16            |  2117|
|107   |        ks1                  |keysched_96       |   363|
|108   |        mix1                 |mixcolum_97       |   499|
|109   |          w1                 |word_mixcolum_100 |    96|
|110   |        sbox1                |sbox_98           |    47|
|111   |        sub1                 |subbytes_99       |   622|
|112   |      \genblk1[26].aes_inst  |aes_17            |  2117|
|113   |        ks1                  |keysched_91       |   363|
|114   |        mix1                 |mixcolum_92       |   499|
|115   |          w1                 |word_mixcolum_95  |    96|
|116   |        sbox1                |sbox_93           |    47|
|117   |        sub1                 |subbytes_94       |   622|
|118   |      \genblk1[27].aes_inst  |aes_18            |  2117|
|119   |        ks1                  |keysched_86       |   363|
|120   |        mix1                 |mixcolum_87       |   499|
|121   |          w1                 |word_mixcolum_90  |    96|
|122   |        sbox1                |sbox_88           |    47|
|123   |        sub1                 |subbytes_89       |   622|
|124   |      \genblk1[28].aes_inst  |aes_19            |  2117|
|125   |        ks1                  |keysched_81       |   363|
|126   |        mix1                 |mixcolum_82       |   499|
|127   |          w1                 |word_mixcolum_85  |    96|
|128   |        sbox1                |sbox_83           |    47|
|129   |        sub1                 |subbytes_84       |   622|
|130   |      \genblk1[29].aes_inst  |aes_20            |  2117|
|131   |        ks1                  |keysched_76       |   363|
|132   |        mix1                 |mixcolum_77       |   499|
|133   |          w1                 |word_mixcolum_80  |    96|
|134   |        sbox1                |sbox_78           |    47|
|135   |        sub1                 |subbytes_79       |   622|
|136   |      \genblk1[2].aes_inst   |aes_21            |  2117|
|137   |        ks1                  |keysched_71       |   363|
|138   |        mix1                 |mixcolum_72       |   499|
|139   |          w1                 |word_mixcolum_75  |    96|
|140   |        sbox1                |sbox_73           |    47|
|141   |        sub1                 |subbytes_74       |   622|
|142   |      \genblk1[30].aes_inst  |aes_22            |  2117|
|143   |        ks1                  |keysched_66       |   363|
|144   |        mix1                 |mixcolum_67       |   499|
|145   |          w1                 |word_mixcolum_70  |    96|
|146   |        sbox1                |sbox_68           |    47|
|147   |        sub1                 |subbytes_69       |   622|
|148   |      \genblk1[31].aes_inst  |aes_23            |  2118|
|149   |        ks1                  |keysched_61       |   363|
|150   |        mix1                 |mixcolum_62       |   499|
|151   |          w1                 |word_mixcolum_65  |    96|
|152   |        sbox1                |sbox_63           |    47|
|153   |        sub1                 |subbytes_64       |   622|
|154   |      \genblk1[3].aes_inst   |aes_24            |  2117|
|155   |        ks1                  |keysched_56       |   363|
|156   |        mix1                 |mixcolum_57       |   499|
|157   |          w1                 |word_mixcolum_60  |    96|
|158   |        sbox1                |sbox_58           |    47|
|159   |        sub1                 |subbytes_59       |   622|
|160   |      \genblk1[4].aes_inst   |aes_25            |  2117|
|161   |        ks1                  |keysched_51       |   363|
|162   |        mix1                 |mixcolum_52       |   499|
|163   |          w1                 |word_mixcolum_55  |    96|
|164   |        sbox1                |sbox_53           |    47|
|165   |        sub1                 |subbytes_54       |   622|
|166   |      \genblk1[5].aes_inst   |aes_26            |  2117|
|167   |        ks1                  |keysched_46       |   363|
|168   |        mix1                 |mixcolum_47       |   499|
|169   |          w1                 |word_mixcolum_50  |    96|
|170   |        sbox1                |sbox_48           |    47|
|171   |        sub1                 |subbytes_49       |   622|
|172   |      \genblk1[6].aes_inst   |aes_27            |  2117|
|173   |        ks1                  |keysched_41       |   363|
|174   |        mix1                 |mixcolum_42       |   499|
|175   |          w1                 |word_mixcolum_45  |    96|
|176   |        sbox1                |sbox_43           |    47|
|177   |        sub1                 |subbytes_44       |   622|
|178   |      \genblk1[7].aes_inst   |aes_28            |  2117|
|179   |        ks1                  |keysched_36       |   363|
|180   |        mix1                 |mixcolum_37       |   499|
|181   |          w1                 |word_mixcolum_40  |    96|
|182   |        sbox1                |sbox_38           |    47|
|183   |        sub1                 |subbytes_39       |   622|
|184   |      \genblk1[8].aes_inst   |aes_29            |  2117|
|185   |        ks1                  |keysched_31       |   363|
|186   |        mix1                 |mixcolum_32       |   499|
|187   |          w1                 |word_mixcolum_35  |    96|
|188   |        sbox1                |sbox_33           |    47|
|189   |        sub1                 |subbytes_34       |   622|
|190   |      \genblk1[9].aes_inst   |aes_30            |  2117|
|191   |        ks1                  |keysched          |   363|
|192   |        mix1                 |mixcolum          |   499|
|193   |          w1                 |word_mixcolum     |    96|
|194   |        sbox1                |sbox              |    47|
|195   |        sub1                 |subbytes          |   622|
+------+-----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7862 ; free virtual = 11599
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1804.789 ; gain = 137.340 ; free physical = 7918 ; free virtual = 11654
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 1804.789 ; gain = 641.406 ; free physical = 7918 ; free virtual = 11654
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 74 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:16 . Memory (MB): peak = 1824.789 ; gain = 661.691 ; free physical = 7872 ; free virtual = 11614
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/design_1_coproc_0_1_synth_1/design_1_coproc_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.801 ; gain = 24.012 ; free physical = 8473 ; free virtual = 12213
INFO: [Coretcl 2-1174] Renamed 194 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/design_1_coproc_0_1_synth_1/design_1_coproc_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.801 ; gain = 0.000 ; free physical = 8416 ; free virtual = 12193
INFO: [runtcl-4] Executing : report_utilization -file design_1_coproc_0_1_utilization_synth.rpt -pb design_1_coproc_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1848.801 ; gain = 0.000 ; free physical = 8413 ; free virtual = 12189
INFO: [Common 17-206] Exiting Vivado at Sat Dec 22 17:20:20 2018...
