// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT


/**
 * \file
 * \brief 10G PHY API
 * \details This header file describes 10G PHY control functions
 */

#include <vtss_phy_api.h>

#ifndef _VTSS_PHY_10G_API_H_
#define _VTSS_PHY_10G_API_H_

#define VTSS_10G_PHY_GPIO_MAX   12  /**< Max value of gpio_no parameter */
#define VTSS_10G_PHY_GPIO_MAL_MAX   40  /**< Max value of gpio_no parameter,Malibu */


/** \brief 10G Phy operating mode enum type */
typedef enum {
    VTSS_PHY_LAN_MODE,          /**< LAN mode: Single clock (XREFCK=156,25 MHz), no recovered clock output  */
    VTSS_PHY_WAN_MODE,          /**< WAN mode:\n */
                                /**< 848X:   Dual clock (XREFCK=156,25 MHz, WREFCK=155,52 MHz), no recovered clock output\n */
                                /**< Venice: Single clock (XREFCK), no recovered clock output\n */
    VTSS_PHY_1G_MODE,           /**< 8488:   1G pass-through mode\n */
                                /**< Venice: 1G mode, Single clock (XREFCK=156,25 MHz), no recovered clock output */
    VTSS_PHY_LAN_SYNCE_MODE,    /**< LAN SyncE:\n */
                                /**< if hl_clk_synth == 1:\n */
                                /**< 8488:   Single clock (XREFCK=156,25 MHz), recovered clock output enabled\n */
                                /**< Venice: Single clock (XREFCK=156,25 MHz), recovered clock output enabled\n */
                                /**< if hl_clk_synth == 0:\n */
                                /**< 8488:   Dual clock (XREFCK=156,25 MHz, SREFCK=156,25 MHz), recovered clock output enabled\n */
                                /**< Venice: Dual clock (XREFCK=156,25 MHz, SREFCK=156,25 MHz), recovered clock output enabled\n */
    VTSS_PHY_WAN_SYNCE_MODE,    /**< WAN SyncE:\n */
                                /**< if hl_clk_synth == 1:\n */
                                /**< 8488:   Single clock (WREFCK=155,52 MHz or 622,08 MHz), recovered clock output enabled\n */
                                /**< Venice: Single clock (XREFCK=156,25 MHz), recovered clock output enabled\n */
                                /**< if hl_clk_synth == 0:\n */
                                /**< 8488:   Dual clock (WREFCK=155,52 MHz or 622,08 MHz, SREFCK=155,52 MHz), recovered clock output enabled\n */
                                /**< Venice: Dual clock (XREFCK=156,25 MHz, SREFCK=155,52 MHz), recovered clock output enabled\n */
    VTSS_PHY_LAN_MIXED_SYNCE_MODE, /**< 8488:   Channels are in different modes, channel being configured is in LAN\n */
                                   /**< Venice: Same as VTSS_PHY_LAN_SYNCE_MODE */
    VTSS_PHY_WAN_MIXED_SYNCE_MODE, /**< 8488:   Channels are in different modes, channel being configured is in WAN\n */
                                   /**< Venice: Same as VTSS_PHY_WAN_SYNCE_MODE */
    VTSS_PHY_REPEATER_MODE,    /**< Malibu: Repeater mode,better jitter performance  */
} vtss_oper_mode_t;

/** \brief Backward compatibility */
typedef vtss_oper_mode_t oper_mode_t;

/** \brief Modes for WAN reference clock */
typedef enum {
    VTSS_WREFCLK_155_52, /**< WREFCLK = 155.52Mhz - WAN ref clock */
    VTSS_WREFCLK_622_08  /**< WREFCLK = 622.08Mhz - WAN ref clock */
} vtss_wrefclk_t;               

/** \brief 10G Phy link and fault status */
typedef struct {
    BOOL           rx_link;    /**< The rx link status  */
    vtss_event_t   link_down;  /**< Link down event status. Clear on read  */
    BOOL           rx_fault;   /**< Rx fault event status.  Clear on read */
    BOOL           tx_fault;   /**< Tx fault event status.  Clear on read */
} vtss_sublayer_status_t; 

/** \brief Phy Interface modes */
typedef enum {
    VTSS_PHY_XAUI_XFI,          /**< XAUI  <-> XFI - Interface mode. */
    VTSS_PHY_XGMII_XFI,         /**< XGMII <-> XFI - Interface mode. Only for VSC8486 */
    VTSS_PHY_RXAUI_XFI,         /**< RXAUI <-> XFI - Interface mode. Only for Venice */
    VTSS_PHY_SGMII_LANE_0_XFI,  /**< SGMII <-> XFI - LANE 0. Only for Venice */
    VTSS_PHY_SGMII_LANE_3_XFI,  /**< SGMII <-> XFI - LANE 3. Only for Venice */
    VTSS_PHY_SFI_XFI,           /**< SFI   <-> XFI - Interface mode. Only for Malibu*/
} vtss_phy_interface_mode;

/** \brief Modes for recovered clock */
typedef enum {
    VTSS_RECVRD_RXCLKOUT,  /**< RXCLKOUT is used for recovered clock */
    VTSS_RECVRD_TXCLKOUT,  /**< TXCLKOUT is used for recovered clock */
} vtss_recvrd_t;           /**< RXCLKOUT/TXCLKOUT used as recovered clock */

/** \brief Modes for recovered clock divisor */
typedef enum {
    VTSS_RECVRDCLK_CDR_DIV_64, /**< recovered clock is /64 */
    VTSS_RECVRDCLK_CDR_DIV_66, /**< recovered clock is /66 */
} vtss_recvrdclk_cdr_div_t;    /**< 8488 only: recovered clock's divisor */

/** \brief Modes for Synch-E recovered clock */
typedef enum {
    VTSS_SREFCLK_DIV_64,    /**< SREFCLK/64 ,valid for LAN,WAN */
    VTSS_SREFCLK_DIV_66,    /**< SREFCLK/66 ,valid for LAN */
    VTSS_SREFCLK_DIV_16,    /**< SREFCLK/16 ,valid for WAN*/ 
} vtss_srefclk_div_t;       /**< 8488 only: SRERCLK divisor, If one channel gets SREF clock,  */
                            /**< then other channel has to use external hitless clock for SYNCE support */

/** \brief Modes for WREFCLK clock divisor */
typedef enum {
    VTSS_WREFCLK_NONE,      /**< NA */
    VTSS_WREFCLK_DIV_16,    /**< WREFCLK/16 */
} vtss_wref_clk_div_t;      /**< 8488 only: WREFCLK divisor */
                            /**< This should be of same value for both the channels if they are configured in MIXED mode */
/** \brief APC Rx regulator mode  */
typedef enum {
    VTSS_APC_IB_SFP_PLUS_ZR, /**< SFP+ ZR module.                                                  */
    VTSS_APC_IB_BACKPLANE,   /**< Backplane application.                                           */
} vtss_apc_ib_regulator_t;        /**< Analog Parameter Control / IB equalizer  (only for Venice family)*/

/** \brief Backward compatibility */
typedef vtss_apc_ib_regulator_t apc_ib_regulator_t;

/** \brief Interleave mode */
typedef enum {
    VTSS_DDR_MODE_A,       /**< Interleave mode with A alignment symbol based byte re-ordering */
    VTSS_DDR_MODE_K,       /**< Interleave mode with K coma based byte re-ordering             */
    VTSS_DDR_MODE_M,       /**< Interleave mode with A alignment and 8b10b decoding disabled   */
} vtss_ddr_mode_t;              /**< Interleave mode combinations supported.                        */

/** \brief Backward compatibility */
typedef vtss_ddr_mode_t ddr_mode_t;

/** \brief Clock master */
typedef enum {
    VTSS_CLK_MSTR_INTERNAL, /**< Master clock is internal */
    VTSS_CLK_MSTR_EXTERNAL, /**< Master clock is external */
} vtss_clk_mstr_t;

/** \brief Backward compatibility */
typedef vtss_clk_mstr_t clk_mstr_t;

/** \brief Repeater Data rate */
typedef enum {
    VTSS_RPTR_RATE_NONE,       /**< None                              */
    VTSS_RPTR_RATE_10_3125,    /**< LAN rate=10.3125 Gbps,            */
    VTSS_RPTR_RATE_9_9532,     /**< WAN rate=9.9532 Gbps              */
    VTSS_RPTR_RATE_11_3,       /**< rate=11.3 Gbps,clock 171Mhz       */
    VTSS_RPTR_RATE_10_5187,    /**< Fiber channel rate=10.51875 Gbps, */
    VTSS_RPTR_RATE_1_25,       /**< 1G rate=1.25Gbps                  */
    VTSS_RPTR_RATE_10_709,     /**< OTU2 rate= 10.709 Gbps            */
    VTSS_RPTR_RATE_11_095727,  /**< OTU2E rate = 11.095727 Gbps       */
    VTSS_RPTR_RATE_11_05,      /**< OTU1E rate = 11.05 Gbps           */
} vtss_rptr_rate_t;

/** \brief 10G Phy Polarity inversion */
typedef struct {
    BOOL line_rx; /**< Line side Receive path*/
    BOOL line_tx; /**< Line side Transmit path*/
    BOOL host_rx; /**< Host side Receive path*/
    BOOL host_tx; /**< Host side Transmit path*/
} vtss_phy_10g_polarity_inv_t;

/** \brief 10G Phy Media type */
typedef enum {
    VTSS_MEDIA_TYPE_SR,         /**< SR,10GBASE-SR */
    VTSS_MEDIA_TYPE_SR2,        /**< SR,10GBASE-SR */
    VTSS_MEDIA_TYPE_DAC,        /**< DAC,Direct attach cable */
    VTSS_MEDIA_TYPE_ZR,         /**< ZR,10GBASE-ZR */
    VTSS_MEDIA_TYPE_KR,         /**< KR,10GBASE-KR */
    VTSS_MEDIA_TYPE_SR_SC,      /**< SR,10GBASE-SR with software control*/
    VTSS_MEDIA_TYPE_SR2_SC,     /**< SR,10GBASE-SR with software control*/
    VTSS_MEDIA_TYPE_DAC_SC,     /**< DAC,Direct attach cable with software control*/
    VTSS_MEDIA_TYPE_ZR_SC,      /**< ZR,10GBASE-ZR with software control*/
    VTSS_MEDIA_TYPE_ZR2_SC,     /**< ZR,10GBASE-ZR with software control with ld_lev_ini:40*/
    VTSS_MEDIA_TYPE_KR_SC,      /**< KR,10GBASE-KR with software control*/
    VTSS_MEDIA_TYPE_NONE,       /**< None          */
} vtss_phy_10g_media_t;

/** \brief 6G serdes link partner distance selection */
typedef enum {
    VTSS_6G_LINK_SHORT_RANGE,       /**<distance between 6G macro and serdes macro of link partner is less (direct connection)*/
    VTSS_6G_LINK_LONG_RANGE,        /**<distance between 6G macro and serdes macro of link parter is more (connection via backplanes) */
} vtss_phy_6g_link_partner_distance_t;

/** \brief 10G Phy CLOCK Source Selection */
typedef struct {
    BOOL is_high_amp; /**< Amplitude selection HIGH or LOW     */
} vtss_phy_10g_clk_src_t;

/** \brief 10G SERDES APC operation */
typedef enum {
    VTSS_IB_APC_AUTO,       /**< AUTO Operation    */
    VTSS_IB_APC_MANUAL,     /**< Manual operation  */
    VTSS_IB_APC_FREEZE,     /**< Freeze  */
    VTSS_IB_APC_RESET,      /**< Reset   */
    VTSS_IB_APC_RESTART,    /**< Restart APC  */
    VTSS_IB_APC_NONE,       /**< None    */
} vtss_phy_10g_ib_apc_op_mode_t;

/** \brief Generalized data structure for IB parameters */
typedef struct {
    u16 value;    /**< value to be configured */ 
    u16 min;      /**< Minimum value */
    u16 max;      /**< Maximum value */
} vtss_ib_par_cfg_t;

/** \brief Backward compatibility */
typedef vtss_ib_par_cfg_t ib_par_cfg;

/** \brief 10G Phy IB configuration */
typedef struct {
    vtss_ib_par_cfg_t offs;   /**< Equalizer offset value */
    vtss_ib_par_cfg_t gain;   /**< Equalizer gain value   */
    vtss_ib_par_cfg_t gainadj;/**< IB gain adjustment */
    vtss_ib_par_cfg_t l;      /**< Equalizer L value */
    vtss_ib_par_cfg_t c;      /**< Equalizer C value */
    vtss_ib_par_cfg_t agc;    /**< AGC value*/
    vtss_ib_par_cfg_t dfe1;     /**< DFE1 active value */
    vtss_ib_par_cfg_t dfe2;     /**< DFE2 active value */
    vtss_ib_par_cfg_t dfe3;     /**< DFE3 active value */
    vtss_ib_par_cfg_t dfe4;     /**< DFE4 active value */
    u8 ld;             /**< level detect */
    u8 prbs;                 /**< PRBS RX pattern selected */
    BOOL prbs_inv;           /**< PRBS inversions selected */
    u32 apc_bit_mask;        /**< Bit mask that has the information of the all the parameters whether they are being controlled by APC */
    u32 freeze_bit_mask;     /**< Bit mask that has the information of the all parameters that are frozen to the value */
    u32 config_bit_mask;     /**< Bit mask that has the information of the all parameters that are to be configured */
    BOOL is_host;            /**< Configuration is on Host or line */
} vtss_phy_10g_ib_conf_t;

/** \brief 10G Phy IB configuration */
typedef struct {
    vtss_phy_10g_ib_conf_t ib_conf; /**< Current status of IB configuraion */
    BOOL sig_det;                /**< Signal detect */
    u16 bit_errors;              /**< Bit errors if PRBS is enabled */
} vtss_phy_10g_ib_status_t;

/** \brief 10G Phy APC configuration */
typedef struct {
    vtss_phy_10g_ib_apc_op_mode_t op_mode; /**< APC operation */
    BOOL op_mode_flag;                     /**< APC operation flag,eg: TRUE= APC_RESET,FALSE = APC_RESET clear */
}vtss_phy_10g_apc_conf_t;

/** \brief 10G Phy APC status */
typedef struct {
    BOOL reset;   /**< APC reset status  */
    BOOL freeze;  /**< APC freeze status */
}vtss_phy_10g_apc_status_t;

/** \brief 10G Phy SERDES status */
typedef struct {
    u8 rcomp ; /**< Measured Resistor value */
   
    /* Host PLL status */
    BOOL h_pll5g_lock_status; /**<  TRUE value says its locked    */
    BOOL h_pll5g_fsm_lock;    /**<  TRUE value says fsm is locked */
    u8   h_pll5g_fsm_stat;    /**<  FSM status                    */
    u8   h_pll5g_gain ;       /**<  Gain                          */

    /* Line PLL status */
    BOOL l_pll5g_lock_status; /**<  TRUE value says its locked    */
    BOOL l_pll5g_fsm_lock;    /**<  TRUE value says fsm is locked */
    u8   l_pll5g_fsm_stat;    /**<  FSM status                    */
    u8   l_pll5g_gain ;       /**<  Gain                          */

    /* RX RCPLL status */
    BOOL h_rx_rcpll_lock_status; /**< TRUE value says its locked    */
    u8   h_rx_rcpll_range;       /**< TRUE value says with in range */
    u8   h_rx_rcpll_vco_load;    /**< Actual value of VCV load      */
    u8   h_rx_rcpll_fsm_status;  /**< Actual value of FSM stage     */
    BOOL l_rx_rcpll_lock_status; /**< TRUE value says its locked    */
    u8   l_rx_rcpll_range;       /**< TRUE value says with in range */
    u8   l_rx_rcpll_vco_load;    /**< Actual value of VCV load      */
    u8   l_rx_rcpll_fsm_status;  /**< Actual value of FSM stage     */
   
    /* TX RCPLL status */
    BOOL h_tx_rcpll_lock_status; /**< TRUE value says its locked    */
    u8   h_tx_rcpll_range;       /**< TRUE value says with in range */
    u8   h_tx_rcpll_vco_load;    /**< Actual value of VCV load      */
    u8   h_tx_rcpll_fsm_status;  /**< Actual value of FSM stage     */
    BOOL l_tx_rcpll_lock_status; /**< TRUE value says its locked    */
    u8   l_tx_rcpll_range;       /**< TRUE value says with in range */
    u8   l_tx_rcpll_vco_load;    /**< Actual value of VCV load      */
    u8   l_tx_rcpll_fsm_status;  /**< Actual value of FSM stage     */

    /* Host PMA,PCS status */
    vtss_sublayer_status_t h_pma; /**< Host pma status */
    vtss_sublayer_status_t h_pcs; /**< Host pcs status */
   
    /* Line PMA,PCS status */
    vtss_sublayer_status_t l_pma; /**< Line pma status */
    vtss_sublayer_status_t l_pcs; /**< Line pcs status */

    /* WIS status */
    vtss_sublayer_status_t wis;   /**< WIS status */

}vtss_phy_10g_serdes_status_t;

/** \brief 10G Phy Optimisation of jitter performance */
typedef struct {
    BOOL incr_levn; /**< Increase LevN          */
    u8 levn;        /**< LevN configuration     */
    u8 vtail;       /**< Vtail configuration    */
} vtss_phy_10g_jitter_conf_t;

/** \brief Channel modes - Auto is recommended */
typedef enum {
    /** Automatically detects the channel id based on the phy order. The phys be
     * setup in the consecutive order, from the lowest MDIO to highest MDIO
     * address */
    VTSS_CHANNEL_AUTO,
    VTSS_CHANNEL_0,      /**< Channel id is hardcoded to 0  */
    VTSS_CHANNEL_1,      /**< Channel id is hardcoded to 1  */
    VTSS_CHANNEL_2,      /**< Channel id is hardcoded to 2  */
    VTSS_CHANNEL_3,      /**< Channel id is hardcoded to 3  */
} vtss_channel_t;

/** \brief 10G Phy operating mode */
typedef struct {
    vtss_oper_mode_t oper_mode;                 /**< Phy operational mode */

    vtss_phy_interface_mode interface;     /**< Interface mode. */

    vtss_wrefclk_t wrefclk;                /**< 848X only: WAN ref clock */

    BOOL  high_input_gain;   /**< Disable=0 (default), Enable=1. Should not be enabled unless needed */
    BOOL  xfi_pol_invert;    /**< Selects polarity ot the TX XFI data. 1:Invert 0:Normal */
    BOOL  xaui_lane_flip;    /**< Swaps lane 0 <--> 3 and 1 <--> 2 for both RX and TX */

    vtss_channel_t channel_id;            /**< Channel id of this instance of the Phy  */

    BOOL hl_clk_synth;                          /**< 0: Free running clock  1: Hitless clock   */
    vtss_recvrd_t rcvrd_clk;                    /**< RXCLKOUT/TXCLKOUT used as recovered clock */
                                                /**< (not used any more, instead use the api functions: */
                                                /**< vtss_phy_10g_rxckout_set and vtss_phy_10g_txckout_set */
    vtss_recvrdclk_cdr_div_t rcvrd_clk_div;     /**< 8488 only: recovered clock's divisor      */
    vtss_srefclk_div_t  sref_clk_div;           /**< 8488 only: SRERCLK divisor                */
    vtss_wref_clk_div_t wref_clk_div;           /**< 8488 only: WREFCLK divisor                */

    /** \brief Serdes parameters  */
    struct {
        BOOL use_conf;        /**< Use this configuration instead of default(only for setting 'd_filter'in Venice) */
        BOOL ob_conf;         /**< Configuration for SD10F OB  instead of default  (only for Venice family) */
        BOOL ib_conf;         /**< Configuration for SD6G ib_ini_lp, ib_min_lp & ib_max_lp (only for Venice family) */
        BOOL dig_offset_reg;  /**< Digital offset regulation for SD6G IB. Default is Analog(only for Venice family) */
        BOOL apc_offs_ctrl;   /**< Parameter used to control APC offset */
        BOOL apc_line_ld_ctrl;/**< Parameter used to control APC Line LD Ctrl */
        BOOL apc_host_ld_ctrl;/**< Parameter used to control APC Host LD Ctrl */
        u32 d_filter;         /**< SD10G Transmit filter coefficients for FIR taps (default 0x7DF820)  */
        u32 cfg0;             /**< SD10G OB CFG0 value, configurable by USER (only for Venice family)  */
        u32 ib_ini_lp;        /**< SD6G Init force value for low-pass gain regulation (default 1 )     */
        u32 ib_min_lp;        /**< SD6G Min value for low-pass gain regulation (default 0)             */
        u32 ib_max_lp;        /**< SD6G Max value for low-pass gain regulation (default 63)            */
        u32 apc_eqz_offs_par_cfg; /**< APC EQZ_OFFS Parameter control                                  */
        u32 apc_line_eqz_ld_ctrl; /**< APC EQZ Line LD control                                         */
        u32 apc_host_eqz_ld_ctrl; /**< APC EQZ Host LD control                                         */
        BOOL l_offset_guard; /**< This variable is deprecated, not to be used */
        BOOL h_offset_guard; /**< This variable is deprecated, not to be used */
    } serdes_conf;            /**< Serdes configuration                                                */

    vtss_apc_ib_regulator_t apc_ib_regulator; /**< Analog Parameter Control / IB equalizer  (only for Venice family)*/

    u16  pma_txratecontrol;   /**< Normal pma_txratecontrol value to be restored when loopback is disabled */
    BOOL venice_rev_a_los_detection_workaround;  /**< TRUE => LOS detection woak around enabled. Requires interrupt handling */
    vtss_ddr_mode_t ddr_mode; /**< DDR Interleave mode */
    vtss_clk_mstr_t master;   /**< Clock Master */
    vtss_rptr_rate_t rate;    /**< Data rate in repeater mode */
    vtss_phy_10g_polarity_inv_t polarity; /**< polarity inversion configuration */
    BOOL is_host_wan;   /**< Flag that gives information of WAN rate is supported at host interface */
    vtss_phy_10g_clk_src_t h_clk_src;   /**< Host side clock configuration*/
    vtss_phy_10g_clk_src_t l_clk_src;   /**< Line side clock configuration*/
    BOOL lref_for_host;  /**< Clock source selection HREF or LREF on HOST side*/
    vtss_phy_6g_link_partner_distance_t link_6g_distance; /**<Gives information of link partner distance from 6G macro */
    vtss_phy_10g_media_t h_media; /**< Gives information of media type connected on HOST direction */
    vtss_phy_10g_media_t l_media; /**< Gives information of media type connected on LINE direction */
    vtss_phy_10g_ib_conf_t h_ib_conf; /**< Host Input buffer configuration */
    vtss_phy_10g_ib_conf_t l_ib_conf; /**< Line Input buffer configuration */
    vtss_phy_10g_apc_conf_t h_apc_conf; /**< HOST APC configuration */
    vtss_phy_10g_apc_conf_t l_apc_conf; /**< LINE APC configuration */
    BOOL enable_pass_thru;              /**< Enables Pass through mode in VENICE */
    BOOL               is_init;         /**< To identify intialization Phase */
    BOOL               sd6g_calib_done; /**<to identify initialization Phase for ib calibration */
    BOOL               alternate_port_ena; /**<to enable cross-connect functionality in Malibu */
    BOOL               channel_high_to_low; /**< If Channel Id decreasing w.r.t to increase in port number enable this */
} vtss_phy_10g_mode_t; 

typedef u16 vtss_gpio_10g_no_t; /**< GPIO type for 10G ports*/

/** \brief 10G Phy Initialization configuration */
typedef struct {
    vtss_channel_t channel_conf; /**< Channel configuration selection,manual or auto */
} vtss_phy_10g_init_parm_t;

/**
 * \brief Identify PHY,Initialize software accordingly .
 * \brief It is first API to be executed before using device
 * \brief It is mandatory requirement that the API is to be called in order of,
 * \brief base_port first followed by alternate ports
 *
 * \param inst      [IN]  Target instance reference.
 * \param port_no   [IN]  Port number.
 * \param init_conf [IN]  Initialization configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_init (const vtss_inst_t inst,
                           const vtss_port_no_t port_no,
                           const vtss_phy_10g_init_parm_t *const init_conf);


/**
 * \brief Get the Phy operating mode.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param mode [IN]     Mode configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/

vtss_rc vtss_phy_10g_mode_get (const vtss_inst_t inst, 
                               const vtss_port_no_t port_no, 
                               vtss_phy_10g_mode_t *const mode);


/**
 * \brief Identify, Reset and set the operating mode of the PHY
 * \brief This API is mandated to be called on base channel/port first and later for alternate channels/ports
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param mode [IN]     Mode configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_mode_set (const vtss_inst_t inst, 
                               const vtss_port_no_t port_no, 
                               const vtss_phy_10g_mode_t *const mode);

/**
 * \brief Configure Input buffer .
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param ib_conf [IN]  IB configuration.
 * \param is_host [IN]  Direction to be configured.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_ib_conf_set (const vtss_inst_t inst,
                                  const vtss_port_no_t port_no,
                                  const vtss_phy_10g_ib_conf_t *const ib_conf,
                                  BOOL is_host);

/**
 * \brief Get configuration of Input buffer .
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param is_host [IN]  Direction to be configured.
 * \param ib_conf [OUT] IB configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_ib_conf_get (const vtss_inst_t inst,
                                  const vtss_port_no_t port_no,
                                  const BOOL is_host,
                                  vtss_phy_10g_ib_conf_t *const ib_conf);

/**
 * \brief Get status of Input buffer .
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param ib_status [OUT]  IB status.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_ib_status_get (const vtss_inst_t inst,
                                    const vtss_port_no_t port_no,
                                    vtss_phy_10g_ib_status_t *const ib_status);

/**
 * \brief Configure APC .
 *
 * \param inst     [IN] Target instance reference.
 * \param port_no  [IN] Port number.
 * \param apc_conf [IN] APC configuration.
 * \param is_host  [IN] Configuration side.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_apc_conf_set (const vtss_inst_t inst,
                                   const vtss_port_no_t port_no,
                                   const vtss_phy_10g_apc_conf_t *const apc_conf, const BOOL is_host);

/**
 * \brief Get configuration of APC .
 *
 * \param inst     [IN]  Target instance reference.
 * \param port_no  [IN]  Port number.
 * \param is_host  [IN]  Configuration side.
 * \param apc_conf [OUT] APC configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_apc_conf_get (const vtss_inst_t inst,
                                   const vtss_port_no_t port_no,
                                   const BOOL is_host, vtss_phy_10g_apc_conf_t *const apc_conf);

/**
 * \brief Get status of APC.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param is_host [IN]  Configuration side.
 * \param apc_status [OUT]  APC status.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_apc_status_get (const vtss_inst_t inst,
                                     const vtss_port_no_t port_no,
                                     const BOOL is_host,
                                     vtss_phy_10g_apc_status_t *const apc_status);

/**
 * \brief Restart of APC - Debug function only.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param is_host [IN]  Configuration side.
 * 
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_apc_restart (const vtss_inst_t inst,
                                  const vtss_port_no_t port_no,
                                  const BOOL is_host);

/**
 * \brief Configure optimised jitter 
 *
 * \param inst         [IN]  Target instance reference.
 * \param port_no      [IN]  Port number.
 * \param jitter_conf  [IN]  Jitter configuration.
 * \param is_host      [IN]  Direction to be configured.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_jitter_conf_set (const vtss_inst_t inst,
                                      const vtss_port_no_t port_no,
                                      const vtss_phy_10g_jitter_conf_t *const jitter_conf,
                                      BOOL is_host);

/**
 * \brief Gets current Jitter configuration 
 *
 * \param inst         [IN]  Target instance reference.
 * \param port_no      [IN]  Port number.
 * \param jitter_conf  [IN]  Jitter configuration.
 * \param is_host      [IN]  Direction to be configured.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_jitter_conf_get (const vtss_inst_t inst,
                                      const vtss_port_no_t port_no,
                                      vtss_phy_10g_jitter_conf_t *jitter_conf,
                                      BOOL is_host);
/**
 * \brief Jitter status
 *
 * \param inst         [IN]  Target instance reference.
 * \param port_no      [IN]  Port number.
 * \param jitter_conf  [IN]  Jitter configuration status.
 * \param is_host      [IN]  Direction. 
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_jitter_status_get (const vtss_inst_t inst,
                                        const vtss_port_no_t port_no,
                                        vtss_phy_10g_jitter_conf_t *const jitter_conf,
                                        BOOL is_host);

/**
 * \brief Get the status of recovered clock from PHY. (recommended to use vtss_phy_10g_rxckout_get instead)
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param synce_clkout [IN]  Recovered clock configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_synce_clkout_get (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       BOOL *const synce_clkout);

/**
 * \brief Enable or Disable the recovered clock from PHY. (recommended to use vtss_phy_10g_rxckout_set instead)
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param synce_clkout [IN]  Recovered clock to be enabled or disabled.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_synce_clkout_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const BOOL synce_clkout);


/**
 * \brief Get the status of RXCLKOUT/TXCLKOUT from PHY. (recommended to use vtss_phy_10g_txckout_get instead)
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param xfp_clkout [IN]    XFP clock configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_xfp_clkout_get (const vtss_inst_t inst,
                                     const vtss_port_no_t port_no,
                                     BOOL *const xfp_clkout);

/**
 * \brief Enable or Disable the RXCLKOUT/TXCLKOUT from PHY. (recommended to use vtss_phy_10g_txckout_set instead)
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param xfp_clkout [IN]  XFP clock to be enabled or disabled.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_xfp_clkout_set (const vtss_inst_t inst,
                                     const vtss_port_no_t port_no,
                                     const BOOL xfp_clkout);

/** \brief Modes for (rx/tx) recovered clock output*/
typedef enum {
    VTSS_RECVRD_CLKOUT_DISABLE,             /**< recovered clock output is disabled */
    VTSS_RECVRD_CLKOUT_LINE_SIDE_RX_CLOCK,  /**< recovered clock output is derived from Lineside Rx clock */
    VTSS_RECVRD_CLKOUT_LINE_SIDE_TX_CLOCK,  /**< recovered clock output is derived from Lineside Tx clock */
} vtss_recvrd_clkout_t;

/** \brief 10G Phy RXCKOUT config data */
typedef struct {
    vtss_recvrd_clkout_t   mode;    /**< RXCKOUT output mode (DISABLE/RX_CLK/TX_CLK) */
    BOOL   squelch_on_pcs_fault;    /**< Enable squelching on PCS_FAULT (supported on revision no = 1 (Rev C) and above) */
    BOOL   squelch_on_lopc;         /**< Enable squelching on LOPC (supported on revision no = 1 (Rev C) and above) */
} vtss_phy_10g_rxckout_conf_t; 

/**
 * \brief Get the rx recovered clock output configuration.
 *
 * \param inst [IN]         Target instance reference.
 * \param port_no [IN]      Port number.
 * \param rxckout [OUT]     RXCKOUT clock configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_rxckout_get (const vtss_inst_t inst,
                                  const vtss_port_no_t port_no,
                                  vtss_phy_10g_rxckout_conf_t *const rxckout);

/**
 * \brief Set the rx recovered clock output configuration.
 *
 * \param inst [IN]         Target instance reference.
 * \param port_no [IN]      Port number.
 * \param rxckout [IN]      RXCKOUT clock configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_rxckout_set (const vtss_inst_t inst,
                                  const vtss_port_no_t port_no,
                                  const vtss_phy_10g_rxckout_conf_t *const rxckout);

/** \brief 10G Phy TXCKOUT config data */
typedef struct {
    vtss_recvrd_clkout_t   mode;    /**< TXCKOUT output mode (DISABLE/RX_CLK/TX_CLK) */
} vtss_phy_10g_txckout_conf_t; 

/**
 * \brief Get the status of tx recovered clock output configuration.
 *
 * \param inst [IN]         Target instance reference.
 * \param port_no [IN]      Port number.
 * \param txckout [OUT]     TXCKOUT clock configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_txckout_get (const vtss_inst_t inst,
                                  const vtss_port_no_t port_no,
                                  vtss_phy_10g_txckout_conf_t *const txckout);

/**
 * \brief Set the tx recovered clock output configuration.
 *
 * \param inst [IN]         Target instance reference.
 * \param port_no [IN]      Port number.
 * \param txckout [IN]      TXCKOUT clock configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_txckout_set (const vtss_inst_t inst,
                                  const vtss_port_no_t port_no,
                                  const vtss_phy_10g_txckout_conf_t *const txckout);


/** \brief 10G Phy sref clock input frequency */
typedef enum {    
    VTSS_PHY_10G_SREFCLK_156_25,  /**< 156,25 MHz */
    VTSS_PHY_10G_SREFCLK_125_00,  /**< 125,00 MHz */
    VTSS_PHY_10G_SREFCLK_155_52,  /**< 155,52 MHz */
    VTSS_PHY_10G_SREFCLK_INVALID  /**< Other values are not allowed*/
} vtss_phy_10g_srefclk_freq_t; 

/** \brief 10G Phy srefclk config data */
typedef struct {
    BOOL                        enable;    /**< Enable locking line tx clock to srefclk input  */
    vtss_phy_10g_srefclk_freq_t freq;      /**< The srefclk input frequency */
} vtss_phy_10g_srefclk_mode_t; 

/**
 * \brief Get the configuration of srefclk setting\n
 *  Avaliable for PHY family VENICE\n
 *           This function should not be used any more, instead use the API function vtss_phy_10g_mode_get,
 *           see the parameter documentation for that function.
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param srefclk [OUT]      srefclk configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_srefclk_conf_get (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       vtss_phy_10g_srefclk_mode_t *const srefclk);

/**
 * \brief Set the configuration of srefclk setting.
 * Avaliable for PHY family VENICE\n
 *           This function should not be used any more, instead use the API function vtss_phy_10g_mode_set,
 *           see the parameter documentation for that function.
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param srefclk [IN]       srefclk configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_srefclk_conf_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_srefclk_mode_t *const srefclk);

/** 
 * Malibu only
 * \brief 10G Phy clock frequency */
typedef enum {    
    VTSS_PHY_10G_CLK_FULL_RATE,       /**< LAN:332.25 MHz, WAN:311.04MHz, 1G:125MHz */
    VTSS_PHY_10G_CLK_DIVIDE_BY_2,     /**< LAN:161.12 MHz, WAN:155.52MHz, 1G:62.5MHz */
    VTSS_PHY_10G_CLK_INVALID          /**< Other values are not allowed*/
} vtss_phy_10g_ckout_freq_t; 

/** 
 * Applicable to Malibu only
 * \brief Modes for recovered clock output
 **/
typedef enum {
    VTSS_CKOUT_LINE0_TX_CLOCK,             /**< Line0 Transmit clock */
    VTSS_CKOUT_LINE1_TX_CLOCK,             /**< Line1 Transmit clock */
    VTSS_CKOUT_LINE2_TX_CLOCK,             /**< Line2 Transmit clock */
    VTSS_CKOUT_LINE3_TX_CLOCK,             /**< Line3 Transmit clock */
    VTSS_CKOUT_HOST0_TX_CLOCK,             /**< Host0 Transmit clock */
    VTSS_CKOUT_HOST1_TX_CLOCK,             /**< Host1 Transmit clock */
    VTSS_CKOUT_HOST2_TX_CLOCK,             /**< Host2 Transmit clock */
    VTSS_CKOUT_HOST3_TX_CLOCK,             /**< Host3 Transmit clock */
    VTSS_CKOUT_LINE0_RECVRD_CLOCK,         /**< Line0 Recovered clock */
    VTSS_CKOUT_LINE1_RECVRD_CLOCK,         /**< Line1 Recovered clock */
    VTSS_CKOUT_LINE2_RECVRD_CLOCK,         /**< Line2 Recovered clock */
    VTSS_CKOUT_LINE3_RECVRD_CLOCK,         /**< Line3 Recovered clock */
    VTSS_CKOUT_HOST0_RECVRD_CLOCK,         /**< Host0 Recovered clock */
    VTSS_CKOUT_HOST1_RECVRD_CLOCK,         /**< Host1 Recovered clock */
    VTSS_CKOUT_HOST2_RECVRD_CLOCK,         /**< Host2 Recovered clock */
    VTSS_CKOUT_HOST3_RECVRD_CLOCK,         /**< Host3 Recovered clock */
    VTSS_CKOUT_HOST_PLL_CLOCK,             /**< Host PLL clock */
    VTSS_CKOUT_LINE_PLL_CLOCK,             /**< Line PLL clock */
    VTSS_CKOUT_CSR_CLOCK,                  /**< CSR clock */
    VTSS_CKOUT_LTC_CLOCK,                  /**< LTC clock */
    VTSS_CKOUT_DF2F_CLOCK,                 /**< Df2f clock */
    VTSS_CKOUT_F2DF_CLOCK,                 /**< F2df clock */
    VTSS_CKOUT_DEBUG1,                     /**< Debug1 */
    VTSS_CKOUT_DEBUG2,                     /**< Debug2 */
    VTSS_CKOUT_OSCILLATOR_OUTPUT,          /**< Oscillator output */
} vtss_ckout_data_sel_t;

/** 
 * Applicable to Malibu only
 * \brief squelch control source
 **/
typedef enum {
    VTSS_CKOUT_SQUELCH_SRC_GPIO0,             /**< GPIO0 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_GPIO1,             /**< GPIO1 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_GPIO2,             /**< GPIO2 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_GPIO3,             /**< GPIO3 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_GPIO4,             /**< GPIO4 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_GPIO5,             /**< GPIO5 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_GPIO6,             /**< GPIO6 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_GPIO7,             /**< GPIO7 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_LINE0,        /**< Link status from Line0 source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_LINE1,        /**< Link status from Line1 source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_LINE2,        /**< Link status from Line2 source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_LINE3,        /**< Link status from Line3 source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_HOST0,        /**< Link status from Host0 source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_HOST1,        /**< Link status from Host1 source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_HOST2,        /**< Link status from Host2 source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_HOST3,        /**< Link status from Host3 source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LOS_LINE0,        /**< Serdes LOS from Line0 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LOS_LINE1,        /**< Serdes LOS from Line1 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LOS_LINE2,        /**< Serdes LOS from Line2 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LOS_LINE3,        /**< Serdes LOS from Line3 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LOS_HOST0,        /**< Serdes LOS from Host0 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LOS_HOST1,        /**< Serdes LOS from Host1 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LOS_HOST2,        /**< Serdes LOS from Host2 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LOS_HOST3,        /**< Serdes LOS from Host3 as source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_LINE0_KR,    /**< Link status from Line0 KR source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_LINE1_KR,    /**< Link status from Line1 KR source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_LINE2_KR,    /**< Link status from Line2 KR source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_LINE3_KR,    /**< Link status from Line3 KR source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_HOST0_KR,    /**< Link status from Host0 KR source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_HOST1_KR,    /**< Link status from Host1 KR source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_HOST2_KR,    /**< Link status from Host2 KR source of auto squelch */
    VTSS_CKOUT_SQUELCH_SRC_LINK_HOST3_KR,    /**< Link status from Host3 KR source of auto squelch */
    VTSS_CKOUT_NO_SQUELCH                    /**< No squelch(32-63) */
} vtss_phy_10g_squelch_src_t;

/** 
 * Applicable to Malibu only
 * \brief Modes of recovered 
 * clocks for ckout and sckout pins
 **/
typedef enum {
    VTSS_PHY_10G_LINE0_RECVRD_CLOCK,         /**< Line0 Recovered clock */
    VTSS_PHY_10G_LINE1_RECVRD_CLOCK,         /**< Line1 Recovered clock */
    VTSS_PHY_10G_LINE2_RECVRD_CLOCK,         /**< Line2 Recovered clock */
    VTSS_PHY_10G_LINE3_RECVRD_CLOCK,         /**< Line3 Recovered clock */
    VTSS_PHY_10G_HOST0_RECVRD_CLOCK,         /**< Host0 Recovered clock */
    VTSS_PHY_10G_HOST1_RECVRD_CLOCK,         /**< Host1 Recovered clock */
    VTSS_PHY_10G_HOST2_RECVRD_CLOCK,         /**< Host2 Recovered clock */
    VTSS_PHY_10G_HOST3_RECVRD_CLOCK,         /**< Host3 Recovered clock */
    VTSS_PHY_10G_SREFCLK,                    /**< SREFCLK */
    VTSS_PHY_10G_SYNC_DISABLE = 15           /**< Sync Disable 9-15 */
} vtss_phy_10g_clk_sel_t;

/** 
 * Applicable to Malibu only
 * \brief Modes of recovered 
 * clock selection
 **/
typedef enum {
    VTSS_PHY_10G_USE_LINE0_RECVRD_CLOCK,         /**< All lines using Line0 Recovered clock */
    VTSS_PHY_10G_USE_LINE1_RECVRD_CLOCK,         /**< All lines using Line1 Recovered clock */
    VTSS_PHY_10G_USE_LINE2_RECVRD_CLOCK,         /**< All lines using Line2 Recovered clock */
    VTSS_PHY_10G_USE_LINE3_RECVRD_CLOCK,         /**< All lines using Line3 Recovered clock */
    VTSS_PHY_10G_USE_HOST0_RECVRD_CLOCK,         /**< All lines using Host0 Recovered clock */
    VTSS_PHY_10G_USE_HOST1_RECVRD_CLOCK,         /**< All lines using Host1 Recovered clock */
    VTSS_PHY_10G_USE_HOST2_RECVRD_CLOCK,         /**< All lines using Host2 Recovered clock */
    VTSS_PHY_10G_USE_HOST3_RECVRD_CLOCK,         /**< All lines using Host3 Recovered clock */
    VTSS_PHY_10G_USE_SREFCLK_CLOCK,              /**< All lines using SREFCLK */
    VTSS_PHY_10G_USE_DEFAULT_RECVRD_CLOCK        /**< Use Recvrd Clk from the respcective line 
                                                  *  LineX Uses recovered clock from LineX only
                                                  */
} vtss_phy_10g_recvrd_clk_sel_t;

/**
 * Malibu Only
 * \brief 10G Phy CKOUTs Enum
 **/
typedef enum ckout_sel_ {
    VTSS_CKOUT0,
    VTSS_CKOUT1,
    VTSS_CKOUT2,
    VTSS_CKOUT3,
} vtss_ckout_sel_t;

#define CKOUT0 VTSS_CKOUT0 /**< Backward compatibility */
#define CKOUT1 VTSS_CKOUT1 /**< Backward compatibility */
#define CKOUT2 VTSS_CKOUT2 /**< Backward compatibility */
#define CKOUT3 VTSS_CKOUT3 /**< Backward compatibility */

/** \brief Backward compatibility */
typedef vtss_ckout_sel_t ckout_sel_t;

/**
 * Malibu Only
 * \brief 10G Phy CKOUT config data 
 **/
typedef struct {
    vtss_ckout_data_sel_t       mode;            /**< CKOUT output clock mode */
    vtss_phy_10g_squelch_src_t  src;             /**< CKOUT squelch source */
    vtss_phy_10g_ckout_freq_t   freq;            /**< CKOUT clock frequency*/
    BOOL                        squelch_inv;     /**< '0'- Use squelch source src as is, '1'-Invert */
    BOOL                        enable;          /**< '1'- Enable  CKOUT, '0'-Disable */
    vtss_ckout_sel_t            ckout_sel;       /**< CKOUT sel eg-'0' for CKOUT0, '1' for CKOUT1 */
} vtss_phy_10g_ckout_conf_t; 

/** \brief 10G Phy sckout clock input frequency */
typedef enum {
    VTSS_PHY_10G_SCKOUT_156_25,  /**< 156,25 MHz */
    VTSS_PHY_10G_SCKOUT_125_00,  /**< 125,00 MHz */
    VTSS_PHY_10G_SCKOUT_INVALID  /**< Other values are not allowed*/
} vtss_phy_10g_sckout_freq_t;

/**
 * Malibu Only
 * \brief 10G Phy SCKOUT config data 
 **/
typedef struct {
    vtss_phy_10g_clk_sel_t      mode;          /**< SCKOUT output clock mode */
    vtss_phy_10g_squelch_src_t  src;           /**< SCKOUT squelch source */
    vtss_phy_10g_sckout_freq_t  freq;          /**< SCKOUT freq(156.25MHz, 125MHz only) */
    BOOL                      squelch_inv;     /**< '0'- Use squelch source src as is, '1'-Invert */
    BOOL                      enable;          /**< Enable/Disable SCKOUT */
} vtss_phy_10g_sckout_conf_t; 

/**
 * \brief Set the configuration of sckout setting.
 * Avaliable for PHY family MALIBU\n
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param sckout [IN]        sckout configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_sckout_conf_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_sckout_conf_t *const sckout);

/**
 * \brief Set the configuration of ckout setting.
 * Avaliable for PHY family MALIBU\n
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param ckout [IN]       ckout configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_ckout_conf_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_ckout_conf_t *const ckout);

/**
 * Malibu Only
 * \brief 10G Phy Line clock config data 
 **/
typedef struct {
    vtss_phy_10g_clk_sel_t        mode;                /**< Line side output clock mode */
    vtss_phy_10g_recvrd_clk_sel_t recvrd_clk_sel;       /**< Recovered clock selection */
    u8                            clk_sel_no;           /**< Line clock select No(0-3) */
} vtss_phy_10g_line_clk_conf_t; 

/**
 * \brief Set the configuration of sckout setting.
 * Avaliable for PHY family MALIBU\n
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param line_clk [IN]       line_clk configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_line_clk_conf_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_line_clk_conf_t *const line_clk);

/**
 * Malibu Only
 * \brief 10G Phy Host clock config data 
 **/
typedef struct {
    vtss_phy_10g_clk_sel_t        mode;                 /**< Host side output clock mode */
    vtss_phy_10g_recvrd_clk_sel_t recvrd_clk_sel;       /**< Recovered clock selection */
    u8                            clk_sel_no;           /**< Host clock select No(0-3) */
} vtss_phy_10g_host_clk_conf_t; 

/**
 * \brief Set the configuration of sckout setting.
 * Avaliable for PHY family MALIBU\n
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param host_clk [IN]      host_clk configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_host_clk_conf_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_host_clk_conf_t *const host_clk);

/**
 * \brief Set the configuration of line clk recovered  setting.
 * Avaliable for PHY family MALIBU\n
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param line_clk [IN]       line_recvrd_clk configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_line_recvrd_clk_conf_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_line_clk_conf_t *const line_clk);
/**
 * \brief Set the configuration of host clk recovered  setting.
 * Avaliable for PHY family MALIBU\n
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param host_clk [IN]       host_clk configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_host_recvrd_clk_conf_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_host_clk_conf_t *const host_clk);

/**
 * Malibu Only
 * \brief 10G Phy Rx MACRO Configuration
 **/
typedef enum {
    VTSS_PHY_10G_RX_MACRO_LINE,        /**< Rx MACRO Line */
    VTSS_PHY_10G_RX_MACRO_HOST,        /**< Rx MACRO Host */
    VTSS_PHY_10G_RX_MACRO_SREFCLK,     /**< Rx MACRO SREFCLK */
} vtss_phy_10g_rx_macro_t;

/**
 * Malibu Only
 * \brief 10G Phy tx MACRO Configuration
 **/
typedef enum {
    VTSS_PHY_10G_TX_MACRO_LINE,        /**< Tx MACRO Line */
    VTSS_PHY_10G_TX_MACRO_HOST,        /**< Tx MACRO Host */
    VTSS_PHY_10G_TX_MACRO_SCKOUT,      /**< Tx MACRO SREFCLK */
} vtss_phy_10g_tx_macro_t;

/**
 * Malibu Only
 * \brief 10G Phy Lane SYNC Configuration
 **/
typedef struct {
    BOOL                      enable;          /**< Enable/Disable LANE SYNC */
    vtss_phy_10g_tx_macro_t   tx_macro;        /**< Tx Macro to lane sync to (destination)*/
    vtss_phy_10g_rx_macro_t   rx_macro;        /**< Rx Macro to lane sync from  (Source)*/
    u8                        rx_ch;          /**< 0[Default] to 3- NA If rx_macro is SREFCLK */
    u8                        tx_ch;          /**< 0[Default] to 3- NA If tx_macro is SCKOUT */
} vtss_phy_10g_lane_sync_conf_t;

/**
 * \brief Set the configuration of lane sync setting.
 * Avaliable for PHY family MALIBU\n
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param lane_sync [IN]       ckout configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_lane_sync_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_lane_sync_conf_t *const lane_sync);
/**
 * \brief Set the configuration of 10G PHY Dump setting.
 * Avaliable for PHY family Venice & Malibu \n
 *
 * \param inst [IN]          Target instance reference.
 * \param pr [IN]            Print function.
 * \param clear [IN]         set for clearing the counters   
 * \param port_no [IN]       Port number.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_debug_register_dump (const vtss_inst_t inst,
                                          const vtss_debug_printf_t pr,
                                          BOOL clear,
                                          const vtss_port_no_t port_no);

/** \brief 10G Phy OB status*/
typedef struct {
    u8 r_ctrl;  /**< slew rate r active value */
    u8 c_ctrl;  /**< slew rate c active value */
    u8 slew;    /**< slew rate       */
    u8 levn;    /**< amplitude       */
    u32 d_fltr; /**< d-filter value  */
    int v3;      /**< d_filter tap v3 */
    int vp;      /**< d_filter tap vp */ 
    int v4;      /**< d_filter tap v4 */
    int v5;      /**< d_filter tap v5 */
    BOOL is_host; /**< flag that says host/line */
} vtss_phy_10g_ob_status_t;

/** \brief Slew rate ctrl of OB  */
#define VTSS_SLEWRATE_25PS    0          /**< Slewrate = 25ps */
#define VTSS_SLEWRATE_35PS    1          /**< Slewrate = 35ps */
#define VTSS_SLEWRATE_55PS    2          /**< Slewrate = 55ps */
#define VTSS_SLEWRATE_70PS    3          /**< Slewrate = 70ps */
#define VTSS_SLEWRATE_120PS   4          /**< Slewrate = 120ps */
#define VTSS_SLEWRATE_INVALID 5          /**< Slewrate is invalid */

/** \brief 10G Phy 10f_base_kr_conf config data according to 802.3-2008 clause 72.7 Figure 72-11*/

typedef struct {
    i32 cm1;        /**< The minus 1 coefficient c(-1). Range: -32..31 */
    i32 c0;         /**< The 0 coefficient c(0).        Range: -32..31 */
    i32 c1;         /**< The plus 1 coefficient c(1).   Range: -32..31 */
    u32 ampl;       /**< The Amplitude value in nVpp. Range: 300..1275 */
    u32 slewrate;   /**< Slew rate ctrl of OB */
    BOOL en_ob;     /**< Enable output buffer and serializer */
    BOOL ser_inv;   /**< Invert input to serializer */
} vtss_phy_10g_base_kr_conf_t;

/** \brief 10G Phy Base KR Autoneg config*/

typedef struct {
    BOOL an_restart;        /**< Autoneg restart (for debug)*/
    BOOL an_enable;         /**< Autoneg enable */
    BOOL an_reset;          /**< Autoneg reset (for debug)*/
} vtss_phy_10g_base_kr_autoneg_t;

/** \brief 10G Phy Base KR Training config*/
typedef struct {
    BOOL enable;            /**< Enable KR training */
    u8   trmthd_cp;         /**< Training method c(+1), 0-BER is supported*/
    u8   trmthd_c0;         /**< Training method c(0) , 0-BER,1-GAIN are supported*/
    u8   trmthd_cm;         /**< Training method c(-1), 0-BER is supported*/
    BOOL ld_pre_init;       /**< Set local taps starting point 0-initialize,1-preset*/
} vtss_phy_10g_base_kr_training_t;

/** \brief 10G Phy Base Link Advertisement capability config*/
typedef struct {
    u8 adv_1g;           /**<Advertise 1G ,not supported */
    u8 adv_10g;          /**<Advertise 10G,by default choosen by API*/
    u8 fec_abil;         /**<Set FEC ability,by default choosen by API*/
    u8 fec_req;          /**<Set FEC request ,the only configurable option */
} vtss_phy_10g_base_kr_ld_adv_abil_t;

/** \brief 10G Phy Base KR Training & Autoneg config*/
typedef struct {
    vtss_phy_10g_base_kr_training_t training;      /**< KR Training params */
    vtss_phy_10g_base_kr_autoneg_t  autoneg;       /**< KR Autoneg params */
    vtss_phy_10g_base_kr_ld_adv_abil_t ld_abil;    /**< KR LD ADV Ability params */
    BOOL host_kr;                                  /**< Host side KR operation */
    BOOL line_kr;                                  /**< Line side KR operation */
} vtss_phy_10g_base_kr_train_aneg_t;

/** \brief 10G Phy Base KR Autoneg status*/
typedef struct {
    BOOL complete;              /**< Aneg completed successfully */
    BOOL active;                /**< Aneg is running between LD and LP */
    BOOL request_10g;           /**< LP's 10G rate negotiated  */
    BOOL request_1g;            /**< LP's 1G rate negotiated   */
    BOOL request_fec_change;    /**< LP's FEC request          */
    BOOL fec_enable;            /**< LP's FEC ability          */
    u32  sm;                    /**< Aneg state machine(debug) */
    BOOL lp_aneg_able;          /**< Link partner(LP) aneg ability */
    BOOL block_lock;            /**< PCS block lock            */
} vtss_phy_10g_kr_status_aneg_t;

/** \brief 10G Phy Base KR Training status*/
typedef struct {
    BOOL complete;              /**< Training completed successfully               */
    u8 cm_ob_tap_result;        /**< The minus 1 coefficient c(-1).     Range: -32..31 */
    u8 cp_ob_tap_result;        /**< The 0 coefficient c(0).            Range: -32..31 */
    u8 c0_ob_tap_result;        /**< The plus 1 coefficient c(1).       Range: -32..31 */
} vtss_phy_10g_kr_status_train_t;

/** \brief 10G Phy Base KR FEC status*/
typedef struct {
    BOOL enable;                    /**< FEC Enabled               */
    u32 corrected_block_cnt;        /**< Corrected block count     */
    u32 uncorrected_block_cnt;      /**< Un-corrected block count  */
} vtss_phy_10g_kr_status_fec_t;

/** \brief 10G Phy Base KR Training & Autoneg status*/
typedef struct {
    vtss_phy_10g_kr_status_aneg_t aneg;    /**< Aneg structure      */
    vtss_phy_10g_kr_status_train_t train;  /**< Training structure  */
    vtss_phy_10g_kr_status_fec_t fec;      /**< FEC structure       */
} vtss_phy_10g_base_kr_status_t;

/**
 * \brief Get the configuration of 10g_base_kr_tr_aneg setting.
 * Avaliable for PHY family Malibu,venice-c
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param kr_tr_aneg [OUT]      10g_base_kr_tr_aneg configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_base_kr_train_aneg_get(const vtss_inst_t inst,
                                        const vtss_port_no_t port_no,
                                        vtss_phy_10g_base_kr_train_aneg_t *const kr_tr_aneg);
/**
 * \brief Set the configuration of 10g_base_kr_tr_aneg setting.
 * Avaliable for PHY family Malibu,venice-c
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param kr_tr_aneg [IN]   10g_base_kr_tr_aneg configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_base_kr_train_aneg_set(const vtss_inst_t inst,
                                        const vtss_port_no_t port_no,
                                        const vtss_phy_10g_base_kr_train_aneg_t *const kr_tr_aneg);

/**
 * \brief Set the configuration of Host 10g_base_kr_tr_aneg setting.
 * Avaliable for PHY family Malibu
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param kr_tr_aneg [IN]   10g_base_kr_tr_aneg configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_base_host_kr_train_aneg_set(const vtss_inst_t inst,
                                             const vtss_port_no_t port_no,
                                             const vtss_phy_10g_base_kr_train_aneg_t *const kr_tr_aneg);

/**
 * \brief Get status of KR autonegotiation and training.
 * Avaliable for PHY family Malibu,Venice-c
 *
 * \param inst      [IN]       Target instance reference.
 * \param port_no   [IN]       Port number.
 * \param direction [IN]       Direction line or host.
 * \param kr_status [OUT]      10g_base_kr status(aneg,trainging,fec).
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_kr_status_get(const vtss_inst_t inst,
                                        const vtss_port_no_t port_no,
                                        BOOL direction,
                                        vtss_phy_10g_base_kr_status_t *const kr_status);

/**
 * \brief Get the configuration of Line 10G output buffer setting.
 * Avaliable for PHY family VENICE-c,Malibu
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param kr_conf [OUT]      10G output buffer configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_base_kr_conf_get (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       vtss_phy_10g_base_kr_conf_t *const kr_conf);

/**
 * \brief Set the configuration of Line 10G output buffer.
 * Avaliable for PHY family VENICE-c,MALIBU:
 * Note: The parameters cm1,c0, c1 have a range of -32..31. The Output signal from the KR circuit is symmetric,
 *       I.e. the voltage output is configured value + 1/2lsb. (ex: -1 => -1/2lsb voltage level, 0 => +1/2lsb voltage level
 *       The parameter ampl is set in steps of 25 mV, therefore the setting is rounded up to a multiplum og 25 mV,
 *       I.e. 1101..1125 => 1125 mVppd
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param kr_conf [IN]       10G output buffer configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERR_KR_CONF_NOT_SUPPORTED if the PHY on the port does not support 10GBASE_KR configuration
 *   VTSS_RC_ERR_KR_CONF_INVALID_PARAMETER if one of the parameter values are invalid or (|cm1|+ |c0| + |c1|) > 31
 *   VTSS_RC_ERROR on other errors.
 **/
vtss_rc vtss_phy_10g_base_kr_conf_set (const vtss_inst_t inst,
                                       const vtss_port_no_t port_no,
                                       const vtss_phy_10g_base_kr_conf_t *const kr_conf);
/**
 * \brief Get the configuration of Host 10G output buffer.
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param kr_conf [OUT]      host 10G output buffer configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_base_kr_host_conf_get (const vtss_inst_t inst,
                                            const vtss_port_no_t port_no,
                                            vtss_phy_10g_base_kr_conf_t *const kr_conf);
/**
 * \brief Set the configuration of host 10G output buffer.
 * Note: The parameters cm1,c0, c1 have a range of -32..31. The Output signal from the KR circuit is symmetric,
 *       I.e. the voltage output is configured value + 1/2lsb. (ex: -1 => -1/2lsb voltage level, 0 => +1/2lsb voltage level
 *       The parameter ampl is set in steps of 25 mV, therefore the setting is rounded up to a multiplum og 25 mV,
 *       I.e. 1101..1125 => 1125 mVppd
 *
 * \param inst [IN]          Target instance reference.
 * \param port_no [IN]       Port number.
 * \param kr_conf [IN]       host 10G output buffer configuration.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERR_KR_CONF_NOT_SUPPORTED if the PHY on the port does not support 10GBASE_KR configuration
 *   VTSS_RC_ERR_KR_CONF_INVALID_PARAMETER if one of the parameter values are invalid or (|cm1|+ |c0| + |c1|) > 31
 *   VTSS_RC_ERROR on other errors.
 **/
vtss_rc vtss_phy_10g_base_kr_host_conf_set (const vtss_inst_t inst,
                                           const vtss_port_no_t port_no,
                                           const vtss_phy_10g_base_kr_conf_t *const kr_conf);

/**
 * \brief Get the status of Output Buffer.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param ob_status [OUT]   Status of output buffer
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_ob_status_get (const vtss_inst_t inst, 
                                    const vtss_port_no_t port_no, 
                      		        vtss_phy_10g_ob_status_t *const ob_status);

/** \brief 10G Phy link and fault status for all sublayers */
typedef struct {
    vtss_sublayer_status_t	pma;     /**< Status for Line PMA sublayer */
    vtss_sublayer_status_t	hpma;    /**< Status for Host PMA sublayer */
    vtss_sublayer_status_t	wis;     /**< Status for WIS sublayer */
    vtss_sublayer_status_t	pcs;     /**< Status for Line PCS sublayer */
    vtss_sublayer_status_t	hpcs;    /**< Status for HOST PCS sublayer,pcs xaui in case of venice */
    vtss_sublayer_status_t	xs;      /**< Status for XAUI sublayer */
    BOOL	                lpcs_1g; /**< Status for Line 1G_PCS sublayer */
    BOOL                	hpcs_1g; /**< Status for Host 1G_PCS sublayer */
    BOOL                    status;  /**< Status of whole PHY , based on operation mode and PHY type*/
    BOOL                    block_lock;   /**< Gives block lock information */
    BOOL                    lopc_stat;    /**< LOPC status */
} vtss_phy_10g_status_t; 

/**
 * \brief Get the link and fault status of the PHY sublayers.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param status [IN]   Status of all sublayers
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/

vtss_rc vtss_phy_10g_status_get (const vtss_inst_t inst, 
                    		 const vtss_port_no_t port_no, 
                    		 vtss_phy_10g_status_t *const status);

/**
 * \brief Get the status of PHY including sub layers
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param status [IN]   Status of PLL,SUB layers
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_serdes_status_get (const vtss_inst_t inst, 
                    		 const vtss_port_no_t port_no, 
                    		 vtss_phy_10g_serdes_status_t *const status);


/**
 * \brief Reset the phy.  Phy is reset to default values.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_reset(const vtss_inst_t    inst,
                           const vtss_port_no_t port_no);


/**
 * Advertisement Word (Refer to IEEE 802.3 Clause 37):
 *  MSB                                                                         LSB
 *  D15  D14  D13  D12  D11  D10   D9   D8   D7   D6   D5   D4   D3   D2   D1   D0 
 * +----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
 * | NP | Ack| RF2| RF1|rsvd|rsvd|rsvd| PS2| PS1| HD | FD |rsvd|rsvd|rsvd|rsvd|rsvd|
 * +----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
 **/

/** \brief Auto-negotiation remote fault type */
typedef enum                  
{
    VTSS_PHY_10G_CLAUSE_37_RF_LINK_OK,        /**< Link OK */
    VTSS_PHY_10G_CLAUSE_37_RF_OFFLINE,        /**< Off line */
    VTSS_PHY_10G_CLAUSE_37_RF_LINK_FAILURE,   /**< Link failure */
    VTSS_PHY_10G_CLAUSE_37_RF_AUTONEG_ERROR   /**< Autoneg error */
} vtss_phy_10g_clause_37_remote_fault_t;


/** \brief Advertisement control data for Clause 37 aneg */
typedef struct
{
    BOOL                                  fdx;               /**< (FD) */
    BOOL                                  hdx;               /**< (HD) ,Not supported */
    BOOL                                  symmetric_pause;   /**< (PS1) */
    BOOL                                  asymmetric_pause;  /**< (PS2) */
    vtss_phy_10g_clause_37_remote_fault_t remote_fault;      /**< (RF1) + (RF2) , would be generated according to condition*/
    BOOL                                  acknowledge;       /**< (Ack) , would be generated according to condition*/
    BOOL                                  next_page;         /**< (NP) ,Not supported */
} vtss_phy_10g_clause_37_adv_t;

/** \brief Clause 37 Auto-negotiation status */
typedef struct
{    
    BOOL link;                                             /**< FALSE if link has been down since last status read */
    struct {
        BOOL                         complete;             /**< Aneg completion status */
        vtss_phy_10g_clause_37_adv_t partner_advertisement;/**< Clause 37 Advertisement control data */
    } autoneg;                                             /**< Autoneg status */
} vtss_phy_10g_clause_37_status_t;

/** \brief Clause 37 Auto-negotiation status for line and host */
typedef struct
{
    vtss_phy_10g_clause_37_status_t line;  /**< Line clause 37 status */
    vtss_phy_10g_clause_37_status_t host;  /**< Host clause 37 status */
} vtss_phy_10g_clause_37_cmn_status_t;


/** \brief Clause 37 control struct */
typedef struct
{
    BOOL                         enable;        /**< Enable of Autoneg */
    vtss_phy_10g_clause_37_adv_t advertisement; /**< Clause 37 Advertisement data */
    BOOL                         enable_pass_thru; /**< Enables pass through mode in VENICE */
    BOOL                         line;           /**< Line:TRUE for line side */
    BOOL                         host;           /**< Host:True for host side */
    BOOL                         l_h;           /**< Both Host and line side */
} vtss_phy_10g_clause_37_control_t;


/**
 * \brief Get clause 37 status.
 *
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number.
 * \param status  [OUT] Clause 37 status of the line and host link.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_clause_37_status_get(const vtss_inst_t                          inst,
                                          vtss_port_no_t                             port_no,
                                          vtss_phy_10g_clause_37_cmn_status_t *const status);


/**
 * \brief Get clause 37 control configuration from software.
 *
 * \param inst         [IN]  Target instance reference.
 * \param port_no      [IN]  Port number.
 * \param control      [OUT] Clause 37 configuration,control.line,control.host are 'in' parameters.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_clause_37_control_get(const vtss_inst_t                 inst,
                                           const vtss_port_no_t              port_no,
                                           vtss_phy_10g_clause_37_control_t  *const control);

/**
 * \brief Set clause 37 control configuration
 * \brief Clause 37 can be configured independently on HOST,LINE 1G PCSs
 * \brief 1G speed is only supported in 1000-X aneg
 *
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number.
 * \param control [OUT] Clause 37 configuration.
 *  Same configuration is applied to Host and Line interface.                  
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_clause_37_control_set(const vtss_inst_t                       inst,
                                           const vtss_port_no_t                    port_no,
                                           const vtss_phy_10g_clause_37_control_t  *const control);

/** \brief 10G loopback types */
typedef enum {
    VTSS_LB_NONE,                /**< No looback   */
    VTSS_LB_SYSTEM_XS_SHALLOW,   /**< System Loopback B,  XAUI -> XS -> XAUI   4x800E.13,  Venice: H2  */
    VTSS_LB_SYSTEM_XS_DEEP,      /**< System Loopback C,  XAUI -> XS -> XAUI   4x800F.2,  Venice: N.A.     */
    VTSS_LB_SYSTEM_PCS_SHALLOW,  /**< System Loopback E,  XAUI -> PCS FIFO -> XAUI 3x8005.2,  Venice: N.A. */
    VTSS_LB_SYSTEM_PCS_DEEP,     /**< System Loopback G,  XAUI -> PCS -> XAUI  3x0000.14,  Venice: H3    */
    VTSS_LB_SYSTEM_PMA,          /**< System Loopback J,  XAUI -> PMA -> XAUI  1x0000.0,  Venice: H4     */
    VTSS_LB_NETWORK_XS_SHALLOW,  /**< Network Loopback D,  XFI -> XS -> XFI   4x800F.1,  Venice: N.A.       */
    VTSS_LB_NETWORK_XS_DEEP,     /**< Network Loopback A,  XFI -> XS -> XFI   4x0000.1  4x800E.13=0,  Venice: L1  */
    VTSS_LB_NETWORK_PCS,         /**< Network Loopback F,  XFI -> PCS -> XFI  3x8005.3,  Venice: L2       */
    VTSS_LB_NETWORK_WIS,         /**< Network Loopback H,  XFI -> WIS -> XFI  2xE600.0,  Venice: N.A.       */
    VTSS_LB_NETWORK_PMA,         /**< Network Loopback K,  XFI -> PMA -> XFI  1x8000.8,  Venice: L3       */
    /* Venice specific loopbacks, the Venice implementation is different, and therefore the loopbacks are not exactly the same */
    VTSS_LB_H2,                  /**< Host Loopback 2, 40-bit XAUI-PHY interface Mirror XAUI data */
    VTSS_LB_H3,                  /**< Host Loopback 3, 64-bit PCS after the gearbox FF00 repeating IEEE PCS system loopback */
    VTSS_LB_H4,                  /**< Host Loopback 4, 64-bit WIS FF00 repeating IEEE WIS system loopback */
    VTSS_LB_H5,                  /**< Host Loopback 5, 1-bit SFP+ after SerDes Mirror XAUI data IEEE PMA system loopback */
    VTSS_LB_H6,                  /**< Host Loopback 6, 32-bit XAUI-PHY interface Mirror XAUI data */
    VTSS_LB_L0,                  /**< Line Loopback 0, 4-bit XAUI before SerDes Mirror SFP+ data */
    VTSS_LB_L1,                  /**< Line Loopback 1, 4-bit XAUI after SerDes Mirror SFP+ data IEEE PHY-XS network loopback */
    VTSS_LB_L2,                  /**< Line Loopback 2, 64-bit XGMII after FIFO Mirror SFP+ data */
    VTSS_LB_L3,                  /**< Line Loopback 3, 64-bit PMA interface Mirror SFP+ data */
    VTSS_LB_L2C,                 /* Line loopback 4 after cross connect*/
} vtss_lb_type_t;


/** \brief 10G Phy system and network loopbacks */
typedef struct {
    vtss_lb_type_t lb_type;          /**< Looback types                                          */  
    BOOL enable;                     /**< Enable/Disable loopback given in \<lb_type\>           */
} vtss_phy_10g_loopback_t; 

/**
 * \brief Enable/Disable a phy network or system loopback. \n
 * Only one loopback mode can be active at the same time. 
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param loopback [IN] Loopback settings. When disabling a loopback, the lb_type is ignored, i.e. the active loopback is disabled.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.\n
 *       Error conditions: 
 *           Loopback not supported for the PHY
 *           Attempt to enable loopback while loopback is already active
 *           Attempt to disable loopback while no loopback is active
 **/
vtss_rc vtss_phy_10g_loopback_set(const vtss_inst_t             inst,
                                  const vtss_port_no_t          port_no,
                                  const vtss_phy_10g_loopback_t *const loopback);

/**
 * \brief Get loopback settings.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param loopback [OUT] Current loopback settings.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_loopback_get(const vtss_inst_t       inst,
                                  const vtss_port_no_t    port_no,
                                  vtss_phy_10g_loopback_t *const loopback);



/** \brief 10G Phy PCS counters */
typedef struct {
    BOOL block_lock_latched; /**< Latched block status      */
    BOOL high_ber_latched;   /**< Lathced high ber status   */
    u8   ber_cnt;            /**< BER counter. Saturating, clear on read */
    u8   err_blk_cnt;        /**< ERROR block counter. Saturating, clear on read */
} vtss_phy_pcs_cnt_t; 

/** \brief 10G Phy Sublayer counters */
typedef struct {
//  vtss_phy_pma_cnt_t pma;
//  vtss_phy_wis_cnt_t wis;
    vtss_phy_pcs_cnt_t pcs;  /**< PCS counters */
//  vtss_phy_xs_cnt_t xs;
} vtss_phy_10g_cnt_t; 

/**
 * \brief Get counters.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param cnt [OUT] Phy counters
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_cnt_get(const vtss_inst_t    inst,
                             const vtss_port_no_t port_no,
                             vtss_phy_10g_cnt_t   *const cnt);

/** \brief 10G Phy power setting */
typedef enum {    
    VTSS_PHY_10G_POWER_ENABLE,  /**< Enable Phy power for all sublayers */
    VTSS_PHY_10G_POWER_DISABLE  /**< Disable Phy power for all sublayers*/
} vtss_phy_10g_power_t; 


/**
 * \brief Get the power settings 
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param power [OUT] power settings
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_power_get(const vtss_inst_t      inst,
                               const vtss_port_no_t   port_no,
                               vtss_phy_10g_power_t  *const power);
/**
 * \brief Set the power settings.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param power [IN] power settings
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_power_set(const vtss_inst_t        inst,
                               const vtss_port_no_t     port_no,
                               const vtss_phy_10g_power_t  *const power);

/**
 * \brief Gives a True/False value if the Phy is supported by the API\n
 *  Only Vitesse phys are supported.  vtss_phy_10g_mode_set() must be applied.
 *
 * \param inst [IN] Target instance reference. 
 * \param port_no [IN]  Port number.
 *
 * \return
 *   TRUE  : Phy is supported.\n
 *   FALSE : Phy is not supported.
 **/
BOOL vtss_phy_10G_is_valid(const vtss_inst_t        inst,
                           const vtss_port_no_t port_no);

/** \brief 10G Phy Failover Mode Setting */
typedef enum {    
    VTSS_PHY_10G_PMA_TO_FROM_XAUI_NORMAL,         /**< PMA_0/1 to XAUI_0/1. 8487: XAUI 0 to PMA 0 */
    VTSS_PHY_10G_PMA_TO_FROM_XAUI_CROSSED,        /**< PMA_0/1 to XAUI_1/0. 8487: XAUI 1 to PMA 0 */
    VTSS_PHY_10G_PMA_0_TO_FROM_XAUI_0_TO_XAUI_1,  /**< PMA 0 to/from XAUI 0 and to XAUI 1 */
    VTSS_PHY_10G_PMA_0_TO_FROM_XAUI_1_TO_XAUI_0,  /**< PMA 0 to/from XAUI 1 and to XAUI 0 */ 
    VTSS_PHY_10G_PMA_1_TO_FROM_XAUI_0_TO_XAUI_1,  /**< PMA 1 to/from XAUI 0 and to XAUI 1.      VSC8487:N/A */
    VTSS_PHY_10G_PMA_1_TO_FROM_XAUI_1_TO_XAUI_0,  /**< PMA 1 to/from XAUI 1 and to XAUI 0.      VSC8487:N/A */
} vtss_phy_10g_failover_mode_t; 

/**
 * \brief Set the failover mode 
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number. (Use any port within the phy).
 * \param mode [IN]     Failover mode
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_failover_set(const vtss_inst_t      inst,
                                  const vtss_port_no_t   port_no,
                                  vtss_phy_10g_failover_mode_t  *const mode);
/**
 * \brief Get the failover mode 
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param mode [OUT] failover mode 
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_failover_get(const vtss_inst_t      inst,
                                  const vtss_port_no_t   port_no,
                                  vtss_phy_10g_failover_mode_t  *const mode);

/** \brief 10G Phy Automatic Failover Event Setting */
typedef enum {    
    VTSS_PHY_10G_AUTO_FAILOVER_EVENT_PCS_LINK_STATUS,  /**< PCS link status            */
    VTSS_PHY_10G_AUTO_FAILOVER_EVENT_SERDES_LOS,       /**< LOS from SERDES            */
    VTSS_PHY_10G_AUTO_FAILOVER_EVENT_WIS_LOF,          /**< LOF from Line WIS          */
    VTSS_PHY_10G_AUTO_FAILOVER_EVENT_GPIO,             /**< External GPIO input        */
    VTSS_PHY_10G_AUTO_FAILOVER_EVENT_NONE,             /**< Manual switching to be done*/
} vtss_phy_10g_auto_failover_event_t;


/** \brief 10G PHY Automatic Failover Filter */
typedef enum {
    VTSS_PHY_10G_AUTO_FAILOVER_FILTER_NONE,            /**< No filter configuration    */
    VTSS_PHY_10G_AUTO_FAILOVER_FILTER_CNT_B2316,       /**< False condition, upper 8 bits of 24-bit threshold*/
    VTSS_PHY_10G_AUTO_FAILOVER_FILTER_CNT_B70,         /**< False condition, lower 8 bits of 24-bit threshold*/
    VTSS_PHY_10G_AUTO_FAILOVER_FILTER_CNT_A2316,       /**< True condition, upper 8 bits of 24-bit threshold */
    VTSS_PHY_10G_AUTO_FAILOVER_FILTER_CNT_A70,         /**< True condition, lower 8 bits of 24-bit threshold */
} vtss_phy_10g_auto_failover_filter_t;

/** \brief 10G PHY Automatic Failover configuration */
typedef struct {
    vtss_port_no_t   port_no;               /**< port number         */
    vtss_phy_10g_auto_failover_event_t evnt;/**< Auto failover event */
    u16  trig_ch_id;                        /**< Channel ID that triggers event  */
    BOOL is_host_side;                      /**< Protection switch configuration is on line or host side */  
    u16  channel_id;                        /**< channel to be switched.         */
    u16  chip_no;                           /**< Represents chip id in case of multiple PHYs */
    vtss_gpio_10g_no_t v_gpio;              /**< virtual GPIO pin to be triggering the event */
    vtss_gpio_10g_no_t a_gpio;              /**< actual GPIO pin to be triggering the event  */
    BOOL enable;                            /**< Enable or disable auto failover */
    vtss_phy_10g_auto_failover_filter_t filter; /**< Number of CSR clock cycles  */
    u16 fltr_val;                           /**< value of filter if chosen       */
} vtss_phy_10g_auto_failover_conf_t;

/**
 * \brief Set the automatic failover mode 
 *
 * \param inst [IN]     Target instance reference.
 * \param mode [IN]     Automatic Failover mode
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_auto_failover_set(const vtss_inst_t      inst,
                                       vtss_phy_10g_auto_failover_conf_t  *const mode);


/**
 * \brief Get the Automatic failover mode Configuration
 *
 * \param inst [IN]     Target instance reference.
 * \param mode [OUT] failover mode 
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_auto_failover_get(const vtss_inst_t      inst,
                                       vtss_phy_10g_auto_failover_conf_t  *const mode);

/** \brief VSCOPE scan types */
typedef enum {
	VTSS_PHY_10G_FAST_SCAN, /**<selects the fast scan feature */
	VTSS_PHY_10G_FAST_SCAN_PLUS, /**<selects the fast scan feature with diagonal points */
	VTSS_PHY_10G_QUICK_SCAN, /**<selects the quick scan feature */
	VTSS_PHY_10G_FULL_SCAN, /**<selects the full scan freature */
} vtss_phy_10g_vscope_scan_t;

/** \ brief VSCOPE scan configuration */
typedef struct {
	vtss_phy_10g_vscope_scan_t scan_type; /**<selects the type of scan to be implemented */
	BOOL line;        /**<select line side or host side, TRUE for line side */	 
	BOOL enable;		  /**<enable or disable vscope fast scan*/ 
    u32 error_thres;    /**<error_threshold for vscope calculations */
} vtss_phy_10g_vscope_conf_t;

	
/**
 * \brief set VSCOPE fast scan configuration
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number
 * \param conf    [IN]  VSCOPE fast scan configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
**/
vtss_rc vtss_phy_10g_vscope_conf_set(const vtss_inst_t inst,
                                 const vtss_port_no_t port_no,
                                 const vtss_phy_10g_vscope_conf_t *const conf);

/**
 * \brief get VSCOPE fast scan configuration
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number
 * \param conf    [OUT]  VSCOPE fast scan configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
**/
vtss_rc vtss_phy_10g_vscope_conf_get(const vtss_inst_t inst,
                                    const vtss_port_no_t port_no,
                                    vtss_phy_10g_vscope_conf_t *const conf);



#define BOOLEAN_STORAGE_COUNT  6    /**<BOOL parameters to be stored during Vscope Scan */
#define UNSIGNED_STORAGE_COUNT 5    /**<UNSIGNED parameters to be stored during Vscope Scan */

/** \brief VSCOPE fast scan storage */
typedef struct {
    BOOL ib_storage_bool[BOOLEAN_STORAGE_COUNT];    /**<boolean values to be stored in vtss_state during vscope fast scan configuration */
    u32 ib_storage[UNSIGNED_STORAGE_COUNT];           /**<u8 values to be stored in vtss_state during vscope fast scan configuration */
} vtss_phy_10g_ib_storage_t;

/**\brief VSCOPE scan configuration */
typedef struct{
	BOOL line;	    /**<selects line or host side, 1 for line */
	u32 x_start;	/**<start value for x (0-127)*/
	u32 y_start;	/**<start value for y (0-63)*/
	u32 x_incr;		/**<increment value for x during the scan */
	u32 y_incr;		/**<increment value for y during the scan */
	u32 x_count;	/**<max value for x ( upto which scan is to be performed) */
	u32 y_count;	/**<max value for y ( upto which scan is to be performed) */
	u32 ber;		/**<bit error rate */
} vtss_phy_10g_vscope_scan_conf_t;

#define PHASE_POINTS 128 /**<phase points range from 0-127 */
#define AMPLITUDE_POINTS 64 /**<amplitude points range from 0-63 */

/**\ brief Vscope eye scan status*/
typedef struct {
	vtss_phy_10g_vscope_scan_conf_t scan_conf; /**<scan configuration data */
	i32 error_free_x;	/**<error free x values in case of fast eye scan */
	i32 error_free_y;	/**<error free y values in case of fast eye scan */
	i32 amp_range;		/**<amp range in case of fast eye scan */
	u32 errors[PHASE_POINTS][AMPLITUDE_POINTS];	/**<error matrix in full scan mode */
} vtss_phy_10g_vscope_scan_status_t;

/** \brief VSCOPE fast scan status
 * Set VSCOPE fast scan configuration
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number
 * \param conf    [IN]  VSCOPE fast scan configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_vscope_scan_status_get(const vtss_inst_t inst,
		const vtss_port_no_t port_no,
		vtss_phy_10g_vscope_scan_status_t *const conf);

/* 10G PHY PRBS implementation */

/** \brief 10G PHY direction */
typedef enum {
    VTSS_PHY_10G_DIRECTION_HOST, /**< To configure HOST PRBS */
    VTSS_PHY_10G_DIRECTION_LINE, /**< To configure LINE PRBS */
    VTSS_PHY_10G_DIRECTION_CNT,  /**< ENUM Count             */
} vtss_phy_10g_direction_t;

/** \brief 10G PHY PRBS type */
typedef enum {
    VTSS_PHY_10G_PRBS_TYPE_SERDES, /**< Configure SERDES prbs */
    VTSS_PHY_10G_PRBS_TYPE_PCS,    /**< Configure PCS prbs    */
    VTSS_PHY_10G_PRBS_TYPE_CNT,    /**< ENUM Count            */
} vtss_phy_10g_prbs_type_t;

/** \brief 10G PHY prbs generator configuration */
typedef struct {
    /**
     * Enable or disable prbs generator.
     */
    BOOL enable;

    /**
     * Selects the prbs to be implemented.
     * Minimum is 0 and maximum is 5.
     * Only used if prbs type is VTSS_PHY_10G_PRBS_TYPE_SERDES.
     */
    u32 prbsn_sel;

    /**
     * Set to TRUE to invert PRBS TX pattern.
     */
    BOOL prbsn_tx_io;

    /**
     * Select the prbs interface width.
     * Range 0-5
     */
    u8 prbsn_tx_iw;

    /**
     * Enable or disable PCS-prbs.
     * Only used if prbs type is VTSS_PHY_10G_PRBS_TYPE_PCS.
     */
    BOOL prbs_gen_pcs;
} vtss_phy_10g_prbs_generator_conf_t;

/**
 * \brief Get prbs generator configuration
 * \param inst      [IN]  Target instance reference
 * \param port_no   [IN]  Port number
 * \param type      [IN]  Prbs type
 * \param direction [IN]  Direction of configuration
 * \param conf      [OUT] Prbs generator configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_generator_conf_get(const vtss_inst_t                  inst,
                                             const vtss_port_no_t               port_no,
                                             const vtss_phy_10g_prbs_type_t     type,
                                             const vtss_phy_10g_direction_t     direction,
                                             vtss_phy_10g_prbs_generator_conf_t *const conf);

/**
 * \brief Set prbs generator configuration
 * \param inst      [IN] Target instance reference
 * \param port_no   [IN] Port number
 * \param type      [IN] Prbs type
 * \param direction [IN] Direction of configuration
 * \param conf      [IN] Prbs generator configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_generator_conf_set(const vtss_inst_t                        inst,
                                             const vtss_port_no_t                     port_no,
                                             const vtss_phy_10g_prbs_type_t           type,
                                             const vtss_phy_10g_direction_t           direction,
                                             const vtss_phy_10g_prbs_generator_conf_t *const conf);

/** \brief 10G PHY prbs analyzer/monitor configuration */
typedef struct {
    /**
     * Enable or disable the prbs monitor
     */
    BOOL enable;

    /**
     * Threshold to iterate counter for max_bist_frames [15:0]
     */
    u16 max_bist_frames;

    /**
     * States in which error counting is enabled.
     *   0:wait_stable + stable + check
     *   1:stable + check
     *   2:check
     *   3:all but IDLE
     */
    u16 error_states;

    /**
     * DES interface width.
     *   0:  8
     *   1: 10
     *   2: 16
     *   3: 20
     *   4: 32
     *   5: 40 (default)
     */
    u16 des_interface_width;

    /**
     * Selects the prbs to be implemented.
     * Minimum is 0 and maximum is 5.
     * Only used if prbs type is VTSS_PHY_10G_PRBS_TYPE_SERDES.
     */
    u16 prbsn_sel;

    /**
     * Set to TRUE to enable PRBS checker input inversion
     */
    BOOL prbs_check_input_invert;

    /**
     * Number of consecutive errors/non-errors before transitioning to
     * respective state.
     * value = number-of-40-bits-words + 1
     */
    u16 no_of_errors;

    /**
     * Select BIST mode.
     *   0: off
     *   1: BIST
     *   2: BER
     *   3: CONT(infinite mode)
     */
    u16 bist_mode;

    /**
     * Enable or diable PCS-prbs test pattern mode on RX path.
     * Only used if prbs type is VTSS_PHY_10G_PRBS_TYPE_PCS.
     */
    BOOL prbs_mon_pcs;
} vtss_phy_10g_prbs_monitor_conf_t;

/**
 * \brief Get prbs monitor/analyzer configuration
 * \param inst      [IN]  Target instance reference
 * \param port_no   [IN]  Port number
 * \param type      [IN]  Prbs type
 * \param direction [IN]  Direction of configuration
 * \param conf      [OUT] Prbs monitor configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_monitor_conf_get(const vtss_inst_t                inst,
                                           const vtss_port_no_t             port_no,
                                           const vtss_phy_10g_prbs_type_t   type,
                                           const vtss_phy_10g_direction_t   direction,
                                           vtss_phy_10g_prbs_monitor_conf_t *const conf);

/**
 * \brief Set prbs monitor/analyzer configuration
 * \param inst      [IN] Target instance reference
 * \param port_no   [IN] Port number
 * \param type      [IN] Prbs type
 * \param direction [IN] Direction of configuration
 * \param conf      [IN] Prbs monitor configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_monitor_conf_set(const vtss_inst_t                      inst,
                                           const vtss_port_no_t                   port_no,
                                           const vtss_phy_10g_prbs_type_t         type,
                                           const vtss_phy_10g_direction_t         direction,
                                           const vtss_phy_10g_prbs_monitor_conf_t *const conf);

/** \brief 10G PHY prbs analyzer/monitor status */
typedef struct {
    /**
     * Error stautus of PRBS
     */
    u32 error_status;

    /**
     * PRBS status
     */
    u32 prbs_status;

    /**
     * Main status
     */
    u32 main_status;

    /**
     * Data input is unchanged for all 40 parallel bits for at least 7 clock
     * cycles.
     */
    BOOL stuck_at_par;

    /**
     * Data input is constantly 0 or constantly 1 for all 40 parallel bits for
     * at least 7 clock cycles
     */
    BOOL stuck_at_01;

    /**
     * TRUE if no sync found since BIST enabled
     */
    BOOL no_sync;

    /**
     * TRUE if BIST input data not stable
     */
    BOOL instable;

    /**
     * TRUE if BIST not complete yet, that is, it has not reached a stable
     * state.
     */
    BOOL incomplete;

    /**
     * TRUE if BIST is active but has not entered a final state
     */
    BOOL active;

    /**
     * Capture PCS-PRBS status on RX path.
     * Only used if prbs type is VTSS_PHY_10G_PRBS_TYPE_PCS.
     */
    u32 prbs_error_count_pcs;
} vtss_phy_10g_prbs_monitor_status_t;

/**
 * \brief Get prbs monitor/analyzer status
 * Status is retrieved after a possible monitor reset (when reset == TRUE).
 * \param inst       [IN]  Target instance reference
 * \param port_no    [IN]  Port number
 * \param type       [IN]  Prbs type
 * \param direction  [IN]  Direction of monitor status
 * \param reset      [IN]  Reset monitor state
 * \param mon_status [OUT] Prbs Monitor status
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_monitor_status_get(const vtss_inst_t                  inst,
                                             const vtss_port_no_t               port_no,
                                             const vtss_phy_10g_prbs_type_t     type,
                                             const vtss_phy_10g_direction_t     direction,
                                             const BOOL                         reset,
                                             vtss_phy_10g_prbs_monitor_status_t *const mon_status);

/**
 * \brief 10G PHY prbs generator configuration
 * This structure is obsolete.
 * Use vtss_phy_10g_prbs_generator_conf_t instead.
 */
typedef struct {
    BOOL enable;    /**< Enable or disable prbs generator                      */
    u32  prbsn_sel; /**< Select the prbs to be implemented, min == 0, max == 5 */
    BOOL line;      /**< Select the line side or host side, 1 for line side    */
} vtss_phy_10g_prbs_gen_conf_t;

/**
 * \brief Get prbs generator configuration
 * This API is obsolete. Use vtss_phy_10g_prbs_generator_conf_get() instead.
 * \param inst    [IN]    Target instance reference
 * \param port_no [IN]    Port number
 * \param conf    [INOUT] Prbs configuration (line member is an IN)
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_gen_conf_get(const vtss_inst_t            inst,
                                       const vtss_port_no_t         port_no,
                                       vtss_phy_10g_prbs_gen_conf_t *const conf);

/**
 * \brief Set prbs generator configuration
 * This API is obsolete. Use vtss_phy_10g_prbs_generator_conf_set() instead.
 * \param inst    [IN] Target instance reference
 * \param port_no [IN] Port number
 * \param conf    [IN] Prbs configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_gen_conf(const vtss_inst_t            inst,
                                   const vtss_port_no_t         port_no,
                                   vtss_phy_10g_prbs_gen_conf_t *const conf);

/**
 * \brief 10G PHY prbs monitor status and configuration
 * This structure is obsolete.
 * Use vtss_phy_10g_prbs_monitor_conf_t instead.
 */
typedef struct {
    BOOL enable;                  /**< Enable or disable the prbs monitor */
    BOOL line;                    /**< Select line side or host side, 1 for line side */
    u16  max_bist_frames;         /**< Threshold to iterate counter for max_bist_frames [15:0] */
    u16  error_states;            /**< States in which error counting is enabled3:all but IDLE; 2:check 1:stable+check,0:wait_stable+stable+check */
    u16  des_interface_width;     /**< DES interface width 0:8,1:10,2:16,3:20,4:32,5:40 (default) */
    u16  prbsn_sel;               /**< select the prbs to be implemented, min=0, max=5> */
    BOOL prbs_check_input_invert; /**< Snables PRBS checker input inversion */
    u16  no_of_errors;            /**< Number of consecutive errors/non-errors before transitioning to respective state , value = num-40-bits-words + 1 */
    u16  bist_mode;               /**< 0: off, 1: BIST, 2: BER, 3:CONT(infinite mode) */
    u32  error_status;            /**< Error stautus of PRBS */
    u32  PRBS_status;             /**< PRBS status */
    u32  main_status;             /**< Main stauts */
    BOOL stuck_at_par;            /**< Data input is unchanged for all 40 parallel bits for at least 7 clock cycles */
    BOOL stuck_at_01;             /**< Data input is unchanged for all 40 parallel bits for at least 7 clock cycles */
    BOOL no_sync;                 /**< no sync found since BIST enabled */
    BOOL instable;                /**< BIST input data not stable */
    BOOL incomplete;              /**< BIST not complete  i.e. it has not reached a stable state */
    BOOL active;                  /**< BIST is active but has not entered a final state */
} vtss_phy_10g_prbs_mon_conf_t;

/**
 * \brief Get prbs monitor configuration and status
 * This API is obsolete. Use vtss_phy_10g_prbs_monitor_conf_get() and
 * vtss_phy_10g_prbs_monitor_status_get() instead.
 * \param inst    [IN]    Target instance reference
 * \param port_no [IN]    Port number
 * \param conf    [INOUT] Prbs Monitor configuration (line member is an IN)
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_mon_conf_get(const vtss_inst_t            inst,
                                       const vtss_port_no_t         port_no,
                                       vtss_phy_10g_prbs_mon_conf_t *const conf);

/**
 * \brief Set prbs monitor configuration
 * This API is obsolete. Use vtss_phy_10g_prbs_monitor_conf_set() instead.
 * \param inst    [IN] Target instance reference
 * \param port_no [IN] Port number
 * \param conf    [IN] Prbs monitor configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_prbs_mon_conf(const vtss_inst_t            inst,
                                   const vtss_port_no_t         port_no,
                                   vtss_phy_10g_prbs_mon_conf_t *const conf);

/** \brief 10G PHY sgmii mode lane select configuration */
typedef enum{
    VTSS_PHY_10G_SGMII_MODE_LANE_3,   /**<selects lane 3 as the datapath for SGMII */
    VTSS_PHY_10G_SGMII_MODE_LANE_0,   /**<selects lane 0 as the datapath for SGMII */
}vtss_phy_10g_sgmii_lane_select_t;

/** \brief 10G PHY Packet generator configuration */
typedef struct {
    BOOL enable;          /**< Enable or disable packet generator */
    BOOL ptp;             /**< PTP or standard frame              */
    BOOL ingress;         /**< Ingress or egress                  */
    BOOL frames;          /**< frames or idles                    */
    BOOL frame_single;    /**< Generate single packet             */
    u16 etype;            /**< Ethertype                          */
    u8 pkt_len;           /**< Packet length,min=64,max=16KB      */
    u32 ipg_len;          /**< Inter Packet Gap                   */
    vtss_mac_addr_t smac; /**< Source MAC address                 */
    vtss_mac_addr_t dmac; /**< Destination MAC address            */
    u8 ptp_ts_sec;        /**< Seconds part of timestamp value    */
    u8 ptp_ts_ns;         /**< NanoSeconds part of ts value       */
    u8 srate;             /**< Srate for ptp frames               */
} vtss_phy_10g_pkt_gen_conf_t; 

/**
 * \brief Set Packet generation Configuration
 *
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number 
 * \param conf    [IN]  Packet generator configuration 
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_pkt_gen_conf(const vtss_inst_t      inst,
                                 const vtss_port_no_t   port_no,
                                 const vtss_phy_10g_pkt_gen_conf_t *const conf);

/** \brief 10G PHY Packet monitor configuration */
typedef enum {
    VTSS_PHY_10G_PKT_MON_RST_ALL,    /**< Reset all counters        */
    VTSS_PHY_10G_PKT_MON_RST_GOOD,   /**< Reset good crc counter    */
    VTSS_PHY_10G_PKT_MON_RST_BAD,    /**< Reset bad crc counter     */
    VTSS_PHY_10G_PKT_MON_RST_FRAG,   /**< Reset Fragment counter    */
    VTSS_PHY_10G_PKT_MON_RST_LFAULT, /**< Reset local fault counter */
    VTSS_PHY_10G_PKT_MON_RST_BER,    /**< Reset Ber counter         */
    VTSS_PHY_10G_PKT_MON_RST_NONE,   /**< None                      */
}vtss_phy_10g_pkt_mon_rst_t;

typedef u32 vtss_32_cntr_t;  /**< 32-bit counter         */

/** \brief 10G PHY Packet Monitor configuration */
typedef struct {
    BOOL enable;             /**< Enable or disable packet monitor  */
    BOOL update;             /**< update and reads monitor counters */
    vtss_phy_10g_pkt_mon_rst_t reset;  /**< resets all monitor counters       */
    vtss_32_cntr_t good_crc; /**< Good CRC packet count             */
    vtss_32_cntr_t bad_crc;  /**< Bad CRC packet count              */
    vtss_32_cntr_t frag;     /**< Fragmented packet count           */
    vtss_32_cntr_t lfault;   /**< Local fault packet count          */
    vtss_32_cntr_t ber;      /**< B-errored packet count            */
} vtss_phy_10g_pkt_mon_conf_t; 

/** \brief 10G PHY timestamp value array(holder) */
typedef struct {
    u16 timestamp[10][5];      /**< 5 bytes each of 10 timestamp values */       
} vtss_phy_10g_timestamp_val_t;

/**
 * \brief Set Packet Monitor Configuration
 *
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number 
 * \param ts_rd   [IN]  Flag to indicate that timestamp fifo is also to be read.
 * \param conf          Packet monitor configuration
 * \param conf_ts [OUT] Timestamp value array.  
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/


vtss_rc vtss_phy_10g_pkt_mon_conf(const vtss_inst_t      inst,
                                  const vtss_port_no_t   port_no,
                                  BOOL                   ts_rd,
                                  vtss_phy_10g_pkt_mon_conf_t *const conf,
                                  vtss_phy_10g_timestamp_val_t *const conf_ts);


/**
 * \brief Set/Get Packet mon Counters
 *
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number
 * \param conf          Packet monitor configuration
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/


vtss_rc vtss_phy_10g_pkt_mon_counters_get(const vtss_inst_t      inst,
                                  const vtss_port_no_t   port_no,
                                  vtss_phy_10g_pkt_mon_conf_t *const conf);



/** \brief 10g PHY type */
typedef enum {
    VTSS_PHY_TYPE_10G_NONE = 0,/* Unknown  */
    VTSS_PHY_TYPE_8484 = 8484, /* VSC8484  */
    VTSS_PHY_TYPE_8486 = 8486, /* VSC8486  */
    VTSS_PHY_TYPE_8487 = 8487, /* VSC8487  */
    VTSS_PHY_TYPE_8488 = 8488, /* VSC8488  */
    VTSS_PHY_TYPE_8489 = 8489, /* VSC8489  */
    VTSS_PHY_TYPE_8489_15 = 848915, /* VSC8489-15 1-channel   */
    VTSS_PHY_TYPE_8490 = 8490, /* VSC8490  */
    VTSS_PHY_TYPE_8491 = 8491, /* VSC8491  */
    VTSS_PHY_TYPE_8256 = 8256, /* VSC8256  */
    VTSS_PHY_TYPE_8257 = 8257, /* VSC8257  */
    VTSS_PHY_TYPE_8258 = 8258, /* VSC8258  */
    VTSS_PHY_TYPE_8254 = 8254, /* VSC8254  */
} vtss_phy_10g_type_t; 

/** \brief 10G PHY family */
typedef enum {
    VTSS_PHY_FAMILY_10G_NONE,        /* Unknown */
    VTSS_PHY_FAMILY_XAUI_XGMII_XFI,  /* VSC8486 */
    VTSS_PHY_FAMILY_XAUI_XFI,        /* VSC8484, VSC8487, VSC8488 */
    VTSS_PHY_FAMILY_VENICE,          /* VSC8489, VSC8490, VSC8491 */
    VTSS_PHY_FAMILY_MALIBU,          /* VSC8256, VSC8257, VSC8258 */
} vtss_phy_10g_family_t;

#define VTSS_PHY_10G_ONE_LINE_ACTIVE 0x08    /**< Bit indicating PHY vith only one line interface */
#define VTSS_PHY_10G_MACSEC_DISABLED 0x04    /**< Bit indicating that macsec is disabled */
#define VTSS_PHY_10G_TIMESTAMP_DISABLED 0x02 /**< Bit indicating that timestamp feature is disabled */
#define VTSS_PHY_10G_MACSEC_KEY_128 0x01     /**< Bit indicating that only 128 bit macsec encryption key is supported, otherwise it is 128/256 key */



/** \brief 10G Phy part number and revision */
typedef struct
{
    u16                   part_number;    /**< Part number (Hex)  */
    u16                   revision;       /**< Chip revision      */
    u16                   channel_id;     /**< Channel id         */
    vtss_phy_10g_family_t family;         /**< Phy Family         */
    vtss_phy_10g_type_t   type;           /**< Phy id (Decimal)   */
    vtss_port_no_t        phy_api_base_no;/**< First API no within this phy (in case of multiple channels) */
    u16                   device_feature_status; /**< Device features depending on EFUSE */
} vtss_phy_10g_id_t; 

/**
 * \brief Read the Phy Id
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param phy_id [OUT] The part number and revision.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_id_get(const vtss_inst_t   inst, 
                            const vtss_port_no_t  port_no, 
                            vtss_phy_10g_id_t *const phy_id);

/* - GPIOs ------------------------------------------------------- */
/**
 * \brief GPIO configured mode
 **/
typedef enum {
    VTSS_10G_PHY_GPIO_NOT_INITIALIZED,   /**< This GPIO pin has has been initialized by a call to API from application. aregisters contain power-up default value */
    VTSS_10G_PHY_GPIO_OUT,               /**< Output enabled */
    VTSS_10G_PHY_GPIO_IN,                /**< Input enabled */
    VTSS_10G_PHY_GPIO_WIS_INT,           /**< Output WIS interrupt channel 0 or 1 (depending on port_no) enabled */
    /*    VTSS_10G_PHY_GPIO_INT_FALLING,*/   /**< Input interrupt generated on falling edge */
    /*    VTSS_10G_PHY_GPIO_INT_RAISING,*/   /**< Input interrupt generated on raising edge */
    /*    VTSS_10G_PHY_GPIO_INT_CHANGED,*/   /**< Input interrupt generated on raising and falling edge */
    VTSS_10G_PHY_GPIO_1588_LOAD_SAVE,    /**< Input 1588 load/save function */
    VTSS_10G_PHY_GPIO_1588_1PPS_0,       /**< Output 1588 1PPS from channel 0 function */
    VTSS_10G_PHY_GPIO_1588_1PPS_1,       /**< Output 1588 1PPS from channel 1 function */
    VTSS_10G_PHY_GPIO_1588_1PPS_2,       /**< Output 1588 1PPS from channel 2 function */
    VTSS_10G_PHY_GPIO_1588_1PPS_3,       /**< Output 1588 1PPS from channel 3 function */
    VTSS_10G_PHY_GPIO_PCS_RX_FAULT,      /**< PCS_RX_FAULT (from channel 0 or 1) is transmitted on GPIO */
    VTSS_10G_PHY_GPIO_SET_I2C_MASTER,    /**< Used in communicating with I2C slave, like SPP+ */
    VTSS_10G_PHY_GPIO_TX_ENABLE,         /**< Transmit enable           , MALIBU */
    VTSS_10G_PHY_GPIO_LINE_PLL_STATUS,   /**< Line PLL Status           , MALIBU */
    VTSS_10G_PHY_GPIO_HOST_PLL_STATUS,   /**< Host PLL Status           , MALIBU */
    VTSS_10G_PHY_GPIO_RCOMP_BUSY,        /**< RCOMP busy Status         , MALIBU */
    VTSS_10G_PHY_GPIO_CHAN_INT_0,        /**< Interrupt 0 from channel  , MALIBU */
    VTSS_10G_PHY_GPIO_CHAN_INT_1,        /**< Interrupt 1 from channel  , MALIBU */
    VTSS_10G_PHY_GPIO_1588_INT,          /**< 1588 Interrupt            , MALIBU */
    VTSS_10G_PHY_GPIO_TS_FIFO_EMPTY,     /**< TS FIFO empty             , MALIBU */
    VTSS_10G_PHY_GPIO_AGG_INT_0,         /**< Aggregated interrupt 0    , MALIBU */
    VTSS_10G_PHY_GPIO_AGG_INT_1,         /**< Aggregated interrupt 1    , MALIBU */
    VTSS_10G_PHY_GPIO_AGG_INT_2,         /**< Aggregated interrupt 2    , MALIBU */
    VTSS_10G_PHY_GPIO_AGG_INT_3,         /**< Aggregated interrupt 3    , MALIBU */
    VTSS_10G_PHY_GPIO_PLL_INT_0,         /**< Interrupt 0 from PLL      , MALIBU */
    VTSS_10G_PHY_GPIO_PLL_INT_1,         /**< Interrupt 0 from PLL      , MALIBU */
    VTSS_10G_PHY_GPIO_SET_I2C_SLAVE,     /**< I2C Slave set             , MALIBU */
    VTSS_10G_PHY_GPIO_CRSS_INT,          /**< Cross Connect Interrupt   , MALIBU */
    VTSS_10G_PHY_GPIO_LED,               /**< LED Setting ,for MALIBU per-channel GPIO also to be selected*/
    VTSS_10G_PHY_GPIO_DRIVE_LOW,         /**< GPIO output to LOW        , MALIBU */
    VTSS_10G_PHY_GPIO_DRIVE_HIGH,        /**< GPIO output to HIGH       , MALIBU */
    /* More to come.. */
} vtss_10g_phy_gpio_t;                                  /**< Mode of this GPIO pin ,need to take care of source field too*/


/**
 * \brief GPIO internal signal types 
 **/
typedef enum 
{
    VTSS_10G_GPIO_INTR_SGNL_I2C_MSTR_DATA_OUT,              /** GPIO outupt I2C master data out */
    VTSS_10G_GPIO_INTR_SGNL_I2C_MSTR_CLK_OUT,               /** GPIO outupt I2C master clock out */
    VTSS_10G_GPIO_INTR_SGNL_LED_TX,                         /** LED transmit*/
    VTSS_10G_GPIO_INTR_SGNL_LED_RX,                         /** LED receive*/
    VTSS_10G_GPIO_INTR_SGNL_RX_ALARM,                       /** RX Alarm*/
    VTSS_10G_GPIO_INTR_SGNL_TX_ALARM,                       /** TX Alarm*/
    VTSS_10G_GPIO_INTR_SGNL_HOST_LINK,                      /** Host Link status*/
    VTSS_10G_GPIO_INTR_SGNL_LINE_LINK,                      /** Line Link status*/
    VTSS_10G_GPIO_INTR_SGNL_LINE_KR_8b10b_2GPIO,            /** KR 8b10b */
    VTSS_10G_GPIO_INTR_SGNL_LINE_KR_10b_2GPIO,              /** KR 10b*/
    VTSS_10G_GPIO_INTR_SGNL_ROSI_PULSE,                     /** ROSI Pulse*/
    VTSS_10G_GPIO_INTR_SGNL_ROSI_SDATA,                     /** ROSI sdata*/
    VTSS_10G_GPIO_INTR_SGNL_ROSI_SCLK,                      /** ROSI sclock*/
    VTSS_10G_GPIO_INTR_SGNL_TOSI_PULSE,                     /** TOSI Pulse*/
    VTSS_10G_GPIO_INTR_SGNL_TOSI_SCLK,                      /** TOSI sclock*/
    VTSS_10G_GPIO_INTR_SGNL_LINE_PCS1G_LINK,                /** Line PCS1G link status*/
    VTSS_10G_GPIO_INTR_SGNL_LINE_PCS_RX_STAT,               /** Line PCS RX link status*/
    VTSS_10G_GPIO_INTR_SGNL_CLIENT_PCS1G_LINK,              /** Client PCS1G link status*/
    VTSS_10G_GPIO_INTR_SGNL_HOST_PCS_RX_STAT,               /** Host PCS RX status*/
    VTSS_10G_GPIO_INTR_SGNL_HOST_SD10G_IB_SIG,              /** Host SERDES 10G 1B signal*/
    VTSS_10G_GPIO_INTR_SGNL_LINE_SD10G_IB_SIG,              /** Line SERDES 10G 1B signal*/
    VTSS_10G_GPIO_INTR_SGNL_HPCS_INTR,                      /** HPCS interrupt*/
    VTSS_10G_GPIO_INTR_SGNL_LPCS_INTR,                      /** LPCS interrupt*/
    VTSS_10G_GPIO_INTR_SGNL_CLIENT_PCS1G_INTR,              /** Client PCS1G interrupt*/
    VTSS_10G_GPIO_INTR_SGNL_LINE_PCS1G_INTR,                /** Line PCS1G interrupt*/
    VTSS_10G_GPIO_INTR_SGNL_WIS_INT0,                       /** WIS interrupt 0*/
    VTSS_10G_GPIO_INTR_SGNL_HOST_PMA_INT,                   /** Host PMA interrupt*/
    VTSS_10G_GPIO_INTR_SGNL_LINE_PMA_INT,                   /** Line PMA interrupt*/
    VTSS_10G_GPIO_INTR_SGNL_DATA_ACT_TX,                    /** TX data activity*/
    VTSS_10G_GPIO_INTR_SGNL_DATA_ACT_RX,                    /** RX data activity*/
    VTSS_10G_GPIO_INTR_SGNL_HDATA_ACT_TX,                   /** Host TX data activity*/
    VTSS_10G_GPIO_INTR_SGNL_HDATA_ACT_RX,                   /** Host RX data activity*/
    VTSS_10G_GPIO_INTR_SGNL_XGMII_PAUS_EGR,                 /** XGMI pause egress*/
    VTSS_10G_GPIO_INTR_SGNL_XGMII_PAUS_ING,                 /** XGMI pause ingress*/
    VTSS_10G_GPIO_INTR_SGNL_RX_PCS_PAUS,                    /** PCS RX Pause*/
    VTSS_10G_GPIO_INTR_SGNL_TX_PCS_PAUS,                    /** PCS TX Pause*/
    VTSS_10G_GPIO_INTR_SGNL_RX_WIS_PAUS,                    /** WIS RX Pause*/
    VTSS_10G_GPIO_INTR_SGNL_TX_WIS_PAUS,                    /** WIS TX Pause*/
    VTSS_10G_GPIO_INTR_SGNL_ETH_CHAN_DIS,                   /** Ethernet channel disable*/
    VTSS_10G_GPIO_INTR_SGNL_MACSEC_1588_SFD_LANE,           /** MACSEC,1588 SFD lane*/
    VTSS_10G_GPIO_INTR_SGNL_LINE_S_TX_FAULT,                /** TX fault*/
    VTSS_10G_GPIO_INTR_SGNL_LPCS1G_LATENCY0_OR_EWIS_BIT0,   /** LPCS1G latency 0 in case of 1G mode or EWIS BIT 0*/
    VTSS_10G_GPIO_INTR_SGNL_LPCS1G_LATENCY1_OR_EWIS_BIT1,   /** LPCS1G latency 0 in case of 1G mode or EWIS BIT 1*/
    VTSS_10G_GPIO_INTR_SGNL_LPCS1G_CHAR_POS0_OR_EWIS_BIT2,  /** LPCS1G Char pos 0 in case of 1G mode or EWIS BIT 2*/
    VTSS_10G_GPIO_INTR_SGNL_LPCS1G_CHAR_POS1_OR_EWIS_WORD0, /** LPCS1G Char pos 1 in case of 1G mode or EWIS word 0*/
    VTSS_10G_GPIO_INTR_SGNL_LPCS1G_CHAR_POS2_OR_EWIS_WORD1, /** LPCS1G Char pos 2 in case of 1G mode or EWIS word 1*/
    VTSS_10G_GPIO_INTR_SGNL_LPCS1G_CHAR_POS3_OR_EWIS_WORD2, /** LPCS1G Char pos 3 in case of 1G mode or EWIS word 2*/
    VTSS_10G_GPIO_INTR_SGNL_MACSEC_IGR_PRED_VAR0,           /** Macsec ingress predictor var 0*/
    VTSS_10G_GPIO_INTR_SGNL_MACSEC_IGR_PRED_VAR1,           /** Macsec ingress predictor var 1*/
    VTSS_10G_GPIO_INTR_SGNL_KR_ACTV_2GPIO,                  /** KR activity*/
    VTSS_10G_GPIO_INTR_SGNL_DFT_TX_2GPIO,                   /** DFT transmit*/
    VTSS_10G_GPIO_INTR_SGNL_RESERVED,                       /** Reserved for future use*/
    VTSS_10G_GPIO_INTR_SGNL_EXE_LST_2GPIO_0,                /** EXE LST to GPIO 0 */
    VTSS_10G_GPIO_INTR_SGNL_EXE_LST_2GPIO_1,                /** EXE LST to GPIO 1 */
    VTSS_10G_GPIO_INTR_SGNL_EXE_LST_2GPIO_2,                /** EXE LST to GPIO 2 */
    VTSS_10G_GPIO_INTR_SGNL_EXE_LST_2GPIO_3,                /** EXE LST to GPIO 3 */
    VTSS_10G_GPIO_INTR_SGNL_EXE_LST_2GPIO_4,                /** EXE LST to GPIO 4 */
    VTSS_10G_GPIO_INTR_SGNL_LINK_HCD_2GPIO_0,               /** Link HCD to GPIO 0*/
    VTSS_10G_GPIO_INTR_SGNL_LINK_HCD_2GPIO_1,               /** Link HCD to GPIO 1*/
    VTSS_10G_GPIO_INTR_SGNL_LINK_HCD_2GPIO_2,               /** Link HCD to GPIO 2*/
    VTSS_10G_GPIO_INTR_SGNL_ETH_1G_ENA,                     /** Ethernet 1G enable*/
    VTSS_10G_GPIO_INTR_SGNL_H_KR_8b10b_2GIPO,               /** KR 8b10b to GPIO*/
    VTSS_10G_GPIO_INTR_SGNL_H_KR_10Gb_2GPIO,                /** KR10Gb to GPIO*/
    VTSS_10G_GPIO_INTR_SGNL_H_KR_ACTV_2GPIO,                /** KR activity to GPIO*/
    VTSS_10G_GPIO_INTR_SGNL_NONE,                           /** None of the internal signal is chosen */
}vtss_gpio_10g_gpio_intr_sgnl_t;                            /** Internal signals supported on Malibu*/

/**
 * \brief GPIO Channel level interrupts 
 **/
typedef enum 
{
    VTSS_10G_GPIO_INTRPT_WIS0,      /** WIS interrupt 0 */
    VTSS_10G_GPIO_INTRPT_WIS1,      /** WIS interrupt 1 */     
    VTSS_10G_GPIO_INTRPT_LPCS10G,   /** LPCS 10G interrupt */
    VTSS_10G_GPIO_INTRPT_HPCS10G,   /** HPCS 10G interrupt */
    VTSS_10G_GPIO_INTRPT_LPCS1G,    /** LPCS 1G interrupt */
    VTSS_10G_GPIO_INTRPT_HPCS1G,    /** HPCS 1G interrupt */
    VTSS_10G_GPIO_INTRPT_MSEC_EGR,  /** Macsec Egress interrupt*/
    VTSS_10G_GPIO_INTRPT_MSEC_IGR,  /** Macsec Ingress interrupt*/
    VTSS_10G_GPIO_INTRPT_LMAC,      /** Line MAC interrupt */
    VTSS_10G_GPIO_INTRPT_HMAC,      /** Host MAC interrupt */
    VTSS_10G_GPIO_INTRPT_FCBUF,     /** FC Buffer interrupt */
    VTSS_10G_GPIO_INTRPT_LIGR_FIFO, /** Line ingress FIFO interrupt*/
    VTSS_10G_GPIO_INTRPT_LEGR_FIFO, /** Line egress FIFO interrupt */
    VTSS_10G_GPIO_INTRPT_HEGR_FIFO, /** Host egress FIFO interrupt */
    VTSS_10G_GPIO_INTRPT_LPMA,      /** Line PMA interrupt */
    VTSS_10G_GPIO_INTRPT_HPMA,      /** Host PMA interrupt */
} vtss_gpio_10g_chan_intrpt_t;      /** Channel Level Interrupts */

/**
 * \brief GPIO Channel level interrupts 
 **/
typedef enum 
{
    VTSS_10G_GPIO_AGGR_INTRPT_CH0_INTR0_EN,      /** CH0_INTR0_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_CH0_INTR1_EN,      /** CH0_INTR1_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_CH1_INTR0_EN,      /** CH1_INTR0_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_CH1_INTR1_EN,      /** CH1_INTR1_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_CH2_INTR0_EN,      /** CH2_INTR0_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_CH2_INTR1_EN,      /** CH2_INTR1_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_CH3_INTR0_EN,      /** CH3_INTR0_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_CH3_INTR1_EN,      /** CH3_INTR1_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_IP1588_0_INTR0_EN, /** IP1588_0_INTR0_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_IP1588_0_INTR1_EN, /** IP1588_0_INTR1_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_IP1588_0_INTR2_EN, /** IP1588_0_INTR2_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_IP1588_0_INTR3_EN, /** IP1588_0_INTR3_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_IP1588_1_INTR0_EN, /** TS_FIFO empty channel 0 */
    VTSS_10G_GPIO_AGGR_INTRPT_IP1588_1_INTR1_EN, /** TS_FIFO empty channel 1 */
    VTSS_10G_GPIO_AGGR_INTRPT_IP1588_1_INTR2_EN, /** TS_FIFO empty channel 2 */
    VTSS_10G_GPIO_AGGR_INTRPT_IP1588_1_INTR3_EN, /** TS_FIFO empty channel 3 */
    VTSS_10G_GPIO_AGGR_INTRPT_LCPLL_0_INTR_EN,   /** LCPLL_0_INTR_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_LCPLL_1_INTR_EN,   /** LCPLL_1_INTR_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_EXP4_INTR_EN,      /** EXP4_INTR_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_CLK_MUX_INTR_EN,   /** CLK_MUX_INTR_EN */
    VTSS_10G_GPIO_AGGR_INTRPT_GPIO_INTR_EN,      /** GPIO_INTR_EN */
} vtss_gpio_10g_aggr_intrpt_t;      /** Aggregated Interrupts */

/**
 * \brief GPIO Channel level interrupts
 **/
typedef enum
{
    VTSS_10G_GPIO_INPUT_NONE,          /** Input that doesn't need any extra configuration */   
    VTSS_10G_GPIO_INPUT_LINE_LOPC,     /** LOPC from SFP on LINE */   
    VTSS_10G_GPIO_INPUT_HOST_LOPC,     /** LOPC from SFP on HOST */
    VTSS_10G_GPIO_INPUT_SFP_MOD_DET,   /** SFP Module detect */
} vtss_gpio_10g_input_t;       /** GPIO input modes */

/**
 * \brief LED Modes
 **/
typedef enum
{
    VTSS_10G_GPIO_LED_NONE = 0,                     /**< Disable LED configuration on given GPIO             */
    VTSS_10G_GPIO_LED_TX_LINK_STATUS = 1,           /**< Display LINE Tx link status                         */
    VTSS_10G_GPIO_LED_TX_LINK_TX_DATA = 3,          /**< Display LINE Tx link status and Tx data activity    */
    VTSS_10G_GPIO_LED_TX_LINK_TX_RX_DATA = 4,       /**< Display LINE Tx link status and Tx,Rx data activity */
    VTSS_10G_GPIO_LED_RX_LINK_STATUS = 5,           /**< Display LINE Rx link status                         */
    VTSS_10G_GPIO_LED_RX_LINK_RX_DATA = 7,          /**< Display LINE Rx link status and Rx data activity    */
    VTSS_10G_GPIO_LED_RX_LINK_TX_RX_DATA = 8,       /**< Display LINE Rx link status and Tx,Rx data activity */
} vtss_gpio_10g_led_mode_t;                         /**< GPIO LED modes */

/**
 * \brief LED Blink Interval
 **/
typedef enum
{
    VTSS_10G_GPIO_LED_BLINK_50MS,          /**< Led Blink interval is 5o ms */
    VTSS_10G_GPIO_LED_BLINK_100MS,         /**< Led Blink interval is 100ms */
    VTSS_10G_GPIO_LED_BLINK_NONE,          /**< None */
} vtss_gpio_10g_led_blink_t;

/**
 * \brief LED Mode selection
 **/

typedef struct {
    vtss_gpio_10g_led_mode_t mode;         /**< Led mode selection */
    vtss_gpio_10g_led_blink_t blink;       /**< Led blink interval */
} vtss_gpio_10g_led_conf_t;

/**
 * \brief GPIO configured mode
 **/
typedef struct
{
    vtss_10g_phy_gpio_t mode;                /**< Mode of this GPIO pin */
    vtss_port_no_t port;                     /**< In case of VTSS_10G_PHY_GPIO_WIS_INT mode, this is the interrupt port number that is related to this GPIO
                                                  In case of VTSS_10G_PHY_GPIO_PCS_RX_FAULT  mode, this is the PCS status port number that is related to this GPIO */
    vtss_gpio_10g_input_t input;        /**< GPIO input modes */
    vtss_gpio_10g_gpio_intr_sgnl_t in_sig;   /**< Internal signal that to be routed through GPIO */
    vtss_gpio_10g_no_t p_gpio;               /**< Per channel GPIO number*/
    vtss_gpio_10g_chan_intrpt_t c_intrpt;    /**< Per Channel interrupt, */
    u16 source;                              /**< source of GPIO,approriate value from GPIO_OUT_CFG_X register field GPIO_X_SEL */
    u32 aggr_intrpt;                         /**< Bitmask corresponds to aggregated interrupt*/
    BOOL use_as_intrpt;                      /**< Change in GPIO generates GPIO interrupt ,supported on MALIBU */
    BOOL p_gpio_intrpt;                      /**< Port GPIO Change interrupt */
    vtss_gpio_10g_led_conf_t led_conf;       /**< Led mode configuration */
    BOOL invert_output;                      /**< Inverts value on the GPIO's output */
} vtss_gpio_10g_gpio_mode_t;


/**
 * \brief Set GPIO mode. There is only one set og GPIO per PHY chip - not per port.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number that identify the PHY chip.
 * \param gpio_no [IN]  GPIO pin number < VTSS_10G_PHY_GPIO_MAX.
 * \param mode [IN]     GPIO mode.
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_gpio_mode_set(const vtss_inst_t                inst,
                                   const vtss_port_no_t             port_no,
                                   const vtss_gpio_10g_no_t         gpio_no,
                                   const vtss_gpio_10g_gpio_mode_t  *const mode);
/**
 * \brief Get GPIO mode.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number that identify the PHY chip.
 * \param gpio_no [IN]  GPIO pin number.
 * \param mode [OUT]    GPIO mode.
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_gpio_mode_get(const vtss_inst_t          inst,
                                   const vtss_port_no_t       port_no,
                                   const vtss_gpio_10g_no_t   gpio_no,
                                   vtss_gpio_10g_gpio_mode_t  *const mode);

/**
 * \brief Read from GPIO input pin.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param gpio_no [IN]  GPIO pin number.
 * \param value [OUT]   TRUE if pin is high, FALSE if it is low.
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_gpio_read(const vtss_inst_t     inst,
                               const vtss_port_no_t  port_no,
                               const vtss_gpio_10g_no_t  gpio_no,
                               BOOL                  *const value);

/**
 * \brief Write to GPIO output pin.
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number.
 * \param gpio_no [IN]  GPIO pin number.
 * \param value [IN]    TRUE to set pin high, FALSE to set pin low.
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_gpio_write(const vtss_inst_t     inst,
                                const vtss_port_no_t  port_no,
                                const vtss_gpio_10g_no_t  gpio_no,
                                const BOOL            value);

/* - Events ------------------------------------------------------- */

/** \brief Event source identification mask values */
#define    VTSS_PHY_10G_LINK_LOS_EV            0x00000001 /**< PHY Link Los interrupt - only on 8486 */
#define    VTSS_PHY_10G_RX_LOL_EV              0x00000002 /**< PHY RXLOL interrupt - only on 8488 */
#define    VTSS_PHY_10G_TX_LOL_EV              0x00000004 /**< PHY TXLOL interrupt - only on 8488 */
#define    VTSS_PHY_10G_LOPC_EV                0x00000008 /**< PHY LOPC interrupt - only on 8488 */
#define    VTSS_PHY_10G_HIGH_BER_EV            0x00000010 /**< PHY HIGH_BER interrupt - only on 8488 */
#define    VTSS_PHY_10G_MODULE_STAT_EV         0x00000020 /**< PHY MODULE_STAT interrupt - only on 8488 */
#define    VTSS_PHY_10G_PCS_RECEIVE_FAULT_EV   0x00000040 /**< PHY PCS_RECEIVE_FAULT interrupt - only on 8488 */
#define    VTSS_PHY_EWIS_SEF_EV                0x00000080 /**< SEF has changed state - only for 8488 */
#define    VTSS_PHY_EWIS_FPLM_EV               0x00000100 /**< far-end (PLM-P) / (LCDP) - only for 8488 */
#define    VTSS_PHY_EWIS_FAIS_EV               0x00000200 /**< far-end (AIS-P) / (LOP) - only for 8488 */
#define    VTSS_PHY_EWIS_LOF_EV                0x00000400 /**< Loss of Frame (LOF) - only for 8488 */
#define    VTSS_PHY_EWIS_RDIL_EV               0x00000800 /**< Line Remote Defect Indication (RDI-L) - only for 8488 */
#define    VTSS_PHY_EWIS_AISL_EV               0x00001000 /**< Line Alarm Indication Signal (AIS-L) - only for 8488 */
#define    VTSS_PHY_EWIS_LCDP_EV               0x00002000 /**< Loss of Code-group Delineation (LCD-P) - only for 8488 */
#define    VTSS_PHY_EWIS_PLMP_EV               0x00004000 /**< Path Label Mismatch (PLMP) - only for 8488 */
#define    VTSS_PHY_EWIS_AISP_EV               0x00008000 /**< Path Alarm Indication Signal (AIS-P) - only for 8488 */
#define    VTSS_PHY_EWIS_LOPP_EV               0x00010000 /**< Path Loss of Pointer (LOP-P) - only for 8488 */
#define    VTSS_PHY_EWIS_UNEQP_EV              0x00020000 /**< Unequiped Path (UNEQ-P) - only for 8488 */
#define    VTSS_PHY_EWIS_FEUNEQP_EV            0x00040000 /**< Far-end Unequiped Path (UNEQ-P) - only for 8488 */
#define    VTSS_PHY_EWIS_FERDIP_EV             0x00080000 /**< Far-end Path Remote Defect Identifier (RDI-P) - only for 8488 */
#define    VTSS_PHY_EWIS_REIL_EV               0x00100000 /**< Line Remote Error Indication (REI-L) - only for 8488 */
#define    VTSS_PHY_EWIS_REIP_EV               0x00200000 /**< Path Remote Error Indication (REI-P) - only for 8488 */
#define    VTSS_PHY_EWIS_B1_NZ_EV              0x00400000 /**< PMTICK B1 BIP (B1_ERR_CNT) not zero - only for 8488 */
#define    VTSS_PHY_EWIS_B2_NZ_EV              0x00800000 /**< PMTICK B2 BIP (B1_ERR_CNT) not zero - only for 8488 */
#define    VTSS_PHY_EWIS_B3_NZ_EV              0x01000000 /**< PMTICK B3 BIP (B1_ERR_CNT) not zero - only for 8488 */
#define    VTSS_PHY_EWIS_REIL_NZ_EV            0x02000000 /**< PMTICK REI-L (REIL_ERR_CNT) not zero - only for 8488 */
#define    VTSS_PHY_EWIS_REIP_NZ_EV            0x04000000 /**< PMTICK REI-P (REIP_ERR_CNT) not zero - only for 8488 */
#define    VTSS_PHY_EWIS_B1_THRESH_EV          0x08000000 /**< B1_THRESH_ERR - only for 8488 */
#define    VTSS_PHY_EWIS_B2_THRESH_EV          0x10000000 /**< B2_THRESH_ERR - only for 8488 */
#define    VTSS_PHY_EWIS_B3_THRESH_EV          0x20000000 /**< B3_THRESH_ERR - only for 8488 */
#define    VTSS_PHY_EWIS_REIL_THRESH_EV        0x40000000 /**< REIL_THRESH_ERR - only for 8488 */
#define    VTSS_PHY_EWIS_REIP_THRESH_EV        0x80000000 /**< REIp_THRESH_ERR - only for 8488 */
typedef u32 vtss_phy_10g_event_t;   /**< The type definition to contain the above defined evant mask */


/*--Events changed in Malibu */
/* PMA block interupts */
#define    VTSS_PHY_10G_RX_LOS_EV                  0x00000001 /**< PHY RX LOS interrupt - 8256 specific */
#define    VTSS_PHY_10G_RX_LOL_EV                  0x00000002 /**< PHY RX LOL interrupt - 8256 specific*/
#define    VTSS_PHY_10G_TX_LOL_EV                  0x00000004 /**< PHY TX LOL interrupt - 8256 specific */
/* PCS block interrupts */
#define VTSS_PHY_10G_RX_CHAR_DEC_CNT_THRESH_EV     0x00000010 /**< PHY RX character decode error - 8256 specific */
#define VTSS_PHY_10G_TX_CHAR_ENC_CNT_THRESH_EV     0x00000020 /**< PHY TX character encode error count  - 8256 specific */
#define VTSS_PHY_10G_RX_BLK_DEC_CNT_THRESH_EV      0x00000040 /**< PHY RX block decode error count  - 8256 specific */
#define VTSS_PHY_10G_TX_BLK_ENC_CNT_THRESH_EV      0x00000080 /**< PHY TX block encode error count- 8256 specific */
#define VTSS_PHY_10G_RX_SEQ_CNT_THRESH_EV          0x00000100 /**< PHY RX sequencing error count - 8256 specific */
#define VTSS_PHY_10G_TX_SEQ_CNT_THRESH_EV          0x00000200 /**< PHY TX sequencing error count - 8256 specific */
#define VTSS_PHY_10G_FEC_UNFIXED_CNT_THRESH_EV     0x00000400 /**< PHY KR-FEC uncorrectable block count interrupt - 8256 specific */
#define VTSS_PHY_10G_FEC_FIXED_CNT_THRESH_EV       0x00000800 /**< PHY KR-FEC corrected threshold - 8256 specific */
#define VTSS_PHY_10G_HIGHBER_EV                    0x00001000 /**< PHY high bit Error - 8256 specific */
#define VTSS_PHY_10G_RX_LINK_STAT_EV               0x00002000 /**< PHY Link status up/down interrupt - 8256 specific */
#define VTSS_PHY_10G_RX_LINK_STAT_EV               0x00002000 /**< PHY Link status up/down interrupt - 8256 specific */
#define  VTSS_PHY_10G_GPIO_INT_AGG0_EV             0x00004000 /**< PHY GPIO interrupt on Aggregator0  - 8256 specific */
#define  VTSS_PHY_10G_GPIO_INT_AGG1_EV             0x00008000 /**< PHY GPIO interrupt on Aggregator1  - 8256 specific */
#define  VTSS_PHY_10G_GPIO_INT_AGG2_EV             0x00010000 /**< PHY GPIO interrupt on Aggregator2  - 8256 specific */
#define  VTSS_PHY_10G_GPIO_INT_AGG3_EV             0x00020000 /**< PHY GPIO interrupt on Aggregator3  - 8256 specific */
#define  VTSS_PHY_1G_LINE_AUTONEG_RESTART_EV       0x00040000 /**< PHY 1G Line side Autoneg restart event */
#define  VTSS_PHY_1G_HOST_AUTONEG_RESTART_EV       0x00080000 /**< PHY 1G Host side Autoneg restart event  - 8256 specific */

/*MAC Block interrupts*/
#define  VTSS_PHY_10G_LINE_MAC_LOCAL_FAULT_EV      0x00100000 /**< PHY 10G LINE MAC local fault event */
#define  VTSS_PHY_10G_HOST_MAC_LOCAL_FAULT_EV      0x00400000 /**< PHY 10G HOST MAC local fault event */
#define  VTSS_PHY_10G_LINE_MAC_REMOTE_FAULT_EV     0x00800000 /**< PHY 10G LINE MAC remote fault event */
#define  VTSS_PHY_10G_HOST_MAC_REMOTE_FAULT_EV     0x01000000 /**< PHY 10G HOST MAC remote fault event */

/* more  to come */
typedef u32 vtss_phy_10g_extnd_event_t;   /**< The type definition to contain the above defined extended event mask */

typedef enum {
    VTSS_PHY_LINE_10G_RX_LOS_EV,    /**< PHY RX LOS interrupt - 8256 specific */
    VTSS_PHY_LINE_10G_RX_LOL_EV,    /**< PHY RX LOL interrupt - 8256 specific*/
    VTSS_PHY_LINE_10G_TX_LOL_EV,    /**< PHY TX LOL interrupt - 8256 specific */
    VTSS_PHY_HOST_10G_RX_CHAR_DEC_CNT_THRESH_EV,    /**< PHY RX character decode error - 8256 specific */
    VTSS_PHY_HOST_10G_TX_CHAR_ENC_CNT_THRESH_EV,    /**< PHY TX character encode error count  - 8256 specific */
    VTSS_PHY_HOST_10G_RX_BLK_DEC_CNT_THRESH_EV,     /**< PHY RX block decode error count  - 8256 specific */
    VTSS_PHY_HOST_10G_TX_BLK_ENC_CNT_THRESH_EV,     /**< PHY TX block encode error count- 8256 specific */
    VTSS_PHY_HOST_10G_RX_SEQ_CNT_THRESH_EV,         /**< PHY RX sequencing error count - 8256 specific */
    VTSS_PHY_HOST_10G_TX_SEQ_CNT_THRESH_EV,         /**< PHY TX sequencing error count - 8256 specific */
    VTSS_PHY_HOST_10G_FEC_UNFIXED_CNT_THRESH_EV,    /**< PHY KR-FEC uncorrectable block count interrupt - 8256 specific */
    VTSS_PHY_HOST_10G_FEC_FIXED_CNT_THRESH_EV,      /**< PHY KR-FEC corrected threshold - 8256 specific */
    VTSS_PHY_HOST_10G_HIGHBER_EV,                   /**< PHY high bit Error - 8256 specific */
    VTSS_PHY_HOST_10G_RX_LINK_STAT_EV,              /**< PHY Link status up/down interrupt - 8256 specific */
    VTSS_PHY_LINE_1G_XGMII_MASK_OUT_OF_SYNC_MASK,        /**< PHY 1G Line out of sync event */
    VTSS_PHY_LINE_1G_XGMII_MASK_LINK_DOWN_MASK,          /**< PHY 1G Line Link down event */
    VTSS_PHY_HOST_1G_XGMII_MASK_OUT_OF_SYNC_MASK,        /**< PHY 1G Host out of sync event */
    VTSS_PHY_HOST_1G_XGMII_MASK_LINK_DOWN_MASK,          /**< PHY 1G Host Link down event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_XOFF_PAUSE_GEN_STICKY_MASK,                /**< PHY MAC FC buffer XOFF_PAUSE_GEN event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_XON_PAUSE_GEN_STICKY_MASK,                 /**< PHY MAC FC buffer XON_PAUSE_GEN event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_TX_UNCORRECTED_FRM_DROP_STICKY_MASK,       /**< PHY MAC FC buffer Tx uncorrected frame drop event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_RX_UNCORRECTED_FRM_DROP_STICKY_MASK,       /**< PHY MAC FC buffer Rx uncorrected frame drop event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_TX_CTRL_QUEUE_OVERFLOW_DROP_STICKY_MASK,   /**< PHY MAC FC buffer Tx Control queue overflow drop event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_TX_CTRL_QUEUE_UNDERFLOW_DROP_STICKY_MASK,  /**< PHY MAC FC buffer TX Control queue underflow drop event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_TX_DATA_QUEUE_OVERFLOW_DROP_STICKY_MASK,   /**< PHY MAC FC buffer Tx Data queue overflow drop event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_TX_DATA_QUEUE_UNDERFLOW_DROP_STICKY_MASK,  /**< PHY MAC FC buffer Tx Data queue underflow drop event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_RX_OVERFLOW_DROP_STICKY_MASK,              /**< PHY MAC FC buffer Rx overflow drop event */
    VTSS_MAC_FC_BUFFER_STATUS_MASK_RX_UNDERFLOW_DROP_STICKY_MASK,             /**< PHY MAC FC buffer Rx underflow drop event */
    VTSS_PHY_10G_TX_FIFO_UNDERFLOW_EV,   /**< PHY 10G TX FIFO UNDERFLOW event */
    VTSS_PHY_10G_TX_FIFO_OVERFLOW_EV,    /**< PHY 10G TX FIFO OVERFLOW event */
    VTSS_PHY_10G_RX_FIFO_UNDERFLOW_EV,   /**< PHY 10G RX FIFO UNDERFLOW event */
    VTSS_PHY_10G_RX_FIFO_OVERFLOW_EV,    /**< PHY 10G RX FIFO OVERFLOW event */
    VTSS_PHY_10G_TX_FIFO2_UNDERFLOW_EV,  /**< PHY 10G TX FIFO2 UNDERFLOW event */
    VTSS_PHY_10G_TX_FIFO2_OVERFLOW_EV,   /**< PHY 10G TX FIFO2 OVERFLOW event */
    VTSS_PHY_10G_HOST_LOPC_EV,           /**< PHY 10G HOST LOPC event */
    VTSS_PHY_10G_EX2_EVENT_MAX_ENTRY,        /**< MAX ENTRY reached*/
} vtss_phy_10g_xtended_event_part2_t;

typedef u32 vtss_phy_10g_extnd2_event_t;   /**< The type definition to contain the above defined extended event mask */
                                           /**< Note: The values in vtss_phy_10g_xtended_event_part2_t are bit offsets, not bit masks */
                                           /**<       The proper usage would be: x = 1 << VTSS_PHY_LINE_1G_XGMII_MASK_LINK_DOWN_MASK */



/**
 * \brief Enabling / Disabling of events
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number 
 * \param ev_mask [IN]  Mask containing events that are enabled/disabled 
 * \param enable [IN]   Enable/disable of event
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_event_enable_set(const vtss_inst_t           inst,
                                      const vtss_port_no_t        port_no,
                                      const vtss_phy_10g_event_t  ev_mask,
                                      const BOOL                  enable);

/**
 * \brief Get Enabling of events
 *
 * \param inst [IN]      Target instance reference.
 * \param port_no [IN]   Port number 
 * \param ev_mask [OUT]  Mask containing events that are enabled 
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_event_enable_get(const vtss_inst_t      inst,
                                      const vtss_port_no_t   port_no,
                                      vtss_phy_10g_event_t   *const ev_mask);

/**
 * \brief Get Enabling of events
 *
 * \param inst [IN]      Target instance reference.
 * \param port_no [IN]   Port number
 * \param ex_ev_mask [OUT]  Mask containing extended events that are enabled
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_extended_event_enable_get(const vtss_inst_t                   inst,
                                               const vtss_port_no_t                port_no,
                                               vtss_phy_10g_extnd_event_t          *const ex_ev_mask);

/**
 * \brief Polling for active events
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number 
 * \param ev_mask [OUT] Mask containing events that are active
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_event_poll(const vtss_inst_t     inst,
                                const vtss_port_no_t  port_no,
                                vtss_phy_10g_event_t  *const ev_mask);

/**
 * \brief poll and clear PCS STICKY Register
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number 
 * \param ex_events [OUT] Event mask containing events that are active
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_pcs_status_get(const vtss_inst_t     inst,
                                         const vtss_port_no_t  port_no,
                                         vtss_phy_10g_extnd_event_t *const ex_events);

/**
 * \brief Polling for active events
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number 
 * \param ex_events [OUT] Event mask containing events that are active
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_extended_event_poll(const vtss_inst_t     inst,
                                         const vtss_port_no_t  port_no,
                                         vtss_phy_10g_extnd_event_t *const ex_events);

/**
 * \brief Enabling / Disabling of events
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number
 * \param ex_ev_mask [IN]  Mask containing exetnded events that are enabled/disabled
 * \param extnd_enable [IN]   Enable/disable of event
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_extended_event_enable_set(const vtss_inst_t                   inst,
                                               const vtss_port_no_t                port_no,
                                               const vtss_phy_10g_extnd_event_t    ex_ev_mask,
                                               const BOOL                          extnd_enable);

/**
 * \brief Function is called once a second
 *
 * \param inst [IN]     Target instance reference.
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_poll_1sec(const vtss_inst_t  inst);

/** \brief Firmware status */
typedef struct {
    u16             edc_fw_rev;      /**< FW revision */
    BOOL            edc_fw_chksum;   /**< FW chksum.    Fail=0, Pass=1*/
    BOOL            icpu_activity;   /**< iCPU activity.  Not Running=0, Running=1   */
    BOOL            edc_fw_api_load; /**< EDC FW is loaded through API No=0, Yes=1  */
} vtss_phy_10g_fw_status_t; 

/**
 * \brief Internal microprocessor status
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number 
 * \param status [OUT]  Status of the EDC FW running on the internal CPU
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_edc_fw_status_get(const vtss_inst_t     inst,
                                       const vtss_port_no_t  port_no,
                                       vtss_phy_10g_fw_status_t  *const status);

/**
 * \brief CSR register read
 *
 * \param inst    [IN]   Target instance reference.
 * \param port_no [IN]   Port number 
 * \param dev     [IN]   Device id (or MMD) 
 * \param addr    [IN]   Addr of the register, 16 or 32 bit
 * \param value   [OUT]  Return value of the register
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_csr_read(const vtss_inst_t           inst,
                              const vtss_port_no_t        port_no,
                              const u32                   dev,
                              const u32                   addr,
                              u32                         *const value);

/**
 * \brief debug function for PHY 10G FC buffer reset
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Any phy port with the chip
 *
 * \return VTSS_RC_OK - success of fc buffer reset
 **/
vtss_rc vtss_phy_10g_fc_buffer_reset(const vtss_inst_t inst,
                                             const vtss_port_no_t  port_no);

/**
 * \brief CSR register write
 *
 * \param inst    [IN]   Target instance reference.
 * \param port_no [IN]   Port number 
 * \param dev     [IN]   Device id (or MMD) 
 * \param addr    [IN]   Addr of the register, 16 or 32 bit
 * \param value   [IN]   Value to be written
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_csr_write(const vtss_inst_t           inst,
                               const vtss_port_no_t        port_no,
                               const u32                   dev,
                               const u32                   addr,
                               const u32                   value);
/**
 * \brief Function for checking if any issue were seen during warm-start
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  The port in question.
 * \return Return code. VTSS_RC_OK if not errors ware seen during warm-start else VTSS_RC_ERROR.*/
vtss_rc vtss_phy_warm_start_10g_failed_get(const vtss_inst_t inst, const vtss_port_no_t port_no);
/**
 * \brief Enables Pass through mode in 10G PHY.
 *
 * \param inst    [IN]  Target instance reference.
 * \param port_no [IN]  Port number.
 * \param enable  [IN]  Enables SGMII mode.
 *
 * \return
 *   VTSS_RC_OK on success.\n
 *   VTSS_RC_ERROR on error.
 **/
vtss_rc vtss_phy_10g_sgmii_mode_set(const vtss_inst_t                       inst,
        const vtss_port_no_t                    port_no,
        BOOL enable);

/**
 * \brief  i2c reset
 *
 * \param inst    [IN]   Target instance reference.
 * \param port_no [IN]   Port number

 * \return Return code.
 **/
vtss_rc vtss_phy_10g_i2c_reset(const vtss_inst_t                inst,
                               const vtss_port_no_t             port_no);

/**
 * \brief  read from i2c device
 *
 * \param inst    [IN]   Target instance reference.
 * \param port_no [IN]   Port number
 * \param addr    [IN]   Addr of the SFP ROM register
 * \param value   [OUT]  Return Value of the register
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_i2c_read(const vtss_inst_t                inst,
                              const vtss_port_no_t             port_no,
                              const u8                         addr,
                              u8                               *const value);
/**
 * \brief  Write to i2c device
 *
 * \param inst    [IN]   Target instance reference.
 * \param port_no [IN]   Port number
 * \param addr    [IN]   Addr of the SFP ROM register
 * \param value   [IN]   value to be writter to register
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_i2c_write(const vtss_inst_t                inst,
                               const vtss_port_no_t             port_no,
                               const u8                         addr,
                               const u8                         *const value);

/** \brief 10G Phy I2C Master Interface for SFP Module Configuration */
typedef struct {
    u8 slave_id;  /**< I2C Slave ID */
    u16 prescale; /**< SCL frequency = 156.25 MHZ/5*(Prescale + 1), 0 to 0x4C are invalid settings. */
} vtss_phy_10g_i2c_slave_conf_t;

/**
 * \brief Sets the configuration for the I2C slave
 *
 * \param inst       [IN]  Target instance reference
 * \param port_no    [IN]  Port number
 * \param i2c_conf   [IN]  Sets configuration for Slave
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_i2c_slave_conf_set(const vtss_inst_t                          inst,
                                        const vtss_port_no_t                       port_no,
                                        vtss_phy_10g_i2c_slave_conf_t *const       i2c_conf);

/**
 * \brief  Gets the I2C configuration parameters
 *
 * \param inst         [IN]    Target instance reference.
 * \param port_no      [IN]    Port number
 * \param i2c_conf     [OUT]   Gets configuration for Slave
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_i2c_slave_conf_get(const vtss_inst_t                          inst,
                                        const vtss_port_no_t                       port_no,
                                        vtss_phy_10g_i2c_slave_conf_t              *i2c_conf);

/**
 * \brief  Gets generic pointer in vtss_state structure
 *
 * \param inst        [IN]   Target instance reference.
 * \param port_no     [IN]   Port number
 * \param user_data   [OUT]  Gets value in generic pointer
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_get_user_data(const vtss_inst_t                inst,
                                   const vtss_port_no_t             port_no,
                                   void                             **user_data);



/**
 * \brief Get Enabling of events
 *
 * \param inst [IN]      Target instance reference.
 * \param port_no [IN]   Port number
 * \param ex2_ev_mask [OUT]  Mask containing extended events that are enabled
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_extended2_event_enable_get(const vtss_inst_t                  inst,
                                                const vtss_port_no_t               port_no,
                                                vtss_phy_10g_extnd2_event_t *const ex2_ev_mask);



/**
 * \brief Polling for active events
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number
 * \param ex2_events [OUT] Event mask containing events that are active
 *
 * \return Return code.
 **/
vtss_rc vtss_phy_10g_extended2_event_poll(const vtss_inst_t     inst,
                                          const vtss_port_no_t  port_no,
                                          vtss_phy_10g_extnd2_event_t *const ex2_events);

/**
 * \brief Enabling / Disabling of events
 *
 * \param inst [IN]     Target instance reference.
 * \param port_no [IN]  Port number
 * \param ex2_ev_mask [IN]  Mask containing exetnded events that are enabled/disabled
 * \param extnd2_enable [IN]   Enable/disable of event
 *
 * \return Return code.
 **/

vtss_rc vtss_phy_10g_extended2_event_enable_set(const vtss_inst_t                  inst,
                                                const vtss_port_no_t               port_no,
                                                const vtss_phy_10g_extnd2_event_t  ex2_ev_mask,
                                                const BOOL                         extnd2_enable);


vtss_rc vtss_phy_10g_channel_id_get (const vtss_inst_t inst,
                                     const vtss_port_no_t port_no,
                                     uint8_t *const channel_id);

#endif /* _VTSS_PHY_10G_API_H_ */
