
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012330                       # Number of seconds simulated (Second)
simTicks                                  12330166016                       # Number of ticks simulated (Tick)
finalTick                                 12330166016                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     11.20                       # Real time elapsed on the host (Second)
hostTickRate                               1100880474                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     722616                       # Number of bytes of host memory used (Byte)
simInsts                                      9773767                       # Number of instructions simulated (Count)
simOps                                       22101016                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   872630                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1973241                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           256                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         48164711                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               4.927878                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.202927                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts              9773925                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               22101434                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  4.927878                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.202927                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           10665354                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          17789475                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4720419                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2340190                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        30430      0.14%      0.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     10712812     48.47%     48.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           40      0.00%     48.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        37873      0.17%     48.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        22053      0.10%     48.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     48.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1248      0.01%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6090      0.03%     48.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        11411      0.05%     48.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     48.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        12010      0.05%     49.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        11755      0.05%     49.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     49.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     49.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     49.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          798      0.00%     49.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     49.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     49.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     49.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      2097152      9.49%     58.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            1      0.00%     58.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      2097152      9.49%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       494371      2.24%     70.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       180268      0.82%     71.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      4226048     19.12%     90.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2159922      9.77%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     22101434                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1430790                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1413954                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        16647                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1386030                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        44571                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        11270                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        11266                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        22536                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003906                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 48164710.996094                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        7060609                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses     10665354                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads       14875021                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       8498015                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     17789475                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      24899464                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      8504661                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           7060609                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      9904179                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          702                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               9773925                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                22101434                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.202927                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1430790                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.029706                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock           4096                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                 4720445                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2340202                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1850                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       140                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                13787828                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       402                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    67                       # Number of system calls (Count)
system.dcache.demandHits::cpu.data            6770466                       # number of demand (read+write) hits (Count)
system.dcache.demandHits::total               6770466                       # number of demand (read+write) hits (Count)
system.dcache.overallHits::cpu.data           6770466                       # number of overall hits (Count)
system.dcache.overallHits::total              6770466                       # number of overall hits (Count)
system.dcache.demandMisses::cpu.data           289828                       # number of demand (read+write) misses (Count)
system.dcache.demandMisses::total              289828                       # number of demand (read+write) misses (Count)
system.dcache.overallMisses::cpu.data          289828                       # number of overall misses (Count)
system.dcache.overallMisses::total             289828                       # number of overall misses (Count)
system.dcache.demandMissLatency::cpu.data   1706444800                       # number of demand (read+write) miss ticks (Tick)
system.dcache.demandMissLatency::total     1706444800                       # number of demand (read+write) miss ticks (Tick)
system.dcache.overallMissLatency::cpu.data   1706444800                       # number of overall miss ticks (Tick)
system.dcache.overallMissLatency::total    1706444800                       # number of overall miss ticks (Tick)
system.dcache.demandAccesses::cpu.data        7060294                       # number of demand (read+write) accesses (Count)
system.dcache.demandAccesses::total           7060294                       # number of demand (read+write) accesses (Count)
system.dcache.overallAccesses::cpu.data       7060294                       # number of overall (read+write) accesses (Count)
system.dcache.overallAccesses::total          7060294                       # number of overall (read+write) accesses (Count)
system.dcache.demandMissRate::cpu.data       0.041050                       # miss rate for demand accesses (Ratio)
system.dcache.demandMissRate::total          0.041050                       # miss rate for demand accesses (Ratio)
system.dcache.overallMissRate::cpu.data      0.041050                       # miss rate for overall accesses (Ratio)
system.dcache.overallMissRate::total         0.041050                       # miss rate for overall accesses (Ratio)
system.dcache.demandAvgMissLatency::cpu.data  5887.784479                       # average overall miss latency in ticks ((Tick/Count))
system.dcache.demandAvgMissLatency::total  5887.784479                       # average overall miss latency in ticks ((Tick/Count))
system.dcache.overallAvgMissLatency::cpu.data  5887.784479                       # average overall miss latency ((Tick/Count))
system.dcache.overallAvgMissLatency::total  5887.784479                       # average overall miss latency ((Tick/Count))
system.dcache.blockedCycles::no_mshrs               0                       # number of cycles access was blocked (Cycle)
system.dcache.blockedCycles::no_targets             0                       # number of cycles access was blocked (Cycle)
system.dcache.blockedCauses::no_mshrs               0                       # number of times access was blocked (Count)
system.dcache.blockedCauses::no_targets             0                       # number of times access was blocked (Count)
system.dcache.avgBlocked::no_mshrs                nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcache.avgBlocked::no_targets              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcache.writebacks::writebacks           276072                       # number of writebacks (Count)
system.dcache.writebacks::total                276072                       # number of writebacks (Count)
system.dcache.demandMshrMisses::cpu.data       289828                       # number of demand (read+write) MSHR misses (Count)
system.dcache.demandMshrMisses::total          289828                       # number of demand (read+write) MSHR misses (Count)
system.dcache.overallMshrMisses::cpu.data       289828                       # number of overall MSHR misses (Count)
system.dcache.overallMshrMisses::total         289828                       # number of overall MSHR misses (Count)
system.dcache.demandMshrMissLatency::cpu.data   1558052864                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcache.demandMshrMissLatency::total   1558052864                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcache.overallMshrMissLatency::cpu.data   1558052864                       # number of overall MSHR miss ticks (Tick)
system.dcache.overallMshrMissLatency::total   1558052864                       # number of overall MSHR miss ticks (Tick)
system.dcache.demandMshrMissRate::cpu.data     0.041050                       # mshr miss ratio for demand accesses (Ratio)
system.dcache.demandMshrMissRate::total      0.041050                       # mshr miss ratio for demand accesses (Ratio)
system.dcache.overallMshrMissRate::cpu.data     0.041050                       # mshr miss ratio for overall accesses (Ratio)
system.dcache.overallMshrMissRate::total     0.041050                       # mshr miss ratio for overall accesses (Ratio)
system.dcache.demandAvgMshrMissLatency::cpu.data  5375.784479                       # average overall mshr miss latency ((Tick/Count))
system.dcache.demandAvgMshrMissLatency::total  5375.784479                       # average overall mshr miss latency ((Tick/Count))
system.dcache.overallAvgMshrMissLatency::cpu.data  5375.784479                       # average overall mshr miss latency ((Tick/Count))
system.dcache.overallAvgMshrMissLatency::total  5375.784479                       # average overall mshr miss latency ((Tick/Count))
system.dcache.replacements                     289275                       # number of replacements (Count)
system.dcache.LockedRMWReadReq.misses::cpu.data            1                       # number of LockedRMWReadReq misses (Count)
system.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.dcache.LockedRMWReadReq.missLatency::cpu.data        16384                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcache.LockedRMWReadReq.missLatency::total        16384                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcache.LockedRMWReadReq.accesses::cpu.data            1                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcache.LockedRMWReadReq.accesses::total            1                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcache.LockedRMWReadReq.missRate::cpu.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        16384                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcache.LockedRMWReadReq.avgMissLatency::total        16384                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data        32256                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcache.LockedRMWReadReq.mshrMissLatency::total        32256                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcache.LockedRMWReadReq.mshrMissRate::cpu.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        32256                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcache.LockedRMWReadReq.avgMshrMissLatency::total        32256                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcache.LockedRMWWriteReq.hits::cpu.data            1                       # number of LockedRMWWriteReq hits (Count)
system.dcache.LockedRMWWriteReq.hits::total            1                       # number of LockedRMWWriteReq hits (Count)
system.dcache.LockedRMWWriteReq.accesses::cpu.data            1                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcache.LockedRMWWriteReq.accesses::total            1                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcache.ReadReq.hits::cpu.data          4438944                       # number of ReadReq hits (Count)
system.dcache.ReadReq.hits::total             4438944                       # number of ReadReq hits (Count)
system.dcache.ReadReq.misses::cpu.data         281178                       # number of ReadReq misses (Count)
system.dcache.ReadReq.misses::total            281178                       # number of ReadReq misses (Count)
system.dcache.ReadReq.missLatency::cpu.data   1292038912                       # number of ReadReq miss ticks (Tick)
system.dcache.ReadReq.missLatency::total   1292038912                       # number of ReadReq miss ticks (Tick)
system.dcache.ReadReq.accesses::cpu.data      4720122                       # number of ReadReq accesses(hits+misses) (Count)
system.dcache.ReadReq.accesses::total         4720122                       # number of ReadReq accesses(hits+misses) (Count)
system.dcache.ReadReq.missRate::cpu.data     0.059570                       # miss rate for ReadReq accesses (Ratio)
system.dcache.ReadReq.missRate::total        0.059570                       # miss rate for ReadReq accesses (Ratio)
system.dcache.ReadReq.avgMissLatency::cpu.data  4595.092475                       # average ReadReq miss latency ((Tick/Count))
system.dcache.ReadReq.avgMissLatency::total  4595.092475                       # average ReadReq miss latency ((Tick/Count))
system.dcache.ReadReq.mshrMisses::cpu.data       281178                       # number of ReadReq MSHR misses (Count)
system.dcache.ReadReq.mshrMisses::total        281178                       # number of ReadReq MSHR misses (Count)
system.dcache.ReadReq.mshrMissLatency::cpu.data   1148075776                       # number of ReadReq MSHR miss ticks (Tick)
system.dcache.ReadReq.mshrMissLatency::total   1148075776                       # number of ReadReq MSHR miss ticks (Tick)
system.dcache.ReadReq.mshrMissRate::cpu.data     0.059570                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcache.ReadReq.mshrMissRate::total     0.059570                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcache.ReadReq.avgMshrMissLatency::cpu.data  4083.092475                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcache.ReadReq.avgMshrMissLatency::total  4083.092475                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcache.WriteReq.hits::cpu.data         2331522                       # number of WriteReq hits (Count)
system.dcache.WriteReq.hits::total            2331522                       # number of WriteReq hits (Count)
system.dcache.WriteReq.misses::cpu.data          8650                       # number of WriteReq misses (Count)
system.dcache.WriteReq.misses::total             8650                       # number of WriteReq misses (Count)
system.dcache.WriteReq.missLatency::cpu.data    414405888                       # number of WriteReq miss ticks (Tick)
system.dcache.WriteReq.missLatency::total    414405888                       # number of WriteReq miss ticks (Tick)
system.dcache.WriteReq.accesses::cpu.data      2340172                       # number of WriteReq accesses(hits+misses) (Count)
system.dcache.WriteReq.accesses::total        2340172                       # number of WriteReq accesses(hits+misses) (Count)
system.dcache.WriteReq.missRate::cpu.data     0.003696                       # miss rate for WriteReq accesses (Ratio)
system.dcache.WriteReq.missRate::total       0.003696                       # miss rate for WriteReq accesses (Ratio)
system.dcache.WriteReq.avgMissLatency::cpu.data 47908.195145                       # average WriteReq miss latency ((Tick/Count))
system.dcache.WriteReq.avgMissLatency::total 47908.195145                       # average WriteReq miss latency ((Tick/Count))
system.dcache.WriteReq.mshrMisses::cpu.data         8650                       # number of WriteReq MSHR misses (Count)
system.dcache.WriteReq.mshrMisses::total         8650                       # number of WriteReq MSHR misses (Count)
system.dcache.WriteReq.mshrMissLatency::cpu.data    409977088                       # number of WriteReq MSHR miss ticks (Tick)
system.dcache.WriteReq.mshrMissLatency::total    409977088                       # number of WriteReq MSHR miss ticks (Tick)
system.dcache.WriteReq.mshrMissRate::cpu.data     0.003696                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcache.WriteReq.mshrMissRate::total     0.003696                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcache.WriteReq.avgMshrMissLatency::cpu.data 47396.195145                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcache.WriteReq.avgMshrMissLatency::total 47396.195145                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.dcache.tags.tagsInUse               510.356678                       # Average ticks per tags in use ((Tick/Count))
system.dcache.tags.totalRefs                  7060296                       # Total number of references to valid blocks. (Count)
system.dcache.tags.sampledRefs                 289787                       # Sample count of references to valid blocks. (Count)
system.dcache.tags.avgRefs                  24.363743                       # Average number of references to valid blocks. ((Count/Count))
system.dcache.tags.warmupTick                  137472                       # The tick when the warmup percentage was hit. (Tick)
system.dcache.tags.occupancies::cpu.data   510.356678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.dcache.tags.avgOccs::cpu.data         0.996790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcache.tags.avgOccs::total            0.996790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.dcache.tags.ageTaskId_1024::0               89                       # Occupied blocks per task id, per block age (Count)
system.dcache.tags.ageTaskId_1024::1              407                       # Occupied blocks per task id, per block age (Count)
system.dcache.tags.ageTaskId_1024::2               16                       # Occupied blocks per task id, per block age (Count)
system.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.dcache.tags.tagAccesses               56772155                       # Number of tag accesses (Count)
system.dcache.tags.dataAccesses              56772155                       # Number of data accesses (Count)
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.icache.demandHits::cpu.inst           13785915                       # number of demand (read+write) hits (Count)
system.icache.demandHits::total              13785915                       # number of demand (read+write) hits (Count)
system.icache.overallHits::cpu.inst          13785915                       # number of overall hits (Count)
system.icache.overallHits::total             13785915                       # number of overall hits (Count)
system.icache.demandMisses::cpu.inst             1794                       # number of demand (read+write) misses (Count)
system.icache.demandMisses::total                1794                       # number of demand (read+write) misses (Count)
system.icache.overallMisses::cpu.inst            1794                       # number of overall misses (Count)
system.icache.overallMisses::total               1794                       # number of overall misses (Count)
system.icache.demandMissLatency::cpu.inst     98855680                       # number of demand (read+write) miss ticks (Tick)
system.icache.demandMissLatency::total       98855680                       # number of demand (read+write) miss ticks (Tick)
system.icache.overallMissLatency::cpu.inst     98855680                       # number of overall miss ticks (Tick)
system.icache.overallMissLatency::total      98855680                       # number of overall miss ticks (Tick)
system.icache.demandAccesses::cpu.inst       13787709                       # number of demand (read+write) accesses (Count)
system.icache.demandAccesses::total          13787709                       # number of demand (read+write) accesses (Count)
system.icache.overallAccesses::cpu.inst      13787709                       # number of overall (read+write) accesses (Count)
system.icache.overallAccesses::total         13787709                       # number of overall (read+write) accesses (Count)
system.icache.demandMissRate::cpu.inst       0.000130                       # miss rate for demand accesses (Ratio)
system.icache.demandMissRate::total          0.000130                       # miss rate for demand accesses (Ratio)
system.icache.overallMissRate::cpu.inst      0.000130                       # miss rate for overall accesses (Ratio)
system.icache.overallMissRate::total         0.000130                       # miss rate for overall accesses (Ratio)
system.icache.demandAvgMissLatency::cpu.inst 55103.500557                       # average overall miss latency in ticks ((Tick/Count))
system.icache.demandAvgMissLatency::total 55103.500557                       # average overall miss latency in ticks ((Tick/Count))
system.icache.overallAvgMissLatency::cpu.inst 55103.500557                       # average overall miss latency ((Tick/Count))
system.icache.overallAvgMissLatency::total 55103.500557                       # average overall miss latency ((Tick/Count))
system.icache.blockedCycles::no_mshrs               0                       # number of cycles access was blocked (Cycle)
system.icache.blockedCycles::no_targets             0                       # number of cycles access was blocked (Cycle)
system.icache.blockedCauses::no_mshrs               0                       # number of times access was blocked (Count)
system.icache.blockedCauses::no_targets             0                       # number of times access was blocked (Count)
system.icache.avgBlocked::no_mshrs                nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icache.avgBlocked::no_targets              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icache.writebacks::writebacks             1282                       # number of writebacks (Count)
system.icache.writebacks::total                  1282                       # number of writebacks (Count)
system.icache.demandMshrMisses::cpu.inst         1794                       # number of demand (read+write) MSHR misses (Count)
system.icache.demandMshrMisses::total            1794                       # number of demand (read+write) MSHR misses (Count)
system.icache.overallMshrMisses::cpu.inst         1794                       # number of overall MSHR misses (Count)
system.icache.overallMshrMisses::total           1794                       # number of overall MSHR misses (Count)
system.icache.demandMshrMissLatency::cpu.inst     97937152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icache.demandMshrMissLatency::total     97937152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icache.overallMshrMissLatency::cpu.inst     97937152                       # number of overall MSHR miss ticks (Tick)
system.icache.overallMshrMissLatency::total     97937152                       # number of overall MSHR miss ticks (Tick)
system.icache.demandMshrMissRate::cpu.inst     0.000130                       # mshr miss ratio for demand accesses (Ratio)
system.icache.demandMshrMissRate::total      0.000130                       # mshr miss ratio for demand accesses (Ratio)
system.icache.overallMshrMissRate::cpu.inst     0.000130                       # mshr miss ratio for overall accesses (Ratio)
system.icache.overallMshrMissRate::total     0.000130                       # mshr miss ratio for overall accesses (Ratio)
system.icache.demandAvgMshrMissLatency::cpu.inst 54591.500557                       # average overall mshr miss latency ((Tick/Count))
system.icache.demandAvgMshrMissLatency::total 54591.500557                       # average overall mshr miss latency ((Tick/Count))
system.icache.overallAvgMshrMissLatency::cpu.inst 54591.500557                       # average overall mshr miss latency ((Tick/Count))
system.icache.overallAvgMshrMissLatency::total 54591.500557                       # average overall mshr miss latency ((Tick/Count))
system.icache.replacements                       1282                       # number of replacements (Count)
system.icache.ReadReq.hits::cpu.inst         13785915                       # number of ReadReq hits (Count)
system.icache.ReadReq.hits::total            13785915                       # number of ReadReq hits (Count)
system.icache.ReadReq.misses::cpu.inst           1794                       # number of ReadReq misses (Count)
system.icache.ReadReq.misses::total              1794                       # number of ReadReq misses (Count)
system.icache.ReadReq.missLatency::cpu.inst     98855680                       # number of ReadReq miss ticks (Tick)
system.icache.ReadReq.missLatency::total     98855680                       # number of ReadReq miss ticks (Tick)
system.icache.ReadReq.accesses::cpu.inst     13787709                       # number of ReadReq accesses(hits+misses) (Count)
system.icache.ReadReq.accesses::total        13787709                       # number of ReadReq accesses(hits+misses) (Count)
system.icache.ReadReq.missRate::cpu.inst     0.000130                       # miss rate for ReadReq accesses (Ratio)
system.icache.ReadReq.missRate::total        0.000130                       # miss rate for ReadReq accesses (Ratio)
system.icache.ReadReq.avgMissLatency::cpu.inst 55103.500557                       # average ReadReq miss latency ((Tick/Count))
system.icache.ReadReq.avgMissLatency::total 55103.500557                       # average ReadReq miss latency ((Tick/Count))
system.icache.ReadReq.mshrMisses::cpu.inst         1794                       # number of ReadReq MSHR misses (Count)
system.icache.ReadReq.mshrMisses::total          1794                       # number of ReadReq MSHR misses (Count)
system.icache.ReadReq.mshrMissLatency::cpu.inst     97937152                       # number of ReadReq MSHR miss ticks (Tick)
system.icache.ReadReq.mshrMissLatency::total     97937152                       # number of ReadReq MSHR miss ticks (Tick)
system.icache.ReadReq.mshrMissRate::cpu.inst     0.000130                       # mshr miss rate for ReadReq accesses (Ratio)
system.icache.ReadReq.mshrMissRate::total     0.000130                       # mshr miss rate for ReadReq accesses (Ratio)
system.icache.ReadReq.avgMshrMissLatency::cpu.inst 54591.500557                       # average ReadReq mshr miss latency ((Tick/Count))
system.icache.ReadReq.avgMshrMissLatency::total 54591.500557                       # average ReadReq mshr miss latency ((Tick/Count))
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.icache.tags.tagsInUse               508.717452                       # Average ticks per tags in use ((Tick/Count))
system.icache.tags.totalRefs                 13787709                       # Total number of references to valid blocks. (Count)
system.icache.tags.sampledRefs                   1794                       # Sample count of references to valid blocks. (Count)
system.icache.tags.avgRefs                7685.456522                       # Average number of references to valid blocks. ((Count/Count))
system.icache.tags.warmupTick                   72960                       # The tick when the warmup percentage was hit. (Tick)
system.icache.tags.occupancies::cpu.inst   508.717452                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.icache.tags.avgOccs::cpu.inst         0.993589                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icache.tags.avgOccs::total            0.993589                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.icache.tags.ageTaskId_1024::0               70                       # Occupied blocks per task id, per block age (Count)
system.icache.tags.ageTaskId_1024::1              273                       # Occupied blocks per task id, per block age (Count)
system.icache.tags.ageTaskId_1024::3              133                       # Occupied blocks per task id, per block age (Count)
system.icache.tags.ageTaskId_1024::4               36                       # Occupied blocks per task id, per block age (Count)
system.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.icache.tags.tagAccesses              110303466                       # Number of tag accesses (Count)
system.icache.tags.dataAccesses             110303466                       # Number of data accesses (Count)
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp               282972                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         277848                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1282                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              22218                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 42                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                42                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                8609                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               8609                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1794                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          281178                       # Transaction distribution (Count)
system.l2bus.pktCount_system.icache.mem_side_port::system.l2cache.cpu_side_port         4870                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.dcache.mem_side_port::system.l2cache.cpu_side_port       868933                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   873803                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.icache.mem_side_port::system.l2cache.cpu_side_port       196864                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.dcache.mem_side_port::system.l2cache.cpu_side_port     36214976                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  36411840                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             10791                       # Total snoops (Count)
system.l2bus.snoopTraffic                      113664                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              302414                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.002503                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.049969                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    301657     99.75%     99.75% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       757      0.25%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                302414                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            291043328                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1377792                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           222567168                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          582180                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       290599                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               757                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          757                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                51                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            273178                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               273229                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               51                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           273178                       # number of overall hits (Count)
system.l2cache.overallHits::total              273229                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1743                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           16609                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              18352                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1743                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          16609                       # number of overall misses (Count)
system.l2cache.overallMisses::total             18352                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     96469248                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    915800320                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1012269568                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     96469248                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    915800320                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1012269568                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1794                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        289787                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           291581                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1794                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       289787                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          291581                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.971572                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.057315                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.062940                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.971572                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.057315                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.062940                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 55346.671256                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 55138.799446                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 55158.542284                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 55346.671256                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 55138.799446                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 55158.542284                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1776                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1776                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1743                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        16609                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          18352                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1743                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        16609                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         18352                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     94238208                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    894540800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    988779008                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     94238208                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    894540800                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    988779008                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.971572                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.057315                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.062940                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.971572                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.057315                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.062940                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 54066.671256                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 53858.799446                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 53878.542284                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 54066.671256                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 53858.799446                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 53878.542284                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     10791                       # number of replacements (Count)
system.l2cache.ReadCleanReq.hits::cpu.inst           51                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total            51                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst         1743                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total         1743                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     96469248                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     96469248                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         1794                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1794                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.971572                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.971572                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 55346.671256                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 55346.671256                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst         1743                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total         1743                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     94238208                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     94238208                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.971572                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.971572                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 54066.671256                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 54066.671256                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           964                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              964                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         7645                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           7645                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    401800448                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    401800448                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         8609                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         8609                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.888024                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.888024                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 52557.285546                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 52557.285546                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         7645                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         7645                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    392014848                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    392014848                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.888024                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.888024                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 51277.285546                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 51277.285546                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data       272214                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       272214                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         8964                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         8964                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data    513999872                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    513999872                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data       281178                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       281178                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.031880                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.031880                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 57340.458724                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 57340.458724                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         8964                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         8964                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    502525952                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    502525952                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.031880                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.031880                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 56060.458724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 56060.458724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data           42                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total              42                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           42                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           42                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1282                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1282                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1282                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1282                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       276072                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       276072                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       276072                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       276072                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             7710.419285                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  582180                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 18983                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 30.668493                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71424                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    64.871221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   406.581204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  7238.966861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.049631                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.883663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.941213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             174                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             772                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            6959                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             287                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               9333863                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              9333863                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp                10707                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty           1776                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict               8258                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                7645                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp               7645                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq           10707                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port        46738                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      1288192                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                                 0                       # Total snoops (Count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples               18352                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                     18352    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total                 18352                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy              8176128                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy            14094336                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests           28386                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests        10034                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                32                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data               599                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                  631                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst               32                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data              599                       # number of overall hits (Count)
system.l3cache.overallHits::total                 631                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            1711                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data           16010                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total              17721                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           1711                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data          16010                       # number of overall misses (Count)
system.l3cache.overallMisses::total             17721                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     90727680                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    857568768                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total     948296448                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     90727680                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    857568768                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total    948296448                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          1743                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data         16609                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total            18352                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         1743                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data        16609                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total           18352                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.981641                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.963935                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.965617                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.981641                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.963935                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.965617                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 53026.113384                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 53564.570144                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 53512.581006                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 53026.113384                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 53564.570144                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 53512.581006                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.demandMshrMisses::cpu.inst         1711                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data        16010                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total          17721                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         1711                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data        16010                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total         17721                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     86347520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    816583168                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total    902930688                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     86347520                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    816583168                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total    902930688                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.981641                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.963935                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.965617                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.981641                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.963935                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.965617                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 50466.113384                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 51004.570144                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 50952.581006                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 50466.113384                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 51004.570144                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 50952.581006                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                         0                       # number of replacements (Count)
system.l3cache.ReadExReq.hits::cpu.data            86                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total               86                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         7559                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           7559                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    377280256                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    377280256                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         7645                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         7645                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.988751                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.988751                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 49911.397804                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 49911.397804                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         7559                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         7559                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    357929216                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    357929216                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.988751                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.988751                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 47351.397804                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 47351.397804                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst           32                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data          513                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total          545                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         1711                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         8451                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total        10162                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     90727680                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    480288512                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    571016192                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         1743                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data         8964                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total        10707                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.981641                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.942771                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.949099                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 53026.113384                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 56832.151461                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 56191.319819                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         1711                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         8451                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total        10162                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     86347520                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data    458653952                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    545001472                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.981641                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.942771                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.949099                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 50466.113384                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 54272.151461                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 53631.319819                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks         1776                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total         1776                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks         1776                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total         1776                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            14930.793082                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                   28386                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                 17721                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.601828                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  68608                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu.inst  1262.499141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 13668.293941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.038528                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.417123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.455652                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        17721                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              71                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             307                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3            7969                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4            9374                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024     0.540802                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses                471897                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses               471897                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples      1711.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     16010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000758436                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                38608                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        17721                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      17721                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  17721                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    17721                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1134144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               91981243.27996072                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    12330115072                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      695791.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       109504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1024640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 8880983.423735274002                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 83100259.856225445867                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1711                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        16010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     42709948                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    408286428                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     24961.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25501.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       109504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1024640                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1134144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       109504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       109504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1711                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         16010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            17721                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         8880983                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        83100260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           91981243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      8880983                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        8880983                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        8880983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       83100260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          91981243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 17721                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           670                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          421                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16          507                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17          517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18          373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19          476                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20          464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21          566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22          559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23          534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24          617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25          716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26          734                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27          606                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28          479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29          458                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30          557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31          406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                141020644                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               59046372                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           450996376                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7957.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25449.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                13515                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             76.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         4193                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   269.905080                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   151.708801                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   324.988701                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1947     46.43%     46.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          992     23.66%     70.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          299      7.13%     77.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          177      4.22%     81.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          110      2.62%     84.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           67      1.60%     85.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           57      1.36%     87.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           32      0.76%     87.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          512     12.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         4193                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1134144                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                91.981243                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     3842302.464000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     6761118.470400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    25103042.764800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1069879335.016808                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1410123175.020114                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 3051080391.475169                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   5566789365.211205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    451.477244                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   9319319144                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    554050000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2456796872                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     2716432.992000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     4781784.520800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    23503930.665600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1069879335.016808                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1356109265.229716                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 3088369181.990368                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   5545359930.415202                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    449.739275                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   9433924864                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    554050000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   2342191152                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10162                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7559                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7559                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          10162                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port        35442                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total        35442                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   35442                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port      1134144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total      1134144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1134144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              17721                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    17721    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                17721                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12330166016                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4536576                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           24929096                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          17721                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
