{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717143161758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717143161758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 02:12:41 2024 " "Processing started: Fri May 31 02:12:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717143161758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1717143161758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_proyect -c final_proyect --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_proyect -c final_proyect --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1717143161759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1717143162221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1717143162221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_counter " "Found entity 1: Program_counter" {  } { { "Program_counter.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "InstMem.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/DataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172042 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1717143172045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Logic " "Found entity 1: PC_Logic" {  } { { "PC_Logic.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/PC_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "Condition_Check.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Condition_Check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagsreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagsreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flagsreg " "Found entity 1: Flagsreg" {  } { { "Flagsreg.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Flagsreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Conditional_Logic " "Found entity 1: Conditional_Logic" {  } { { "Conditional_Logic.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processortop.sv 1 1 " "Found 1 design units, including 1 entities, in source file processortop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorTop " "Found entity 1: processorTop" {  } { { "processorTop.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_tb " "Found entity 1: Fetch_tb" {  } { { "Fetch_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_tb " "Found entity 1: Decode_tb" {  } { { "Decode_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decode_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "excecute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file excecute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Excecute_tb " "Found entity 1: Excecute_tb" {  } { { "Excecute_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Excecute_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem_tb " "Found entity 1: DataMem_tb" {  } { { "DataMem_tb.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/DataMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processortop_tb4.sv 1 1 " "Found 1 design units, including 1 entities, in source file processortop_tb4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorTop_tb4 " "Found entity 1: processorTop_tb4" {  } { { "processorTop_tb4.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop_tb4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717143172089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717143172089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processorTop_tb4 " "Elaborating entity \"processorTop_tb4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1717143172144 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk processorTop_tb4.sv(10) " "Verilog HDL warning at processorTop_tb4.sv(10): assignments to clk create a combinational loop" {  } { { "processorTop_tb4.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop_tb4.sv" 10 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1717143172145 "|processorTop_tb4"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "processorTop_tb4.sv(28) " "Verilog HDL warning at processorTop_tb4.sv(28): ignoring unsupported system task" {  } { { "processorTop_tb4.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop_tb4.sv" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1717143172145 "|processorTop_tb4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorTop processorTop:unicycle " "Elaborating entity \"processorTop\" for hierarchy \"processorTop:unicycle\"" {  } { { "processorTop_tb4.sv" "unicycle" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop_tb4.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX processorTop:unicycle\|MUX:pcsr " "Elaborating entity \"MUX\" for hierarchy \"processorTop:unicycle\|MUX:pcsr\"" {  } { { "processorTop.sv" "pcsr" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_counter processorTop:unicycle\|Program_counter:PC " "Elaborating entity \"Program_counter\" for hierarchy \"processorTop:unicycle\|Program_counter:PC\"" {  } { { "processorTop.sv" "PC" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder processorTop:unicycle\|Adder:ADD4 " "Elaborating entity \"Adder\" for hierarchy \"processorTop:unicycle\|Adder:ADD4\"" {  } { { "processorTop.sv" "ADD4" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMem processorTop:unicycle\|InstMem:Imem " "Elaborating entity \"InstMem\" for hierarchy \"processorTop:unicycle\|InstMem:Imem\"" {  } { { "processorTop.sv" "Imem" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172155 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 31 InstMem.sv(9) " "Verilog HDL warning at InstMem.sv(9): number of words (3) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "InstMem.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1717143172156 "|processorTop_tb4|processorTop:unicycle|InstMem:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.data_a 0 InstMem.sv(6) " "Net \"Memory.data_a\" at InstMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMem.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1717143172156 "|processorTop_tb4|processorTop:unicycle|InstMem:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.waddr_a 0 InstMem.sv(6) " "Net \"Memory.waddr_a\" at InstMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMem.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1717143172156 "|processorTop_tb4|processorTop:unicycle|InstMem:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.we_a 0 InstMem.sv(6) " "Net \"Memory.we_a\" at InstMem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstMem.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/InstMem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1717143172156 "|processorTop_tb4|processorTop:unicycle|InstMem:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX processorTop:unicycle\|MUX:regsrc0 " "Elaborating entity \"MUX\" for hierarchy \"processorTop:unicycle\|MUX:regsrc0\"" {  } { { "processorTop.sv" "regsrc0" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register processorTop:unicycle\|Register:register " "Elaborating entity \"Register\" for hierarchy \"processorTop:unicycle\|Register:register\"" {  } { { "processorTop.sv" "register" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend processorTop:unicycle\|Extend:ext " "Elaborating entity \"Extend\" for hierarchy \"processorTop:unicycle\|Extend:ext\"" {  } { { "processorTop.sv" "ext" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processorTop:unicycle\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"processorTop:unicycle\|ALU:alu\"" {  } { { "processorTop.sv" "alu" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem processorTop:unicycle\|DataMem:dmem " "Elaborating entity \"DataMem\" for hierarchy \"processorTop:unicycle\|DataMem:dmem\"" {  } { { "processorTop.sv" "dmem" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172230 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 DataMem.sv(12) " "Verilog HDL warning at DataMem.sv(12): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "DataMem.sv" "" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/DataMem.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1717143172231 "|processorTop_tb4|processorTop:unicycle|DataMem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit processorTop:unicycle\|Control_Unit:controlunit " "Elaborating entity \"Control_Unit\" for hierarchy \"processorTop:unicycle\|Control_Unit:controlunit\"" {  } { { "processorTop.sv" "controlunit" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conditional_Logic processorTop:unicycle\|Control_Unit:controlunit\|Conditional_Logic:condlogic " "Elaborating entity \"Conditional_Logic\" for hierarchy \"processorTop:unicycle\|Control_Unit:controlunit\|Conditional_Logic:condlogic\"" {  } { { "Control_Unit.sv" "condlogic" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flagsreg processorTop:unicycle\|Control_Unit:controlunit\|Conditional_Logic:condlogic\|Flagsreg:flagsreg32 " "Elaborating entity \"Flagsreg\" for hierarchy \"processorTop:unicycle\|Control_Unit:controlunit\|Conditional_Logic:condlogic\|Flagsreg:flagsreg32\"" {  } { { "Conditional_Logic.sv" "flagsreg32" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check processorTop:unicycle\|Control_Unit:controlunit\|Conditional_Logic:condlogic\|Condition_Check:condcheck " "Elaborating entity \"Condition_Check\" for hierarchy \"processorTop:unicycle\|Control_Unit:controlunit\|Conditional_Logic:condlogic\|Condition_Check:condcheck\"" {  } { { "Conditional_Logic.sv" "condcheck" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Conditional_Logic.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder processorTop:unicycle\|Control_Unit:controlunit\|Decoder:deco " "Elaborating entity \"Decoder\" for hierarchy \"processorTop:unicycle\|Control_Unit:controlunit\|Decoder:deco\"" {  } { { "Control_Unit.sv" "deco" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Control_Unit.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder processorTop:unicycle\|Control_Unit:controlunit\|Decoder:deco\|Main_Decoder:maindeco " "Elaborating entity \"Main_Decoder\" for hierarchy \"processorTop:unicycle\|Control_Unit:controlunit\|Decoder:deco\|Main_Decoder:maindeco\"" {  } { { "Decoder.sv" "maindeco" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic processorTop:unicycle\|Control_Unit:controlunit\|Decoder:deco\|PC_Logic:pclogic " "Elaborating entity \"PC_Logic\" for hierarchy \"processorTop:unicycle\|Control_Unit:controlunit\|Decoder:deco\|PC_Logic:pclogic\"" {  } { { "Decoder.sv" "pclogic" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder processorTop:unicycle\|Control_Unit:controlunit\|Decoder:deco\|ALU_Decoder:aludeco " "Elaborating entity \"ALU_Decoder\" for hierarchy \"processorTop:unicycle\|Control_Unit:controlunit\|Decoder:deco\|ALU_Decoder:aludeco\"" {  } { { "Decoder.sv" "aludeco" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/Decoder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717143172244 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "processorTop_tb4.sv" "clk" { Text "C:/Users/jcur1/OneDrive/Documentos/grupo8-digital-design-lab-2024/Proyecto_Final/processorTop_tb4.sv" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717143172319 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717143172319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1717143172392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717143172446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 02:12:52 2024 " "Processing ended: Fri May 31 02:12:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717143172446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717143172446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717143172446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1717143172446 ""}
