// Seed: 873505389
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2
    , id_5,
    input logic id_3,
    input id_4
);
  assign id_0 = 1'h0;
  logic id_6;
  logic id_7;
  logic id_8;
  type_16(
      id_3, id_0
  );
  logic id_9;
  type_1 id_10 (
      .id_0(id_1),
      .id_1(1'b0),
      .id_2(1)
  );
  logic id_11 = id_5;
  type_18 id_12 (
      .id_0(id_5),
      .id_1(id_11 >> !id_6)
  );
  always @(1'b0) begin
    id_1 = id_9;
    id_9 = id_9;
  end
endmodule
