# Cadence-RTL2GDS-8bitALU
This project demonstrates a complete **RTL-to-GDSII** flow for an **8-bit Arithmetic Logic Unit (ALU)** using **Cadence tools**.\
It covers the full **ASIC physical design process**, from Verilog RTL to final GDSII layout.

# Prerequisites
Before starting the RTL-to-GDS flow, ensure you have the following:
## Tools
* Cadence Genus (for RTL Synthesis)
* Cadence Innovus (for Physical Design)
## Libraries
* Standard Cell Library (example: 180nm SCL PDK, or your college-provided library)
* Technology LEF files (```*.lef```)
* Liberty timing files (`*.lib`)

# RTL-to-GDSII Flow
<img width="658" height="748" alt="image" src="https://github.com/user-attachments/assets/155409ac-7878-470a-9b76-3042a2615355" />

