/*
 * Copyright 2019, Data61, CSIRO (ABN 41 687 119 230)
 *
 * SPDX-License-Identifier: BSD-2-Clause
 */
#pragma once

/* On exynos5, the pin controller also handles the GPIO controller's functionality. */
#define HARDWARE_GPIO_INTERFACES

#define HARDWARE_GPIO_ATTRIBUTES

#define HARDWARE_GPIO_COMPOSITION

#define HARDWARE_GPIO_CONFIG
