$date
	Mon Feb 12 11:51:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module graytobin_tb $end
$var wire 3 ! binary [2:0] $end
$var reg 3 " gray [2:0] $end
$scope module inst $end
$var wire 3 # binary [2:0] $end
$var wire 3 $ gray [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 !
b1 #
b1 "
b1 $
#2
b10 !
b10 #
b11 "
b11 $
#3
b11 !
b11 #
b10 "
b10 $
#4
b100 !
b100 #
b110 "
b110 $
#5
b101 !
b101 #
b111 "
b111 $
#6
b110 !
b110 #
b101 "
b101 $
#7
b111 !
b111 #
b100 "
b100 $
#8
