HEVC_ENC_CMD_WAIT_GE,VAR_0
amdgpu_ring_write,FUNC_0
lower_32_bits,FUNC_1
upper_32_bits,FUNC_2
uvd_v6_0_enc_ring_emit_pipeline_sync,FUNC_3
ring,VAR_1
seq,VAR_2
addr,VAR_3
