Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 15 23:53:21 2024
| Host         : big17.seas.upenn.edu running 64-bit openSUSE Leap 15.5
| Command      : report_timing_summary -file ./vivado_output/post_synth_timing_summary_report.txt
| Design       : RiscvSystem
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1882)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (126)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1882)
---------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][12]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][13]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][14]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][25]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][26]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][27]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][28]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][29]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][30]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][31]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][4]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][5]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/decode_state_reg[insn_d][6]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[cycle_status_ee][0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[cycle_status_ee][1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[cycle_status_ee][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[data_rs1_e][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[data_rs1_e][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[imm_s_sext_e][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[imm_s_sext_e][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][12]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][13]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_e][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_opcode_e][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_opcode_e][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_opcode_e][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_opcode_e][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_opcode_e][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_opcode_e][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: datapath/execute_state_reg[insn_opcode_e][6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (126)
--------------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.295    -1024.580                     72                 4182        0.045        0.000                      0                 4182        3.000        0.000                       0                  2018  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLOCK_100MHz          {0.000 5.000}      10.000          100.000         
  clk_proc_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_100MHz                                                                                                                                                            3.000        0.000                       0                     1  
  clk_proc_clk_wiz_0      -16.295    -1024.580                     72                 4182        0.045        0.000                      0                 4182       19.500        0.000                       0                  2014  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_100MHz
  To Clock:  CLOCK_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                mmcm/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               mmcm/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                mmcm/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                mmcm/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :           72  Failing Endpoints,  Worst Slack      -16.295ns,  Total Violation    -1024.580ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.295ns  (required time - arrival time)
  Source:                 datapath/execute_state_reg[imm_i_sext_e][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_proc_clk_wiz_0 rise@40.000ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.103ns  (logic 20.146ns (35.909%)  route 35.957ns (64.091%))
  Logic Levels:           101  (CARRY4=66 LUT1=1 LUT2=1 LUT4=2 LUT5=15 LUT6=16)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 37.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.769ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.038 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.584    -2.454    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.353 r  mmcm/clkout1_buf/O
                         net (fo=1986, unplaced)      0.584    -1.769    datapath/clock_processor
                         FDRE                                         r  datapath/execute_state_reg[imm_i_sext_e][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.291 r  datapath/execute_state_reg[imm_i_sext_e][1]/Q
                         net (fo=96, unplaced)        1.064    -0.227    datapath/div_u_alu/execute_state_reg[imm_i_sext_e][1]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.068 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe[31]_i_16/O
                         net (fo=1, unplaced)         0.419     0.487    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe[31]_i_16_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     0.611 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe[31]_i_7/O
                         net (fo=64, unplaced)        0.507     1.118    datapath/div_u_alu_n_84
                         LUT5 (Prop_lut5_I1_O)        0.124     1.242 r  datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe[4]_i_4/O
                         net (fo=1, unplaced)         0.333     1.575    datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe[4]_i_4_n_1
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.170 r  datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[4]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.179    datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[4]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.296 r  datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[8]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.296    datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[8]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.413 r  datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[12]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.413    datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[12]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.530 r  datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[16]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.530    datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[16]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.647 r  datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[20]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.647    datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[20]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.978 r  datapath/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe_reg[24]_i_3/O[3]
                         net (fo=1, unplaced)         0.618     3.596    datapath/div_u_alu/cla_input_20[23]
                         LUT5 (Prop_lut5_I4_O)        0.307     3.903 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.i_divisor_post_pipe[24]_i_1/O
                         net (fo=55, unplaced)        0.504     4.407    datapath/div_u_alu/execute_state_reg[imm_i_sext_e][14]_12
                         LUT2 (Prop_lut2_I0_O)        0.150     4.557 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[15]_i_7/O
                         net (fo=1, unplaced)         0.000     4.557    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[15]_i_7_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     5.133 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_2/CO[3]
                         net (fo=233, unplaced)       1.039     6.172    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[15]_i_11_0[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     6.296 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[14]_i_49/O
                         net (fo=1, unplaced)         0.333     6.629    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[14]_i_49_n_1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.179 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     7.188    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_24_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     7.305    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.422    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.539 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_2/CO[3]
                         net (fo=148, unplaced)       1.027     8.566    datapath/div_u_alu/CO[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     8.690 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_93/O
                         net (fo=1, unplaced)         0.449     9.139    datapath/div_u_alu/store_remainder[2]_34[10]
                         LUT4 (Prop_lut4_I2_O)        0.124     9.263 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_39/O
                         net (fo=1, unplaced)         0.639     9.902    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_39_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.422 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.422    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    10.539    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.656 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_2/CO[3]
                         net (fo=45, unplaced)        0.998    11.654    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.778 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_88/O
                         net (fo=9, unplaced)         0.490    12.268    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_2_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    12.392 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_54/O
                         net (fo=1, unplaced)         0.639    13.031    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_54_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.551 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    13.560    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_29_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.677 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    13.677    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.794 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.794    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.911 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_2/CO[3]
                         net (fo=159, unplaced)       1.029    14.940    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    15.064 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[13]_i_35/O
                         net (fo=9, unplaced)         0.490    15.554    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_2_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.678 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[11]_i_58/O
                         net (fo=1, unplaced)         0.639    16.317    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[11]_i_58_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.837 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    16.846    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_29_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.963 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    16.963    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.080 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    17.080    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.197 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_2/CO[3]
                         net (fo=75, unplaced)        1.010    18.207    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[11]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    18.331 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[12]_i_7/O
                         net (fo=9, unplaced)         0.490    18.821    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_2_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    18.945 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[10]_i_54/O
                         net (fo=1, unplaced)         0.639    19.584    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[10]_i_54_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.104 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    20.113    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_29_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.230 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    20.230    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.347 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    20.347    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.464 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_2/CO[3]
                         net (fo=156, unplaced)       1.029    21.493    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[10]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    21.617 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[11]_i_34/O
                         net (fo=9, unplaced)         0.490    22.107    datapath/div_u_alu/store_remainder[6]_42[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    22.231 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[9]_i_58/O
                         net (fo=1, unplaced)         0.639    22.870    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[9]_i_58_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.390 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    23.399    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_29_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.516 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    23.516    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.633 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    23.633    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.750 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_2/CO[3]
                         net (fo=79, unplaced)        1.012    24.762    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[9]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    24.886 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[10]_i_6/O
                         net (fo=9, unplaced)         0.490    25.376    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_2_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    25.500 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[8]_i_54/O
                         net (fo=1, unplaced)         0.639    26.139    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[8]_i_54_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.659 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    26.668    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_29_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.785 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    26.785    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.902 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    26.902    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.019 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_2/CO[3]
                         net (fo=153, unplaced)       1.028    28.047    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[8]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    28.171 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[9]_i_19/O
                         net (fo=9, unplaced)         0.490    28.661    datapath/div_u_alu/store_remainder[8]_46[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    28.785 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[7]_i_58/O
                         net (fo=1, unplaced)         0.639    29.424    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[7]_i_58_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.944 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    29.953    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_29_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.070 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    30.070    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.187 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    30.187    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.304 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_2/CO[3]
                         net (fo=83, unplaced)        1.013    31.317    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[7]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    31.441 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[8]_i_5/O
                         net (fo=9, unplaced)         0.490    31.931    datapath/div_u_alu/store_remainder[9]_48[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    32.055 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[6]_i_47/O
                         net (fo=1, unplaced)         0.639    32.694    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[6]_i_47_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.214 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    33.223    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_29_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    33.340    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    33.457    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_2/CO[3]
                         net (fo=150, unplaced)       1.028    34.602    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[6]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    34.726 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[7]_i_18/O
                         net (fo=9, unplaced)         0.490    35.216    datapath/div_u_alu/store_remainder[10]_50[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    35.340 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[5]_i_55/O
                         net (fo=1, unplaced)         0.639    35.979    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[5]_i_55_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    36.499 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    36.508    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_29_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.625 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    36.625    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.742 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    36.742    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.859 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_2/CO[3]
                         net (fo=87, unplaced)        1.014    37.873    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[5]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    37.997 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[6]_i_4/O
                         net (fo=9, unplaced)         0.490    38.487    datapath/div_u_alu/store_remainder[11]_52[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    38.611 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[4]_i_42/O
                         net (fo=1, unplaced)         0.639    39.250    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[4]_i_42_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.770 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_26/CO[3]
                         net (fo=1, unplaced)         0.009    39.779    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_26_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.896 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    39.896    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.013 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    40.013    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.130 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_2/CO[3]
                         net (fo=147, unplaced)       1.027    41.157    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[4]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    41.281 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[5]_i_3/O
                         net (fo=9, unplaced)         0.490    41.771    datapath/div_u_alu/store_remainder[12]_54[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    41.895 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[3]_i_44/O
                         net (fo=1, unplaced)         0.639    42.534    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[3]_i_44_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.054 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_26/CO[3]
                         net (fo=1, unplaced)         0.009    43.063    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_26_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    43.180    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    43.297    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_2/CO[3]
                         net (fo=91, unplaced)        1.015    44.429    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[3]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    44.553 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[4]_i_3/O
                         net (fo=9, unplaced)         0.490    45.043    datapath/div_u_alu/store_remainder[13]_56[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    45.167 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[2]_i_38/O
                         net (fo=1, unplaced)         0.639    45.806    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[2]_i_38_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    46.326 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009    46.335    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_22_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.452 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    46.452    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.569 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    46.569    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.686 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_2/CO[3]
                         net (fo=144, unplaced)       1.027    47.713    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[2]_i_11_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    47.837 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[3]_i_2/O
                         net (fo=8, unplaced)         0.487    48.324    datapath/div_u_alu/store_remainder[14]_58[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    48.448 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_119/O
                         net (fo=1, unplaced)         0.639    49.087    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_119_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.607 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_87/CO[3]
                         net (fo=1, unplaced)         0.009    49.616    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_87_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.733 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    49.733    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_51_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.850 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    49.850    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_15_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.967 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_4/CO[3]
                         net (fo=88, unplaced)        1.014    50.981    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_23_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    51.105 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[2]_i_2/O
                         net (fo=4, unplaced)         0.473    51.578    datapath/div_u_alu/store_remainder[15]_60[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    51.702 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_127/O
                         net (fo=1, unplaced)         0.639    52.341    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_127_n_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    52.861 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_100/CO[3]
                         net (fo=1, unplaced)         0.009    52.870    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_100_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.987 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000    52.987    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_64_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.104 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000    53.104    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_27_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.221 f  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_6/CO[3]
                         net (fo=32, unplaced)        0.989    54.210    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.div_mod_a/less_than
                         LUT1 (Prop_lut1_I0_O)        0.124    54.334 r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[0]_i_1/O
                         net (fo=1, unplaced)         0.000    54.334    datapath/div_u_alu/store_quotient[16]_63[0]
                         FDRE                                         r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    40.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    41.859    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    36.481 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.439    36.920    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.011 r  mmcm/clkout1_buf/O
                         net (fo=1986, unplaced)      0.439    37.450    datapath/div_u_alu/clock_processor
                         FDRE                                         r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/C
                         clock pessimism              0.636    38.086    
                         clock uncertainty           -0.091    37.995    
                         FDRE (Setup_fdre_C_D)        0.044    38.039    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -54.334    
  -------------------------------------------------------------------
                         slack                                -16.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mmcm/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmcm/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.156ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.372    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.404 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.114    -1.290    mmcm/clk_proc_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.020    -1.270 r  mmcm/clkout1_buf_en/O
                         net (fo=8, unplaced)         0.114    -1.156    mmcm/clk_proc_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -1.009 r  mmcm/seq_reg1_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.928    mmcm/seq_reg1[0]
                         FDCE                                         r  mmcm/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.705    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.705 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.259    -1.446    mmcm/clk_proc_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.043    -1.403 r  mmcm/clkout1_buf_en/O
                         net (fo=8, unplaced)         0.259    -1.144    mmcm/clk_proc_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg1_reg[1]/C
                         clock pessimism              0.133    -1.011    
                         FDCE (Hold_fdce_C_D)         0.038    -0.973    mmcm/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_proc_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056               mem/mem_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360              mmcm/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500               datapath/decode_state_reg[cycle_status_d][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500               data_rd_e_reg[0]_i_14/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                mmcm/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               mmcm/mmcm_adv_inst/CLKFBIN



