/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_POWER_MT6879_POWER_H
#define _DT_BINDINGS_POWER_MT6879_POWER_H

#define MT6879_POWER_DOMAIN_MD				0
#define MT6879_POWER_DOMAIN_CONN			1
#define MT6879_POWER_DOMAIN_UFS0_SHUTDOWN		2
#define MT6879_POWER_DOMAIN_AUDIO			3
#define MT6879_POWER_DOMAIN_ADSP_TOP_DORMANT		4
#define MT6879_POWER_DOMAIN_ADSP_INFRA			5
#define MT6879_POWER_DOMAIN_ISP_MAIN			6
#define MT6879_POWER_DOMAIN_ISP_DIP1			7
#define MT6879_POWER_DOMAIN_ISP_IPE			8
#define MT6879_POWER_DOMAIN_ISP_VCORE			9
#define MT6879_POWER_DOMAIN_VDE0			10
#define MT6879_POWER_DOMAIN_VEN0			11
#define MT6879_POWER_DOMAIN_CAM_MAIN			12
#define MT6879_POWER_DOMAIN_CAM_MRAW			13
#define MT6879_POWER_DOMAIN_CAM_SUBA			14
#define MT6879_POWER_DOMAIN_CAM_SUBB			15
#define MT6879_POWER_DOMAIN_CAM_VCORE			16
#define MT6879_POWER_DOMAIN_DISP			17
#define MT6879_POWER_DOMAIN_MM_INFRA			18
#define MT6879_POWER_DOMAIN_MM_PROC_DORMANT		19
#define MT6879_POWER_DOMAIN_CSI_RX			20
#define MT6879_POWER_DOMAIN_MFG1			21
#define MT6879_POWER_DOMAIN_MFG2			22
#define MT6879_POWER_DOMAIN_MFG3			23
#define MT6879_POWER_DOMAIN_MFG4			24
#define MT6879_POWER_DOMAIN_MFG5			25
#define MT6879_POWER_DOMAIN_APU				26
#define MT6879_POWER_DOMAIN_NR				27

#endif /* _DT_BINDINGS_POWER_MT6879_POWER_H */