#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000025615d0 .scope module, "TB" "TB" 2 32;
 .timescale 0 0;
P_0000000002569c80 .param/l "CLK_PERIOD" 1 2 35, +C4<00000000000000000000000000001010>;
v00000000025c1210_0 .net "clk", 0 0, v00000000025658b0_0;  1 drivers
v00000000025c1350_0 .var/i "idx", 31 0;
v00000000025c3870_0 .net "out", 0 0, L_00000000025c6e60;  1 drivers
v00000000025c3b90_0 .var "reset", 0 0;
v00000000025c26f0_0 .var "seq", 0 0;
v00000000025c2650_0 .var "tprtn", 0 11;
S_00000000025624b0 .scope task, "bus_driver" "bus_driver" 2 59, 2 59 0, S_00000000025615d0;
 .timescale 0 0;
v0000000002565590_0 .var "is_correct", 0 0;
v0000000002565630_0 .var "pattern", 0 11;
v00000000025656d0_0 .var "rst_init", 0 0;
E_00000000025697c0 .event negedge, v00000000025658b0_0;
E_0000000002569f80 .event posedge, v00000000025658b0_0;
TD_TB.bus_driver ;
    %delay 20, 0;
    %load/vec4 v00000000025656d0_0;
    %assign/vec4 v00000000025c3b90_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025c3b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000025c1350_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000025c1350_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_00000000025697c0;
    %load/vec4 v0000000002565630_0;
    %pushi/vec4 11, 0, 34;
    %load/vec4 v00000000025c1350_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %assign/vec4 v00000000025c26f0_0, 0;
    %wait E_0000000002569f80;
    %load/vec4 v00000000025c1350_0;
    %cmpi/s 11, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000025c3870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 72 "$display", "FAIL: expected output==0 before 12 cycles" {0 0 0};
T_0.2 ;
    %load/vec4 v00000000025c1350_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000025c1350_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %wait E_00000000025697c0;
    %load/vec4 v0000000002565590_0;
    %load/vec4 v00000000025c3870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000000002565590_0;
    %nor/r;
    %load/vec4 v00000000025c3870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.4, 9;
    %vpi_call 2 78 "$display", "PASS" {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000000002565590_0;
    %load/vec4 v00000000025c3870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 79 "$display", "FAIL: expected out==1 @correct sequence" {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0000000002565590_0;
    %nor/r;
    %load/vec4 v00000000025c3870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 80 "$display", "FAIL: expected out==0 @wrong sequence" {0 0 0};
T_0.8 ;
T_0.7 ;
T_0.5 ;
    %end;
S_0000000002562630 .scope module, "clk_generator" "CLK_GEN" 2 55, 2 19 0, S_00000000025615d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
P_0000000002569880 .param/l "CLK_PERIOD" 0 2 20, +C4<00000000000000000000000000001010>;
v00000000025658b0_0 .var "clk", 0 0;
S_0000000000d1d7d0 .scope module, "dut" "SEQ_DETECTOR" 2 48, 3 1 0, S_00000000025615d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "seq"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "clear"
L_00000000025c4480 .functor NOT 1, v00000000025c1990_0, C4<0>, C4<0>, C4<0>;
L_00000000025c4720 .functor NOT 1, v00000000025c1e90_0, C4<0>, C4<0>, C4<0>;
L_00000000025c4640 .functor NOT 1, v00000000025c0db0_0, C4<0>, C4<0>, C4<0>;
L_00000000025c49c0 .functor NOT 1, v00000000025c01d0_0, C4<0>, C4<0>, C4<0>;
L_00000000025c46b0 .functor NOT 1, v00000000025c26f0_0, C4<0>, C4<0>, C4<0>;
L_00000000025c4a30 .functor AND 1, v00000000025c26f0_0, v00000000025c1e90_0, v00000000025c0db0_0, v00000000025c01d0_0;
L_00000000025c44f0 .functor AND 1, L_00000000025c46b0, v00000000025c1990_0, L_00000000025c4720, L_00000000025c49c0;
L_00000000025c4950 .functor AND 1, v00000000025c1990_0, v00000000025c01d0_0, C4<1>, C4<1>;
L_00000000025c4790 .functor OR 1, L_00000000025c4a30, L_00000000025c44f0, L_00000000025c4950, C4<0>;
L_00000000025c48e0/0/0 .functor AND 1, v00000000025c26f0_0, v00000000025c1990_0, L_00000000025c4720, L_00000000025c4640;
L_00000000025c48e0/0/4 .functor AND 1, L_00000000025c49c0, C4<1>, C4<1>, C4<1>;
L_00000000025c48e0 .functor AND 1, L_00000000025c48e0/0/0, L_00000000025c48e0/0/4, C4<1>, C4<1>;
L_00000000025c4aa0 .functor AND 1, L_00000000025c46b0, L_00000000025c4480, v00000000025c1e90_0, L_00000000025c4640;
L_00000000025c4b10 .functor AND 1, v00000000025c26f0_0, L_00000000025c4720, v00000000025c0db0_0, v00000000025c01d0_0;
L_00000000025c45d0 .functor AND 1, v00000000025c26f0_0, v00000000025c1e90_0, v00000000025c0db0_0, L_00000000025c49c0;
L_00000000025c4800 .functor OR 1, L_00000000025c48e0, L_00000000025c4aa0, L_00000000025c4b10, L_00000000025c45d0;
L_00000000025c4560 .functor AND 1, v00000000025c1990_0, v00000000025c0db0_0, L_00000000025c49c0, C4<1>;
L_00000000025c4870 .functor AND 1, v00000000025c1e90_0, L_00000000025c4640, v00000000025c01d0_0, C4<1>;
L_00000000025c4b80 .functor AND 1, v00000000025c26f0_0, v00000000025c0db0_0, L_00000000025c49c0, C4<1>;
L_00000000025c7100 .functor AND 1, v00000000025c26f0_0, L_00000000025c4640, v00000000025c01d0_0, C4<1>;
L_00000000025c7330 .functor OR 1, L_00000000025c4560, L_00000000025c4870, L_00000000025c4b80, L_00000000025c7100;
L_00000000025c7410 .functor AND 1, v00000000025c0db0_0, L_00000000025c49c0, C4<1>, C4<1>;
L_00000000025c7560 .functor AND 1, L_00000000025c46b0, v00000000025c0db0_0, C4<1>, C4<1>;
L_00000000025c7170 .functor AND 1, L_00000000025c46b0, L_00000000025c49c0, C4<1>, C4<1>;
L_00000000025c75d0 .functor AND 1, L_00000000025c46b0, L_00000000025c4720, C4<1>, C4<1>;
L_00000000025c7720 .functor OR 1, L_00000000025c7410, L_00000000025c7560, L_00000000025c7170, L_00000000025c75d0;
L_00000000025c6e60 .functor AND 1, v00000000025c1990_0, v00000000025c1e90_0, C4<1>, C4<1>;
v00000000025c0a90_0 .net "T1", 0 0, L_00000000025c4790;  1 drivers
v00000000025c1a30_0 .net "T2", 0 0, L_00000000025c4800;  1 drivers
v00000000025c12b0_0 .net "T3", 0 0, L_00000000025c7330;  1 drivers
v00000000025c03b0_0 .net "T4", 0 0, L_00000000025c7720;  1 drivers
v00000000025c1850_0 .net "clear", 0 0, v00000000025c3b90_0;  1 drivers
v00000000025c0810_0 .net "clk", 0 0, v00000000025658b0_0;  alias, 1 drivers
v00000000025c0590_0 .net "out", 0 0, L_00000000025c6e60;  alias, 1 drivers
v00000000025c1710_0 .net "seq", 0 0, v00000000025c26f0_0;  1 drivers
v00000000025c0bd0_0 .net "w1", 0 0, L_00000000025c4a30;  1 drivers
v00000000025c10d0_0 .net "w10", 0 0, L_00000000025c4b80;  1 drivers
v00000000025c1670_0 .net "w11", 0 0, L_00000000025c7100;  1 drivers
v00000000025c1df0_0 .net "w12", 0 0, L_00000000025c7410;  1 drivers
v00000000025c0450_0 .net "w13", 0 0, L_00000000025c7560;  1 drivers
v00000000025c1c10_0 .net "w14", 0 0, L_00000000025c7170;  1 drivers
v00000000025c04f0_0 .net "w15", 0 0, L_00000000025c75d0;  1 drivers
v00000000025c18f0_0 .net "w2", 0 0, L_00000000025c44f0;  1 drivers
v00000000025c0630_0 .net "w3", 0 0, L_00000000025c4950;  1 drivers
v00000000025c0770_0 .net "w4", 0 0, L_00000000025c48e0;  1 drivers
v00000000025c1ad0_0 .net "w5", 0 0, L_00000000025c4aa0;  1 drivers
v00000000025c15d0_0 .net "w6", 0 0, L_00000000025c4b10;  1 drivers
v00000000025c08b0_0 .net "w7", 0 0, L_00000000025c45d0;  1 drivers
v00000000025c1b70_0 .net "w8", 0 0, L_00000000025c4560;  1 drivers
v00000000025c1d50_0 .net "w9", 0 0, L_00000000025c4870;  1 drivers
v00000000025c1170_0 .net "y1", 0 0, v00000000025c1990_0;  1 drivers
v00000000025c0950_0 .net "y11", 0 0, L_00000000025c4480;  1 drivers
v00000000025c17b0_0 .net "y2", 0 0, v00000000025c1e90_0;  1 drivers
v00000000025c09f0_0 .net "y22", 0 0, L_00000000025c4720;  1 drivers
v00000000025c0c70_0 .net "y3", 0 0, v00000000025c0db0_0;  1 drivers
v00000000025c1cb0_0 .net "y33", 0 0, L_00000000025c4640;  1 drivers
v00000000025c0d10_0 .net "y4", 0 0, v00000000025c01d0_0;  1 drivers
v00000000025c1f30_0 .net "y44", 0 0, L_00000000025c49c0;  1 drivers
v00000000025c0b30_0 .net "y5", 0 0, L_00000000025c46b0;  1 drivers
S_0000000000d1d950 .scope module, "dff1" "dff" 3 2, 4 1 0, S_0000000000d1d7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025c0270_0 .net "clk", 0 0, v00000000025658b0_0;  alias, 1 drivers
v00000000025c1fd0_0 .net "d", 0 0, L_00000000025c4790;  alias, 1 drivers
v00000000025c1990_0 .var "q", 0 0;
v00000000025c0e50_0 .net "reset", 0 0, v00000000025c3b90_0;  alias, 1 drivers
E_00000000025690c0 .event posedge, v00000000025c0e50_0, v00000000025658b0_0;
S_0000000002549610 .scope module, "dff2" "dff" 3 3, 4 1 0, S_0000000000d1d7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025c13f0_0 .net "clk", 0 0, v00000000025658b0_0;  alias, 1 drivers
v00000000025c1490_0 .net "d", 0 0, L_00000000025c4800;  alias, 1 drivers
v00000000025c1e90_0 .var "q", 0 0;
v00000000025c0310_0 .net "reset", 0 0, v00000000025c3b90_0;  alias, 1 drivers
S_0000000002549790 .scope module, "dff3" "dff" 3 4, 4 1 0, S_0000000000d1d7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025c1030_0 .net "clk", 0 0, v00000000025658b0_0;  alias, 1 drivers
v00000000025c0ef0_0 .net "d", 0 0, L_00000000025c7330;  alias, 1 drivers
v00000000025c0db0_0 .var "q", 0 0;
v00000000025c1530_0 .net "reset", 0 0, v00000000025c3b90_0;  alias, 1 drivers
S_00000000025c2190 .scope module, "dff4" "dff" 3 5, 4 1 0, S_0000000000d1d7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000025c2070_0 .net "clk", 0 0, v00000000025658b0_0;  alias, 1 drivers
v00000000025c0f90_0 .net "d", 0 0, L_00000000025c7720;  alias, 1 drivers
v00000000025c01d0_0 .var "q", 0 0;
v00000000025c06d0_0 .net "reset", 0 0, v00000000025c3b90_0;  alias, 1 drivers
    .scope S_0000000000d1d950;
T_1 ;
    %wait E_00000000025690c0;
    %load/vec4 v00000000025c0e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025c1990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000025c1fd0_0;
    %assign/vec4 v00000000025c1990_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002549610;
T_2 ;
    %wait E_00000000025690c0;
    %load/vec4 v00000000025c0310_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025c1e90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000025c1490_0;
    %assign/vec4 v00000000025c1e90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002549790;
T_3 ;
    %wait E_00000000025690c0;
    %load/vec4 v00000000025c1530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025c0db0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000025c0ef0_0;
    %assign/vec4 v00000000025c0db0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000025c2190;
T_4 ;
    %wait E_00000000025690c0;
    %load/vec4 v00000000025c06d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025c01d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000025c0f90_0;
    %assign/vec4 v00000000025c01d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000002562630;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025658b0_0, 0;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000000025658b0_0;
    %inv;
    %assign/vec4 v00000000025658b0_0, 0;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000000025615d0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000025c1350_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000000025615d0;
T_7 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000025c2650_0, 0, 12;
    %end;
    .thread T_7;
    .scope S_00000000025615d0;
T_8 ;
    %vpi_call 2 88 "$display", "Testing: %d", 12'b011100110101 {0 0 0};
    %pushi/vec4 3690, 0, 12;
    %store/vec4 v0000000002565630_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002565590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000025656d0_0, 0, 1;
    %fork TD_TB.bus_driver, S_00000000025624b0;
    %join;
    %pushi/vec4 1845, 0, 12;
    %store/vec4 v0000000002565630_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002565590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025656d0_0, 0, 1;
    %fork TD_TB.bus_driver, S_00000000025624b0;
    %join;
    %pushi/vec4 922, 0, 12;
    %store/vec4 v0000000002565630_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002565590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025656d0_0, 0, 1;
    %fork TD_TB.bus_driver, S_00000000025624b0;
    %join;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_validator.v";
    "C:\Users\yousefmaw\Desktop\ass4\submissions\submissions\23735\seq_23735.v";
    "dff.v";
