// Seed: 844025468
module module_0;
  wor  id_2;
  wire id_3;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  logic id_1,
    input  logic id_2,
    output logic id_3
);
  logic id_5;
  assign {1, id_2, id_5} = id_5;
  logic id_6;
  always #1
    @(negedge id_6)
    fork
      id_6 = (1) * 1;
      id_3 <= 1;
      #1 id_6 <= id_5;
    join_none
  always if (1) for (id_5 = 1; 1; id_6 = id_1) $display(1'h0, 1);
  wire id_7;
  module_0 modCall_1 ();
endmodule
