
*** Running vivado
    with args -log pid_vco_wrapper_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_wrapper_processing_system7_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_wrapper_processing_system7_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1122.047 ; gain = 190.867 ; free physical = 1436 ; free virtual = 12418
INFO: [Synth 8-638] synthesizing module 'pid_vco_wrapper_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_processing_system7_0_0/synth/pid_vco_wrapper_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_wrapper_processing_system7_0_0' (5#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_processing_system7_0_0/synth/pid_vco_wrapper_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1162.516 ; gain = 231.336 ; free physical = 1312 ; free virtual = 12301
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1162.516 ; gain = 231.336 ; free physical = 1293 ; free virtual = 12289
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1426.215 ; gain = 0.000 ; free physical = 644 ; free virtual = 11682
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1426.215 ; gain = 495.035 ; free physical = 588 ; free virtual = 11635
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1426.215 ; gain = 495.035 ; free physical = 588 ; free virtual = 11635
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1426.215 ; gain = 495.035 ; free physical = 596 ; free virtual = 11635
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1426.215 ; gain = 495.035 ; free physical = 582 ; free virtual = 11627
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1434.223 ; gain = 503.043 ; free physical = 565 ; free virtual = 11610
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 1626.223 ; gain = 695.043 ; free physical = 1172 ; free virtual = 12229
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 1646.230 ; gain = 715.051 ; free physical = 1155 ; free virtual = 12204
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1654.238 ; gain = 723.059 ; free physical = 1028 ; free virtual = 12085
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 1654.238 ; gain = 723.059 ; free physical = 1579 ; free virtual = 12637
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 1654.238 ; gain = 723.059 ; free physical = 1579 ; free virtual = 12637
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 1654.238 ; gain = 723.059 ; free physical = 1579 ; free virtual = 12637
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 1654.238 ; gain = 723.059 ; free physical = 1579 ; free virtual = 12637
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 1654.238 ; gain = 723.059 ; free physical = 1579 ; free virtual = 12637
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 1654.238 ; gain = 723.059 ; free physical = 1579 ; free virtual = 12637

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     4|
|3     |LUT1  |   352|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 1654.238 ; gain = 723.059 ; free physical = 1579 ; free virtual = 12637
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 1666.238 ; gain = 628.773 ; free physical = 1316 ; free virtual = 12366
