// Seed: 4144045195
`define pp_2 0
module module_0 (
    input  logic   id_0,
    output supply0 id_1
);
  logic id_2;
  assign id_1[1] = id_0;
  logic id_3 = id_0;
  assign id_3 = (1);
  logic id_4;
  assign id_4 = id_4;
endmodule
