{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "b8c4ab7b",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "\n",
    "# 0000 00 00 00 00 00 00 00 00\n",
    "# LUT  0x 0y 1x 1y 2x 2y 3x 3y\n",
    "\n",
    "class Node:\n",
    "    \"\"\"x, y, function, input0x input0y, input1x, input1y, input2x, input2y, input3x, input3y\"\"\"\n",
    "    def __init__(self, x, y, function, input0x=None, input0y=None, input1x=None, input1y=None, input2x=None, input2y=None, input3x=None, input3y=None):\n",
    "        self.x = x\n",
    "        self.y = y\n",
    "        self.function = function\n",
    "        self.input0x = input0x\n",
    "        self.input0y = input0y\n",
    "        self.input1x = input1x\n",
    "        self.input1y = input1y\n",
    "        self.input2x = input2x\n",
    "        self.input2y = input2y\n",
    "        self.input3x = input3x\n",
    "        self.input3y = input3y\n",
    "    \n",
    "    def to_verilog(self):\n",
    "        def input_str(x, y):\n",
    "            if x is None or y is None:\n",
    "                return \"1'b0\"\n",
    "            elif self.x == 0:\n",
    "                return f\"in{y%10}\"\n",
    "            else:\n",
    "                return f\"x{x}_y{y}\"\n",
    "        # Adjust x coordinate based on FPGA physical layout\n",
    "        adjusted_x = self.x\n",
    "        if self.x < 5:\n",
    "            adjusted_x = self.x + 1\n",
    "        if 5 <= self.x < 18:\n",
    "            adjusted_x = self.x + 2\n",
    "        elif self.x >= 18:\n",
    "            adjusted_x = self.x + 3\n",
    "        \n",
    "        return f\"\"\"\n",
    "    (* keep, dont_touch *)\n",
    "    (* BEL = \"X{adjusted_x}/Y{int(self.y/8)+1}/lc{self.y%8}\" *)\n",
    "    SB_LUT4 #(\n",
    "        .LUT_INIT(16'b{bin(self.function)[2:].zfill(16)[::-1]})\n",
    "    ) lut_{self.x}_{self.y} (\n",
    "        .O(x{self.x}_y{self.y}),\n",
    "        .I0({input_str(self.input0x, self.input0y)}),\n",
    "        .I1({input_str(self.input1x, self.input1y)}),\n",
    "        .I2({input_str(self.input2x, self.input2y)}),\n",
    "        .I3({input_str(self.input3x, self.input3y)})\n",
    "    );\"\"\"\n",
    "\n",
    "    def mutate(self, lut_rate=0.01, input_rate=0.1, x_radius=2, y_radius=5, none_weight=0.25):\n",
    "        # Mutate the function with a certain probability\n",
    "        flip_mask = 0\n",
    "        for i in range(16):\n",
    "            if np.random.rand() < lut_rate:\n",
    "                flip_mask |= (1 << i)\n",
    "        self.function ^= flip_mask\n",
    "\n",
    "    def __repr__(self):\n",
    "        return self.__str__()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "aff727f8",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_verilog(genotype):\n",
    "    nodes = []\n",
    "    width = int(len(genotype) ** 0.5)\n",
    "    for i, gene in enumerate(genotype):\n",
    "        lut = gene & 0b11110000000000000000\n",
    "        x = i % width\n",
    "        y = i // width\n",
    "        \n",
    "        # Offsets\n",
    "        input0x = (gene >> 14) & 0b11 - 2\n",
    "        input0y = (gene >> 12) & 0b11 - 2\n",
    "        input1x = (gene >> 10) & 0b11 - 2\n",
    "        input1y = (gene >> 8) & 0b11 - 2\n",
    "        input2x = (gene >> 6) & 0b11 - 2\n",
    "        input2y = (gene >> 4) & 0b11 - 2\n",
    "        input3x = (gene >> 2) & 0b11 - 2\n",
    "        input3y = gene & 0b11 - 2\n",
    "\n",
    "        # Actual Values\n",
    "        input0x = x + input0x\n",
    "        input0y = y + input0y\n",
    "        input1x = x + input1x\n",
    "        input1y = y + input1y\n",
    "        input2x = x + input2x\n",
    "        input2y = y + input2y\n",
    "        input3x = x + input3x\n",
    "        input3y = y + input3y\n",
    "\n",
    "        nodes.append(Node(x, y, lut, input0x, input0y, input1x, input1y, input2x, input2y, input3x, input3y))\n",
    "        \n",
    "    \n",
    "    outputs = []\n",
    "    wires = []\n",
    "\n",
    "    for node in nodes:\n",
    "        if node.x == width - 1:\n",
    "            outputs.append(f\"x{node.x}_y{node.y}\")\n",
    "        else:\n",
    "            wires.append(f\"x{node.x}_y{node.y}\")\n",
    "            \n",
    "    inputs = [f\"in{i}\" for i in range(width)]\n",
    "    \n",
    "    outputs = [f\"x{width-1}_y{i}\" for i in range(width)]\n",
    "    \n",
    "    verilog_lines = []\n",
    "    verilog_lines.append(f\"module cgp_module (\")\n",
    "    \n",
    "    # Declare inputs and outputs\n",
    "    verilog_lines.append(\"    (* keep *) input \" + \", \".join(inputs) + \",\")\n",
    "    verilog_lines.append(\"    (* keep *) output \" + \", \".join(outputs) + \");\\n\")\n",
    "    verilog_lines.append(\"    (* keep *) wire \" + \", \".join(wires) + \";\\n\")\n",
    "    \n",
    "    # Instantiate each node\n",
    "    for node in nodes:\n",
    "        verilog_lines.append(node.to_verilog())\n",
    "    \n",
    "    verilog_lines.append(\"\\nendmodule\")\n",
    "    \n",
    "    return \"\\n\".join(verilog_lines)\n",
    "    \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "df076049",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "def synthesize_directory(directory):\n",
    "    for filename in os.listdir(directory):\n",
    "        if filename.endswith(\".v\"):\n",
    "            filepath = os.path.join(directory, filename)\n",
    "            output_filepath = os.path.join(directory, filename.replace(\".v\", \".rpt\"))\n",
    "            os.system(f\"yosys -p \\\"read_verilog -nopp -noopt {filepath}; hierarchy -top cgp_module; write_json {output_filepath}\\\"\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "d4e90424",
   "metadata": {},
   "outputs": [],
   "source": [
    "def pnr_directory(directory):\n",
    "    for filename in os.listdir(directory):\n",
    "        if filename.endswith(\".rpt\"):\n",
    "            filepath = os.path.join(directory, filename)\n",
    "            output_filepath = os.path.join(directory, filename.replace(\".rpt\", \".asc\"))\n",
    "            os.system(f\"nextpnr-ice40 --up5k --json {filepath} --asc {output_filepath}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "id": "bb26b4f0",
   "metadata": {},
   "outputs": [],
   "source": [
    "def make_population(size, genotype_length):\n",
    "    return [np.random.randint(0, 2**20, size=genotype_length, dtype=np.uint32) for _ in range(size)]\n",
    "\n",
    "def save_population_to_files(population, directory):\n",
    "    for i, ind in enumerate(population):\n",
    "        filename = f\"{directory}/individual_{i}.v\"\n",
    "        with open(filename, 'w') as f:\n",
    "            verilog_code = generate_verilog(ind)\n",
    "            f.write(verilog_code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "cdba2f2b",
   "metadata": {},
   "outputs": [],
   "source": [
    "def population_to_bitstream(population, directory):\n",
    "    save_population_to_files(population, directory)\n",
    "    synthesize_directory(directory)\n",
    "    pnr_directory(directory)\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "2647f3be",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n",
      "sh: yosys: command not found\n"
     ]
    }
   ],
   "source": [
    "pop = make_population(10, 64)\n",
    "population_to_bitstream(pop, \"./population\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
