<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2440</identifier><datestamp>2011-12-15T09:12:03Z</datestamp><dc:title>Highly robust nanoscale planar double-Gate MOSFET Device and SRAM cell immune to Gate-misalignment and process variations</dc:title><dc:creator>SACHID, AB</dc:creator><dc:creator>KULKARNI, GS</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:creator>SHARMA, DK</dc:creator><dc:creator>RAO, VR</dc:creator><dc:description>Gate misalignment and process variations are important challenges in sub-20 nm gate length planar double-gate (DG) MOSFET devices For the first time, we demonstrate a misalignment- and process variations-aware device optimization strategy for a DG-MOSFET Using underlaps and high-kappa offset-spacers, we show that the robustness of the device to gate misalignment and process variations can be improved. A standard 6T-SRAM cell designed using the optimized devices shows better read and hold static noise margins, and lower variations in SNM and leakage power compared to a conventional DG-MOSFET.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T17:36:39Z</dc:date><dc:date>2011-12-15T09:12:03Z</dc:date><dc:date>2011-10-25T17:36:39Z</dc:date><dc:date>2011-12-15T09:12:03Z</dc:date><dc:date>2009</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY,13-16</dc:identifier><dc:identifier>978-1-4244-3831-0</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15778</dc:identifier><dc:identifier>http://hdl.handle.net/100/2440</dc:identifier><dc:source>2nd International Workshop on Electron Devices and Semiconductor Technology,Bombay, INDIA,JUN 01-02, 2009</dc:source><dc:language>English</dc:language></oai_dc:dc>