vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa15_1/Jure.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa15_1/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Exercicios/Tarefa15_1/db/Jure.cbx.xml
design_name = hard_block
design_name = Jure
instance = comp, \VD~output\, VD~output, Jure, 1
instance = comp, \VM~output\, VM~output, Jure, 1
instance = comp, \j3~input\, j3~input, Jure, 1
instance = comp, \j2~input\, j2~input, Jure, 1
instance = comp, \j1~input\, j1~input, Jure, 1
instance = comp, \j0~input\, j0~input, Jure, 1
instance = comp, \VD~0\, VD~0, Jure, 1
instance = comp, \VM~0\, VM~0, Jure, 1
