<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="lzw_fpga" language="c" vlnv="xilinx.com:hls:lzw_fpga:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="1" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <arg name="input_r" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="char*"/>
      <arg name="input_size" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="output_code" addressQualifier="1" id="2" port="M_AXI_GMEM1" size="0x4" offset="0x24" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="output_size" addressQualifier="1" id="3" port="M_AXI_GMEM" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="output_r" addressQualifier="1" id="4" port="M_AXI_GMEM2" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x4" type="char*"/>
      <arg name="output_length" addressQualifier="1" id="5" port="M_AXI_GMEM" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
