$date
	Fri Nov 03 23:51:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module uart_transmitter_tb $end
$var wire 1 ! tx $end
$var reg 1 " clk $end
$var reg 8 # data [7:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 & data [7:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 1 ! tx $end
$var reg 5 ' transmit [4:0] $end
$var reg 9 ( tx_queue [8:0] $end
$var reg 1 ) tx_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
b111111111 (
b1001 '
bx &
0%
0$
bx #
0"
1!
$end
#1
b1000 '
1%
1"
#2
0"
#3
0%
b0 '
1"
#4
0"
#5
1"
#6
b10101010 #
b10101010 &
1$
0"
#7
b101010100 (
b1001 '
1"
#8
0$
0!
0)
0"
#9
b1000 '
b110101010 (
1"
#10
0"
#11
b111 '
b111010101 (
1"
#12
1!
1)
0"
#13
b110 '
b111101010 (
1"
#14
0!
0)
0"
#15
b101 '
b111110101 (
1"
#16
1!
1)
0"
#17
b100 '
b111111010 (
1"
#18
0!
0)
0"
#19
b11 '
b111111101 (
1"
#20
1!
1)
0"
#21
b10 '
b111111110 (
1"
#22
0!
0)
0"
#23
b1 '
b111111111 (
1"
#24
1!
1)
0"
#25
b0 '
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
b1011100 #
b1011100 &
1$
0"
#39
b10111000 (
b1001 '
1"
#40
0$
0!
0)
0"
#41
b1000 '
b101011100 (
1"
#42
0"
#43
b111 '
b110101110 (
1"
#44
0"
#45
b110 '
b111010111 (
1"
#46
1!
1)
0"
#47
b101 '
b111101011 (
1"
#48
0"
#49
b100 '
b111110101 (
1"
#50
0"
#51
b11 '
b111111010 (
1"
#52
0!
0)
0"
#53
b10 '
b111111101 (
1"
#54
1!
1)
0"
#55
b1 '
b111111110 (
1"
#56
0!
0)
0"
#57
b0 '
b111111111 (
1"
#58
1!
1)
0"
#59
1"
#60
0"
#61
1"
#62
0"
#63
1"
#64
0"
#65
1"
#66
0"
#67
1"
#68
0"
#69
1"
