// Seed: 1522931481
module module_0;
  assign id_1.id_1 = -1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_2;
  assign id_1 = -1;
  id_3();
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri  id_2,
    id_6,
    input  tri1 id_3,
    output wire id_4
);
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
  assign id_6 = 1;
endmodule
module module_2 ();
  assign id_1 = id_1#(
      .id_1(id_1),
      .id_1(1),
      .id_1(1),
      .id_1(-1 ^ -1),
      .id_1(-1),
      .id_1(1),
      .id_1(-1)
  );
  wire id_2;
endmodule
