--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Maquina_Expendedora.twx Maquina_Expendedora.ncd -o
Maquina_Expendedora.twr Maquina_Expendedora.pcf -ucf Patillaje.ucf

Design file:              Maquina_Expendedora.ncd
Physical constraint file: Maquina_Expendedora.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 901 paths analyzed, 109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.538ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_11/cuenta_17 (SLICE_X20Y32.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_3 (FF)
  Destination:          XLXI_11/cuenta_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.481ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.426 - 0.448)
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_3 to XLXI_11/cuenta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   XLXI_11/cuenta<3>
                                                       XLXI_11/cuenta_3
    SLICE_X21Y31.D2      net (fanout=2)        1.096   XLXI_11/cuenta<3>
    SLICE_X21Y31.D       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>2
    SLICE_X21Y31.B2      net (fanout=1)        0.438   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y32.SR      net (fanout=6)        0.566   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y32.CLK     Tsrck                 0.455   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_17
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.381ns logic, 2.100ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_9 (FF)
  Destination:          XLXI_11/cuenta_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_9 to XLXI_11/cuenta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.408   XLXI_11/cuenta<11>
                                                       XLXI_11/cuenta_9
    SLICE_X21Y31.C4      net (fanout=2)        0.629   XLXI_11/cuenta<9>
    SLICE_X21Y31.C       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B1      net (fanout=1)        0.731   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y32.SR      net (fanout=6)        0.566   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y32.CLK     Tsrck                 0.455   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_17
    -------------------------------------------------  ---------------------------
    Total                                      3.307ns (1.381ns logic, 1.926ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_18 (FF)
  Destination:          XLXI_11/cuenta_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.325ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_18 to XLXI_11/cuenta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.CQ      Tcko                  0.408   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_18
    SLICE_X21Y31.C1      net (fanout=2)        0.647   XLXI_11/cuenta<18>
    SLICE_X21Y31.C       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B1      net (fanout=1)        0.731   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y32.SR      net (fanout=6)        0.566   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y32.CLK     Tsrck                 0.455   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_17
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.381ns logic, 1.944ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_11/cuenta_16 (SLICE_X20Y32.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_3 (FF)
  Destination:          XLXI_11/cuenta_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.426 - 0.448)
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_3 to XLXI_11/cuenta_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   XLXI_11/cuenta<3>
                                                       XLXI_11/cuenta_3
    SLICE_X21Y31.D2      net (fanout=2)        1.096   XLXI_11/cuenta<3>
    SLICE_X21Y31.D       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>2
    SLICE_X21Y31.B2      net (fanout=1)        0.438   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y32.SR      net (fanout=6)        0.566   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y32.CLK     Tsrck                 0.444   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_16
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (1.370ns logic, 2.100ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_9 (FF)
  Destination:          XLXI_11/cuenta_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.296ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_9 to XLXI_11/cuenta_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.408   XLXI_11/cuenta<11>
                                                       XLXI_11/cuenta_9
    SLICE_X21Y31.C4      net (fanout=2)        0.629   XLXI_11/cuenta<9>
    SLICE_X21Y31.C       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B1      net (fanout=1)        0.731   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y32.SR      net (fanout=6)        0.566   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y32.CLK     Tsrck                 0.444   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_16
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (1.370ns logic, 1.926ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_18 (FF)
  Destination:          XLXI_11/cuenta_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_18 to XLXI_11/cuenta_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.CQ      Tcko                  0.408   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_18
    SLICE_X21Y31.C1      net (fanout=2)        0.647   XLXI_11/cuenta<18>
    SLICE_X21Y31.C       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B1      net (fanout=1)        0.731   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y32.SR      net (fanout=6)        0.566   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y32.CLK     Tsrck                 0.444   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_16
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (1.370ns logic, 1.944ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_11/cuenta_21 (SLICE_X20Y33.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_3 (FF)
  Destination:          XLXI_11/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.426 - 0.448)
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_3 to XLXI_11/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.408   XLXI_11/cuenta<3>
                                                       XLXI_11/cuenta_3
    SLICE_X21Y31.D2      net (fanout=2)        1.096   XLXI_11/cuenta<3>
    SLICE_X21Y31.D       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>2
    SLICE_X21Y31.B2      net (fanout=1)        0.438   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y33.SR      net (fanout=6)        0.542   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y33.CLK     Tsrck                 0.455   XLXI_11/cuenta<23>
                                                       XLXI_11/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.381ns logic, 2.076ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_18 (FF)
  Destination:          XLXI_11/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_18 to XLXI_11/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.CQ      Tcko                  0.408   XLXI_11/cuenta<19>
                                                       XLXI_11/cuenta_18
    SLICE_X21Y31.C1      net (fanout=2)        0.647   XLXI_11/cuenta<18>
    SLICE_X21Y31.C       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B1      net (fanout=1)        0.731   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y33.SR      net (fanout=6)        0.542   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y33.CLK     Tsrck                 0.455   XLXI_11/cuenta<23>
                                                       XLXI_11/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.381ns logic, 1.920ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cuenta_9 (FF)
  Destination:          XLXI_11/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.426 - 0.451)
  Source Clock:         reloj_BUFGP rising at 0.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_11/cuenta_9 to XLXI_11/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.408   XLXI_11/cuenta<11>
                                                       XLXI_11/cuenta_9
    SLICE_X21Y31.C4      net (fanout=2)        0.629   XLXI_11/cuenta<9>
    SLICE_X21Y31.C       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
    SLICE_X21Y31.B1      net (fanout=1)        0.731   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>
    SLICE_X21Y31.B       Tilo                  0.259   XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>1
                                                       XLXI_11/GND_17_o_GND_17_o_equal_2_o<23>5
    SLICE_X20Y33.SR      net (fanout=6)        0.542   XLXI_11/GND_17_o_GND_17_o_equal_2_o
    SLICE_X20Y33.CLK     Tsrck                 0.455   XLXI_11/cuenta<23>
                                                       XLXI_11/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.381ns logic, 1.902ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_11/cuenta_23 (SLICE_X20Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_11/cuenta_23 (FF)
  Destination:          XLXI_11/cuenta_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         reloj_BUFGP rising at 10.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_11/cuenta_23 to XLXI_11/cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.DQ      Tcko                  0.200   XLXI_11/cuenta<23>
                                                       XLXI_11/cuenta_23
    SLICE_X20Y33.D6      net (fanout=2)        0.026   XLXI_11/cuenta<23>
    SLICE_X20Y33.CLK     Tah         (-Th)    -0.237   XLXI_11/cuenta<23>
                                                       XLXI_11/cuenta<23>_rt
                                                       XLXI_11/Mcount_cuenta_xor<23>
                                                       XLXI_11/cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_11/cuenta_5 (SLICE_X20Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_11/cuenta_5 (FF)
  Destination:          XLXI_11/cuenta_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         reloj_BUFGP rising at 10.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_11/cuenta_5 to XLXI_11/cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.200   XLXI_11/cuenta<7>
                                                       XLXI_11/cuenta_5
    SLICE_X20Y29.B5      net (fanout=2)        0.075   XLXI_11/cuenta<5>
    SLICE_X20Y29.CLK     Tah         (-Th)    -0.234   XLXI_11/cuenta<7>
                                                       XLXI_11/cuenta<5>_rt
                                                       XLXI_11/Mcount_cuenta_cy<7>
                                                       XLXI_11/cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_11/cuenta_9 (SLICE_X20Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_11/cuenta_9 (FF)
  Destination:          XLXI_11/cuenta_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         reloj_BUFGP rising at 10.000ns
  Destination Clock:    reloj_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_11/cuenta_9 to XLXI_11/cuenta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.200   XLXI_11/cuenta<11>
                                                       XLXI_11/cuenta_9
    SLICE_X20Y30.B5      net (fanout=2)        0.075   XLXI_11/cuenta<9>
    SLICE_X20Y30.CLK     Tah         (-Th)    -0.234   XLXI_11/cuenta<11>
                                                       XLXI_11/cuenta<9>_rt
                                                       XLXI_11/Mcount_cuenta_cy<11>
                                                       XLXI_11/cuenta_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: reloj_BUFGP/BUFG/I0
  Logical resource: reloj_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: reloj_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_11/cuenta<3>/CLK
  Logical resource: XLXI_11/cuenta_0/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: reloj_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_11/cuenta<3>/CLK
  Logical resource: XLXI_11/cuenta_1/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: reloj_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock reloj
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
reloj          |    3.538|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 901 paths, 0 nets, and 72 connections

Design statistics:
   Minimum period:   3.538ns{1}   (Maximum frequency: 282.646MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 13 12:33:04 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



