// Seed: 3170878529
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  wor   id_3,
    output tri1  id_4,
    output uwire id_5,
    input  tri0  id_6,
    output wor   id_7
);
  logic id_9 = (1 == -1);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  assign id_4 = -1 ? id_1 * id_2 : -1;
  wand id_6;
  wor  id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_4,
      id_4,
      id_1,
      id_4
  );
  assign id_4 = {-1, 1} == id_0 + -1'b0;
  assign id_6 = -1;
  assign id_7 = 1;
  assign id_4 = -1 || id_7 || 1;
endmodule
