{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606469546072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606469546072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 17:32:21 2020 " "Processing started: Fri Nov 27 17:32:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606469546072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469546072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_cpld -c top_cpld " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_cpld -c top_cpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469546072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606469546537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606469546537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/106/ep4ce6/source/ps2_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /106/ep4ce6/source/ps2_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_bus " "Found entity 1: ps2_bus" {  } { { "../source/ps2_bus.v" "" { Text "D:/106/EP4CE6/source/ps2_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606469553100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469553100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/106/ep4ce6/source/keyboard_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file /106/ep4ce6/source/keyboard_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_ps2 " "Found entity 1: keyboard_ps2" {  } { { "../source/keyboard_ps2.v" "" { Text "D:/106/EP4CE6/source/keyboard_ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606469553100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469553100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START ps2_tx.v(2) " "Verilog HDL Declaration information at ps2_tx.v(2): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../source/ps2_tx.v" "" { Text "D:/106/EP4CE6/source/ps2_tx.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606469553100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/106/ep4ce6/source/ps2_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /106/ep4ce6/source/ps2_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_tx " "Found entity 1: ps2_tx" {  } { { "../source/ps2_tx.v" "" { Text "D:/106/EP4CE6/source/ps2_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606469553100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469553100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START ps2_rx.v(2) " "Verilog HDL Declaration information at ps2_rx.v(2): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../source/ps2_rx.v" "" { Text "D:/106/EP4CE6/source/ps2_rx.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606469553115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/106/ep4ce6/source/ps2_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /106/ep4ce6/source/ps2_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "../source/ps2_rx.v" "" { Text "D:/106/EP4CE6/source/ps2_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606469553115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469553115 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../source/ps2_keyboard.v " "Can't analyze file -- file ../source/ps2_keyboard.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606469553115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/106/ep4ce6/source/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /106/ep4ce6/source/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "../source/divider.v" "" { Text "D:/106/EP4CE6/source/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606469553115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469553115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/106/ep4ce6/source/top_cpld.v 1 1 " "Found 1 design units, including 1 entities, in source file /106/ep4ce6/source/top_cpld.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpld " "Found entity 1: top_cpld" {  } { { "../source/top_cpld.v" "" { Text "D:/106/EP4CE6/source/top_cpld.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606469553115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469553115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/106/ep4ce6/source/key_jitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /106/ep4ce6/source/key_jitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_jitter " "Found entity 1: key_jitter" {  } { { "../source/key_jitter.v" "" { Text "D:/106/EP4CE6/source/key_jitter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606469553115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469553115 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_cpld.v(66) " "Verilog HDL Instantiation warning at top_cpld.v(66): instance has no name" {  } { { "../source/top_cpld.v" "" { Text "D:/106/EP4CE6/source/top_cpld.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606469553115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_cpld " "Elaborating entity \"top_cpld\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606469553147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_jitter key_jitter:key_jitter_inst " "Elaborating entity \"key_jitter\" for hierarchy \"key_jitter:key_jitter_inst\"" {  } { { "../source/top_cpld.v" "key_jitter_inst" { Text "D:/106/EP4CE6/source/top_cpld.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606469553178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_ps2 keyboard_ps2:comb_203 " "Elaborating entity \"keyboard_ps2\" for hierarchy \"keyboard_ps2:comb_203\"" {  } { { "../source/top_cpld.v" "comb_203" { Text "D:/106/EP4CE6/source/top_cpld.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606469553178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_state keyboard_ps2.v(26) " "Verilog HDL or VHDL warning at keyboard_ps2.v(26): object \"curr_state\" assigned a value but never read" {  } { { "../source/keyboard_ps2.v" "" { Text "D:/106/EP4CE6/source/keyboard_ps2.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606469553178 "|top_cpld|keyboard_ps2:comb_203"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "next_state keyboard_ps2.v(26) " "Verilog HDL warning at keyboard_ps2.v(26): object next_state used but never assigned" {  } { { "../source/keyboard_ps2.v" "" { Text "D:/106/EP4CE6/source/keyboard_ps2.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1606469553178 "|top_cpld|keyboard_ps2:comb_203"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "num_lock keyboard_ps2.v(3) " "Output port \"num_lock\" at keyboard_ps2.v(3) has no driver" {  } { { "../source/keyboard_ps2.v" "" { Text "D:/106/EP4CE6/source/keyboard_ps2.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606469553178 "|top_cpld|keyboard_ps2:comb_203"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scroll_lock keyboard_ps2.v(3) " "Output port \"scroll_lock\" at keyboard_ps2.v(3) has no driver" {  } { { "../source/keyboard_ps2.v" "" { Text "D:/106/EP4CE6/source/keyboard_ps2.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606469553178 "|top_cpld|keyboard_ps2:comb_203"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "caps_lock keyboard_ps2.v(3) " "Output port \"caps_lock\" at keyboard_ps2.v(3) has no driver" {  } { { "../source/keyboard_ps2.v" "" { Text "D:/106/EP4CE6/source/keyboard_ps2.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606469553178 "|top_cpld|keyboard_ps2:comb_203"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider keyboard_ps2:comb_203\|divider:clk_gen " "Elaborating entity \"divider\" for hierarchy \"keyboard_ps2:comb_203\|divider:clk_gen\"" {  } { { "../source/keyboard_ps2.v" "clk_gen" { Text "D:/106/EP4CE6/source/keyboard_ps2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606469553193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_bus keyboard_ps2:comb_203\|ps2_bus:ps2_bus " "Elaborating entity \"ps2_bus\" for hierarchy \"keyboard_ps2:comb_203\|ps2_bus:ps2_bus\"" {  } { { "../source/keyboard_ps2.v" "ps2_bus" { Text "D:/106/EP4CE6/source/keyboard_ps2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606469553193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_bus.v(107) " "Verilog HDL assignment warning at ps2_bus.v(107): truncated value with size 32 to match size of target (8)" {  } { { "../source/ps2_bus.v" "" { Text "D:/106/EP4CE6/source/ps2_bus.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606469553193 "|top_cpld|keyboard_ps2:comb_203|ps2_bus:ps2_bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_tx keyboard_ps2:comb_203\|ps2_bus:ps2_bus\|ps2_tx:transmitter " "Elaborating entity \"ps2_tx\" for hierarchy \"keyboard_ps2:comb_203\|ps2_bus:ps2_bus\|ps2_tx:transmitter\"" {  } { { "../source/ps2_bus.v" "transmitter" { Text "D:/106/EP4CE6/source/ps2_bus.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606469553209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ps2_tx.v(75) " "Verilog HDL assignment warning at ps2_tx.v(75): truncated value with size 32 to match size of target (2)" {  } { { "../source/ps2_tx.v" "" { Text "D:/106/EP4CE6/source/ps2_tx.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606469553209 "|top_cpld|keyboard_ps2:comb_203|ps2_bus:ps2_bus|ps2_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_tx.v(84) " "Verilog HDL assignment warning at ps2_tx.v(84): truncated value with size 32 to match size of target (3)" {  } { { "../source/ps2_tx.v" "" { Text "D:/106/EP4CE6/source/ps2_tx.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606469553209 "|top_cpld|keyboard_ps2:comb_203|ps2_bus:ps2_bus|ps2_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rx keyboard_ps2:comb_203\|ps2_bus:ps2_bus\|ps2_rx:receiver " "Elaborating entity \"ps2_rx\" for hierarchy \"keyboard_ps2:comb_203\|ps2_bus:ps2_bus\|ps2_rx:receiver\"" {  } { { "../source/ps2_bus.v" "receiver" { Text "D:/106/EP4CE6/source/ps2_bus.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606469553225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ps2_rx.v(56) " "Verilog HDL assignment warning at ps2_rx.v(56): truncated value with size 32 to match size of target (2)" {  } { { "../source/ps2_rx.v" "" { Text "D:/106/EP4CE6/source/ps2_rx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606469553225 "|top_cpld|keyboard_ps2:comb_203|ps2_bus:ps2_bus|ps2_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_rx.v(65) " "Verilog HDL assignment warning at ps2_rx.v(65): truncated value with size 32 to match size of target (3)" {  } { { "../source/ps2_rx.v" "" { Text "D:/106/EP4CE6/source/ps2_rx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606469553225 "|top_cpld|keyboard_ps2:comb_203|ps2_bus:ps2_bus|ps2_rx:receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ps2_rx.v(81) " "Verilog HDL Case Statement information at ps2_rx.v(81): all case item expressions in this case statement are onehot" {  } { { "../source/ps2_rx.v" "" { Text "D:/106/EP4CE6/source/ps2_rx.v" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606469553225 "|top_cpld|keyboard_ps2:comb_203|ps2_bus:ps2_bus|ps2_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_rx.v(94) " "Verilog HDL assignment warning at ps2_rx.v(94): truncated value with size 32 to match size of target (8)" {  } { { "../source/ps2_rx.v" "" { Text "D:/106/EP4CE6/source/ps2_rx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606469553225 "|top_cpld|keyboard_ps2:comb_203|ps2_bus:ps2_bus|ps2_rx:receiver"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606469553600 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "keyboard_ps2:comb_203\|ps2_bus:ps2_bus\|ps2_tx:transmitter\|PS2_CLK PS2_CLK " "Removed fan-out from the always-disabled I/O buffer \"keyboard_ps2:comb_203\|ps2_bus:ps2_bus\|ps2_tx:transmitter\|PS2_CLK\" to the node \"PS2_CLK\"" {  } { { "../source/ps2_tx.v" "" { Text "D:/106/EP4CE6/source/ps2_tx.v" 6 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1606469553615 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "keyboard_ps2:comb_203\|ps2_bus:ps2_bus\|ps2_tx:transmitter\|PS2_DAT PS2_DAT " "Removed fan-out from the always-disabled I/O buffer \"keyboard_ps2:comb_203\|ps2_bus:ps2_bus\|ps2_tx:transmitter\|PS2_DAT\" to the node \"PS2_DAT\"" {  } { { "../source/ps2_tx.v" "" { Text "D:/106/EP4CE6/source/ps2_tx.v" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1606469553615 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1606469553615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606469553678 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606469553928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/106/EP4CE6/project/output_files/top_cpld.map.smsg " "Generated suppressed messages file D:/106/EP4CE6/project/output_files/top_cpld.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469553943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606469554053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606469554053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606469554146 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606469554146 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606469554146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606469554146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606469554146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606469554178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 17:32:34 2020 " "Processing ended: Fri Nov 27 17:32:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606469554178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606469554178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606469554178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606469554178 ""}
