#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 21 09:21:13 2020
# Process ID: 4740
# Current directory: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8292 C:\Users\marku\Documents\EE2026\Lab\Post_Lab_3\Post_Lab_3.xpr
# Log file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/vivado.log
# Journal file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/marku/Documents/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 827.547 ; gain = 89.355
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 917.707 ; gain = 77.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:92]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 976.141 ; gain = 136.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 976.141 ; gain = 136.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 976.141 ; gain = 136.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pSignal'. [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pSignal'. [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 1320.719 ; gain = 480.590
15 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1320.719 ; gain = 480.590
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 09:30:46 2020...
