module PIPO(
    input clk,       
    input ctrl,      
    input [3:0] data_in, 
    output reg [3:0] data_out
);

always @(posedge clk) 
begin
    if (ctrl) 
	begin
        data_out <= data_in;
    end
end

endmodule
