
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `PCIE_trans.v' to AST representation.
Generating RTLIL representation for module `\dual_port_memory'.
Generating RTLIL representation for module `\fifo'.
Generating RTLIL representation for module `\fsmControl'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\Demux_D0_D1'.
Generating RTLIL representation for module `\demux'.
Generating RTLIL representation for module `\PCIE_trans'.
Warning: Identifier `\Fifo_Data_out_VC0' is implicitly declared at PCIE_trans.v:79.
Warning: Identifier `\Almost_Empty_VC0' is implicitly declared at PCIE_trans.v:80.
Warning: Identifier `\Almost_Full_VC0' is implicitly declared at PCIE_trans.v:81.
Warning: Identifier `\Fifo_Full_VC0' is implicitly declared at PCIE_trans.v:85.
Warning: Identifier `\Error_Fifo_VC0' is implicitly declared at PCIE_trans.v:86.
Warning: Identifier `\Fifo_Data_out_VC1' is implicitly declared at PCIE_trans.v:93.
Warning: Identifier `\Almost_Empty_VC1' is implicitly declared at PCIE_trans.v:94.
Warning: Identifier `\Almost_Full_VC1' is implicitly declared at PCIE_trans.v:95.
Warning: Identifier `\Fifo_Full_VC1' is implicitly declared at PCIE_trans.v:99.
Warning: Identifier `\Error_Fifo_VC1' is implicitly declared at PCIE_trans.v:100.
Warning: Identifier `\push_D0' is implicitly declared at PCIE_trans.v:117.
Warning: Identifier `\push_D1' is implicitly declared at PCIE_trans.v:118.
Warning: Identifier `\FIFO_error' is implicitly declared at PCIE_trans.v:156.
Warning: Identifier `\FIFO_empty' is implicitly declared at PCIE_trans.v:157.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     \fifo
Used module:         \dual_port_memory
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     \demux

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Generating RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Found cached RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \ADDR_WIDTH = 16
Generating RTLIL representation for module `$paramod\fifo\N=4\ADDR_WIDTH=16'.

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \ADDR_WIDTH = 16
Found cached RTLIL representation for module `$paramod\fifo\N=4\ADDR_WIDTH=16'.

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Found cached RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.8. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Used module:         \dual_port_memory
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\ADDR_WIDTH=16
Used module:     \demux

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.11. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\ADDR_WIDTH=16
Used module:     \demux

2.12. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\ADDR_WIDTH=16
Used module:     \demux
Removing unused module `\fifo'.
Removing unused module `\dual_port_memory'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:304$134'.
Found and cleaned up 4 empty switches in `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:304$97'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
Cleaned up 9 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$72'.
     1/2: $1\oDataOut[5:0]
     2/2: $0\oDataOut[5:0]
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$68'.
     1/3: $0$memwr$\Ram$dual_port_memory.v:18$67_EN[5:0]$71
     2/3: $0$memwr$\Ram$dual_port_memory.v:18$67_DATA[5:0]$70
     3/3: $0$memwr$\Ram$dual_port_memory.v:18$67_ADDR[1:0]$69
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:182$57'.
     1/3: $0\pop_vc1[0:0]
     2/3: $0\pop_vc0[0:0]
     3/3: $0\pausaD0D1[0:0]
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:164$52'.
     1/1: $0\pop[0:0]
Creating decoders for process `\demux.$proc$demux.v:33$46'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\demux.$proc$demux.v:24$44'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$38'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$36'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\mux.$proc$mux.v:23$31'.
     1/2: $0\valid_out[0:0]
     2/2: $0\dataout[5:0]
Creating decoders for process `\mux.$proc$mux.v:14$28'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\fsmControl.$proc$fsm_Control.v:40$18'.
     1/6: $0\nxt_state[4:0]
     2/6: $0\state[4:0]
     3/6: $0\error_out[0:0]
     4/6: $0\idle_out[0:0]
     5/6: $0\active_out[0:0]
     6/6: $0\Umbrales_I[13:0]
Creating decoders for process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:304$134'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
     1/9: $0\num_mem[4:0]
     2/9: $0\rd_ptr[3:0]
     3/9: $0\wr_ptr[3:0]
     4/9: $0\Umbral[4:0]
     5/9: $0\Pausa[0:0]
     6/9: $0\Fifo_Full[0:0]
     7/9: $0\Fifo_Empty[0:0]
     8/9: $0\Almost_Full[0:0]
     9/9: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:304$97'.
     1/1: $1\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
     1/10: $0\num_mem[2:0]
     2/10: $0\rd_ptr[1:0]
     3/10: $0\wr_ptr[1:0]
     4/10: $0\Error_Fifo[0:0]
     5/10: $0\Umbral[2:0]
     6/10: $0\Pausa[0:0]
     7/10: $0\Fifo_Full[0:0]
     8/10: $0\Fifo_Empty[0:0]
     9/10: $0\Almost_Full[0:0]
    10/10: $0\Almost_Empty[0:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.\oDataOut' from process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$72'.
No latch inferred for signal `\demux.\selectorL1' from process `\demux.$proc$demux.v:24$44'.
No latch inferred for signal `\Demux_D0_D1.\selectorL1' from process `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$36'.
No latch inferred for signal `\mux.\selectorL1' from process `\mux.$proc$mux.v:14$28'.

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$67_ADDR' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$68'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$67_DATA' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$68'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$67_EN' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$68'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\PCIE_trans.\pausaD0D1' using process `\PCIE_trans.$proc$PCIE_trans.v:182$57'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\PCIE_trans.\pop_vc0' using process `\PCIE_trans.$proc$PCIE_trans.v:182$57'.
  created $dff cell `$procdff$1057' with positive edge clock.
Creating register for signal `\PCIE_trans.\pop_vc1' using process `\PCIE_trans.$proc$PCIE_trans.v:182$57'.
  created $dff cell `$procdff$1058' with positive edge clock.
Creating register for signal `\PCIE_trans.\pop' using process `\PCIE_trans.$proc$PCIE_trans.v:164$52'.
  created $dff cell `$procdff$1059' with positive edge clock.
Creating register for signal `\demux.\dataout0' using process `\demux.$proc$demux.v:33$46'.
  created $dff cell `$procdff$1060' with positive edge clock.
Creating register for signal `\demux.\dataout1' using process `\demux.$proc$demux.v:33$46'.
  created $dff cell `$procdff$1061' with positive edge clock.
Creating register for signal `\demux.\valid_0' using process `\demux.$proc$demux.v:33$46'.
  created $dff cell `$procdff$1062' with positive edge clock.
Creating register for signal `\demux.\valid_1' using process `\demux.$proc$demux.v:33$46'.
  created $dff cell `$procdff$1063' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$38'.
  created $dff cell `$procdff$1064' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$38'.
  created $dff cell `$procdff$1065' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$38'.
  created $dff cell `$procdff$1066' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$38'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\mux.\dataout' using process `\mux.$proc$mux.v:23$31'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\mux.\valid_out' using process `\mux.$proc$mux.v:23$31'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\fsmControl.\Umbrales_I' using process `\fsmControl.$proc$fsm_Control.v:40$18'.
  created $dff cell `$procdff$1070' with positive edge clock.
Creating register for signal `\fsmControl.\active_out' using process `\fsmControl.$proc$fsm_Control.v:40$18'.
  created $dff cell `$procdff$1071' with positive edge clock.
Creating register for signal `\fsmControl.\idle_out' using process `\fsmControl.$proc$fsm_Control.v:40$18'.
  created $dff cell `$procdff$1072' with positive edge clock.
Creating register for signal `\fsmControl.\error_out' using process `\fsmControl.$proc$fsm_Control.v:40$18'.
  created $dff cell `$procdff$1073' with positive edge clock.
Creating register for signal `\fsmControl.\state' using process `\fsmControl.$proc$fsm_Control.v:40$18'.
  created $dff cell `$procdff$1074' with positive edge clock.
Creating register for signal `\fsmControl.\nxt_state' using process `\fsmControl.$proc$fsm_Control.v:40$18'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Error_Fifo' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:304$134'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Almost_Empty' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Almost_Full' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Fifo_Empty' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Fifo_Full' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Pausa' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\Umbral' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\wr_ptr' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\rd_ptr' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\ADDR_WIDTH=16.\num_mem' using process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:304$97'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1087' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1088' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1090' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1091' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1094' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1095' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
  created $dff cell `$procdff$1096' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$72'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$72'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$68'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$68'.
Found and cleaned up 1 empty switch in `\PCIE_trans.$proc$PCIE_trans.v:182$57'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:182$57'.
Found and cleaned up 3 empty switches in `\PCIE_trans.$proc$PCIE_trans.v:164$52'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:164$52'.
Found and cleaned up 7 empty switches in `\demux.$proc$demux.v:33$46'.
Removing empty process `demux.$proc$demux.v:33$46'.
Found and cleaned up 1 empty switch in `\demux.$proc$demux.v:24$44'.
Removing empty process `demux.$proc$demux.v:24$44'.
Found and cleaned up 7 empty switches in `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$38'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:24$38'.
Found and cleaned up 1 empty switch in `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$36'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:15$36'.
Found and cleaned up 3 empty switches in `\mux.$proc$mux.v:23$31'.
Removing empty process `mux.$proc$mux.v:23$31'.
Found and cleaned up 1 empty switch in `\mux.$proc$mux.v:14$28'.
Removing empty process `mux.$proc$mux.v:14$28'.
Found and cleaned up 11 empty switches in `\fsmControl.$proc$fsm_Control.v:40$18'.
Removing empty process `fsmControl.$proc$fsm_Control.v:40$18'.
Found and cleaned up 3 empty switches in `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:304$134'.
Removing empty process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:304$134'.
Found and cleaned up 18 empty switches in `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
Removing empty process `$paramod\fifo\N=4\ADDR_WIDTH=16.$proc$fifo.v:45$105'.
Found and cleaned up 3 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:304$97'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:304$97'.
Found and cleaned up 12 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:45$75'.
Cleaned up 73 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$procmux$159' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$163' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$156' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$153' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$234' in module `demux'.
Replacing $eq cell `$eq$demux.v:42$49' in module `demux' with inverter.
Replacing $eq cell `$eq$demux.v:48$50' in module `demux' with inverter.
Replacing $eq cell `$eq$demux.v:51$51' (1) in module `\demux' with constant driver `$eq$demux.v:51$51_Y = \valid_1'.
Optimizing away select inverter for $mux cell `$procmux$183' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$186' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$198' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$201' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$213' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$216' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$228' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$231' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$181' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$196' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$211' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$226' in module `demux'.
Replacing $eq cell `$eq$Demux_D0_D1.v:33$41' in module `Demux_D0_D1' with inverter.
Replacing $eq cell `$eq$Demux_D0_D1.v:39$42' in module `Demux_D0_D1' with inverter.
Replacing $eq cell `$eq$Demux_D0_D1.v:42$43' (1) in module `\Demux_D0_D1' with constant driver `$eq$Demux_D0_D1.v:42$43_Y = \valid_1'.
Optimizing away select inverter for $mux cell `$procmux$300' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$249' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$252' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$264' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$267' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$279' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$282' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$294' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$297' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$247' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$262' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$277' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$292' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$309' in module `mux'.
Optimizing away select inverter for $mux cell `$procmux$318' in module `mux'.
Replacing $ne cell `$ne$fsm_Control.v:73$20' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:84$21' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:87$22' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:90$23' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:98$24' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:101$25' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:111$26' in module `fsmControl' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$327' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$331' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$364' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$367' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$378' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$394' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$410' in module `fsmControl'.
Replacing $eq cell `$eq$fifo.v:107$108' in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:223$120' in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:323$137' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$eq$fifo.v:323$137_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:323$138' in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$426' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$469' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$481' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$493' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$547' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$598' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$649' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$688' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$737' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$778' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $eq cell `$eq$fifo.v:61$78' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:176$86' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:312$100' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:312$100_Y = \Almost_Empty'.
Replacing $eq cell `$eq$fifo.v:312$101' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:312$101_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:312$103' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with inverter.
Optimizing away select inverter for $mux cell `$procmux$787' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$822' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$834' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$846' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$870' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$898' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$930' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$963' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$990' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1022' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1051' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
  Cell `$not$PCIE_trans.v:189$61' is identical to cell `$not$PCIE_trans.v:190$63'.
    Redirecting output \Y: $not$PCIE_trans.v:189$61_Y = $not$PCIE_trans.v:190$63_Y
    Removing $not cell `$not$PCIE_trans.v:189$61' from module `\PCIE_trans'.
  Cell `$logic_not$PCIE_trans.v:168$53' is identical to cell `$logic_not$PCIE_trans.v:168$54'.
    Redirecting output \Y: $logic_not$PCIE_trans.v:168$53_Y = $logic_not$PCIE_trans.v:168$54_Y
    Removing $logic_not cell `$logic_not$PCIE_trans.v:168$53' from module `\PCIE_trans'.
Finding identical cells in module `\demux'.
  Cell `$logic_not$demux.v:25$45' is identical to cell `$logic_not$demux.v:34$47'.
    Redirecting output \Y: $logic_not$demux.v:25$45_Y = $logic_not$demux.v:34$47_Y
    Removing $logic_not cell `$logic_not$demux.v:25$45' from module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
  Cell `$logic_not$Demux_D0_D1.v:16$37' is identical to cell `$logic_not$Demux_D0_D1.v:25$39'.
    Redirecting output \Y: $logic_not$Demux_D0_D1.v:16$37_Y = $logic_not$Demux_D0_D1.v:25$39_Y
    Removing $logic_not cell `$logic_not$Demux_D0_D1.v:16$37' from module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
  Cell `$procmux$408_CMP0' is identical to cell `$procmux$418_CMP0'.
    Redirecting output \Y: $procmux$408_CMP = $procmux$418_CMP
    Removing $eq cell `$procmux$408_CMP0' from module `\fsmControl'.
  Cell `$procmux$407_CMP0' is identical to cell `$procmux$417_CMP0'.
    Redirecting output \Y: $procmux$407_CMP = $procmux$417_CMP
    Removing $eq cell `$procmux$407_CMP0' from module `\fsmControl'.
  Cell `$procmux$392_CMP0' is identical to cell `$procmux$418_CMP0'.
    Redirecting output \Y: $procmux$392_CMP = $procmux$418_CMP
    Removing $eq cell `$procmux$392_CMP0' from module `\fsmControl'.
  Cell `$procmux$391_CMP0' is identical to cell `$procmux$417_CMP0'.
    Redirecting output \Y: $procmux$391_CMP = $procmux$417_CMP
    Removing $eq cell `$procmux$391_CMP0' from module `\fsmControl'.
  Cell `$procmux$390_CMP0' is identical to cell `$procmux$406_CMP0'.
    Redirecting output \Y: $procmux$390_CMP = $procmux$406_CMP
    Removing $eq cell `$procmux$390_CMP0' from module `\fsmControl'.
  Cell `$procmux$383_CMP0' is identical to cell `$procmux$405_CMP0'.
    Redirecting output \Y: $procmux$383_CMP = $procmux$405_CMP
    Removing $eq cell `$procmux$383_CMP0' from module `\fsmControl'.
  Cell `$procmux$382_CMP0' is identical to cell `$procmux$398_CMP0'.
    Redirecting output \Y: $procmux$382_CMP = $procmux$398_CMP
    Removing $eq cell `$procmux$382_CMP0' from module `\fsmControl'.
  Cell `$procmux$376_CMP0' is identical to cell `$procmux$418_CMP0'.
    Redirecting output \Y: $procmux$376_CMP = $procmux$418_CMP
    Removing $eq cell `$procmux$376_CMP0' from module `\fsmControl'.
  Cell `$procmux$375_CMP0' is identical to cell `$procmux$417_CMP0'.
    Redirecting output \Y: $procmux$375_CMP = $procmux$417_CMP
    Removing $eq cell `$procmux$375_CMP0' from module `\fsmControl'.
  Cell `$procmux$374_CMP0' is identical to cell `$procmux$398_CMP0'.
    Redirecting output \Y: $procmux$374_CMP = $procmux$398_CMP
    Removing $eq cell `$procmux$374_CMP0' from module `\fsmControl'.
  Cell `$procmux$359_CMP0' is identical to cell `$procmux$418_CMP0'.
    Redirecting output \Y: $procmux$359_CMP = $procmux$418_CMP
    Removing $eq cell `$procmux$359_CMP0' from module `\fsmControl'.
  Cell `$procmux$358_CMP0' is identical to cell `$procmux$417_CMP0'.
    Redirecting output \Y: $procmux$358_CMP = $procmux$417_CMP
    Removing $eq cell `$procmux$358_CMP0' from module `\fsmControl'.
  Cell `$procmux$354_CMP0' is identical to cell `$procmux$406_CMP0'.
    Redirecting output \Y: $procmux$354_CMP = $procmux$406_CMP
    Removing $eq cell `$procmux$354_CMP0' from module `\fsmControl'.
  Cell `$procmux$344_CMP0' is identical to cell `$procmux$405_CMP0'.
    Redirecting output \Y: $procmux$344_CMP = $procmux$405_CMP
    Removing $eq cell `$procmux$344_CMP0' from module `\fsmControl'.
  Cell `$procmux$337_CMP0' is identical to cell `$procmux$398_CMP0'.
    Redirecting output \Y: $procmux$337_CMP = $procmux$398_CMP
    Removing $eq cell `$procmux$337_CMP0' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:98$24' is identical to cell `$ne$fsm_Control.v:111$26'.
    Redirecting output \Y: $ne$fsm_Control.v:98$24_Y = $ne$fsm_Control.v:111$26_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:98$24' from module `\fsmControl'.
  Cell `$eq$fsm_Control.v:87$22' is identical to cell `$eq$fsm_Control.v:101$25'.
    Redirecting output \Y: $eq$fsm_Control.v:87$22_Y = $eq$fsm_Control.v:101$25_Y
    Removing $logic_not cell `$eq$fsm_Control.v:87$22' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:84$21' is identical to cell `$ne$fsm_Control.v:111$26'.
    Redirecting output \Y: $ne$fsm_Control.v:84$21_Y = $ne$fsm_Control.v:111$26_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:84$21' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:73$20' is identical to cell `$ne$fsm_Control.v:111$26'.
    Redirecting output \Y: $ne$fsm_Control.v:73$20_Y = $ne$fsm_Control.v:111$26_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:73$20' from module `\fsmControl'.
  Cell `$not$fsm_Control.v:41$19' is identical to cell `$not$fsm_Control.v:114$27'.
    Redirecting output \Y: $not$fsm_Control.v:41$19_Y = $not$fsm_Control.v:114$27_Y
    Removing $not cell `$not$fsm_Control.v:41$19' from module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:271$130' is identical to cell `$eq$fifo.v:320$136'.
    Redirecting output \Y: $eq$fifo.v:271$130_Y = $eq$fifo.v:320$136_Y
    Removing $eq cell `$eq$fifo.v:271$130' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:238$123' is identical to cell `$add$fifo.v:247$125'.
    Redirecting output \Y: $add$fifo.v:238$123_Y = $add$fifo.v:247$125_Y
    Removing $add cell `$add$fifo.v:238$123' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:229$121' is identical to cell `$add$fifo.v:247$125'.
    Redirecting output \Y: $add$fifo.v:229$121_Y = $add$fifo.v:247$125_Y
    Removing $add cell `$add$fifo.v:229$121' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:223$120' is identical to cell `$eq$fifo.v:323$138'.
    Redirecting output \Y: $eq$fifo.v:223$120_Y = $eq$fifo.v:323$138_Y
    Removing $logic_not cell `$eq$fifo.v:223$120' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:174$119' is identical to cell `$add$fifo.v:291$133'.
    Redirecting output \Y: $add$fifo.v:174$119_Y = $add$fifo.v:291$133_Y
    Removing $add cell `$add$fifo.v:174$119' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:155$118' is identical to cell `$eq$fifo.v:320$136'.
    Redirecting output \Y: $eq$fifo.v:155$118_Y = $eq$fifo.v:320$136_Y
    Removing $eq cell `$eq$fifo.v:155$118' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:148$117' is identical to cell `$eq$fifo.v:264$129'.
    Redirecting output \Y: $eq$fifo.v:148$117_Y = $eq$fifo.v:264$129_Y
    Removing $eq cell `$eq$fifo.v:148$117' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:141$116' is identical to cell `$eq$fifo.v:257$128'.
    Redirecting output \Y: $eq$fifo.v:141$116_Y = $eq$fifo.v:257$128_Y
    Removing $eq cell `$eq$fifo.v:141$116' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:134$115' is identical to cell `$eq$fifo.v:250$127'.
    Redirecting output \Y: $eq$fifo.v:134$115_Y = $eq$fifo.v:250$127_Y
    Removing $eq cell `$eq$fifo.v:134$115' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:131$113' is identical to cell `$add$fifo.v:247$125'.
    Redirecting output \Y: $add$fifo.v:131$113_Y = $add$fifo.v:247$125_Y
    Removing $add cell `$add$fifo.v:131$113' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:125$112' is identical to cell `$eq$fifo.v:241$124'.
    Redirecting output \Y: $eq$fifo.v:125$112_Y = $eq$fifo.v:241$124_Y
    Removing $eq cell `$eq$fifo.v:125$112' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:122$111' is identical to cell `$add$fifo.v:247$125'.
    Redirecting output \Y: $add$fifo.v:122$111_Y = $add$fifo.v:247$125_Y
    Removing $add cell `$add$fifo.v:122$111' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:116$110' is identical to cell `$eq$fifo.v:232$122'.
    Redirecting output \Y: $eq$fifo.v:116$110_Y = $eq$fifo.v:232$122_Y
    Removing $eq cell `$eq$fifo.v:116$110' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:113$109' is identical to cell `$add$fifo.v:247$125'.
    Redirecting output \Y: $add$fifo.v:113$109_Y = $add$fifo.v:247$125_Y
    Removing $add cell `$add$fifo.v:113$109' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:107$108' is identical to cell `$eq$fifo.v:323$138'.
    Redirecting output \Y: $eq$fifo.v:107$108_Y = $eq$fifo.v:323$138_Y
    Removing $logic_not cell `$eq$fifo.v:107$108' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:59$107' is identical to cell `$add$fifo.v:290$132'.
    Redirecting output \Y: $add$fifo.v:59$107_Y = $add$fifo.v:290$132_Y
    Removing $add cell `$add$fifo.v:59$107' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$logic_not$fifo.v:46$106' is identical to cell `$logic_not$fifo.v:305$135'.
    Redirecting output \Y: $logic_not$fifo.v:46$106_Y = $logic_not$fifo.v:305$135_Y
    Removing $logic_not cell `$logic_not$fifo.v:46$106' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$le$fifo.v:131$114' is identical to cell `$le$fifo.v:247$126'.
    Redirecting output \Y: $le$fifo.v:131$114_Y = $le$fifo.v:247$126_Y
    Removing $le cell `$le$fifo.v:131$114' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$sub$fifo.v:210$92' is identical to cell `$sub$fifo.v:219$93'.
    Redirecting output \Y: $sub$fifo.v:210$92_Y = $sub$fifo.v:219$93_Y
    Removing $sub cell `$sub$fifo.v:210$92' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:204$91' is identical to cell `$eq$fifo.v:309$99'.
    Redirecting output \Y: $eq$fifo.v:204$91_Y = $eq$fifo.v:309$99_Y
    Removing $eq cell `$eq$fifo.v:204$91' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$sub$fifo.v:201$90' is identical to cell `$sub$fifo.v:219$93'.
    Redirecting output \Y: $sub$fifo.v:201$90_Y = $sub$fifo.v:219$93_Y
    Removing $sub cell `$sub$fifo.v:201$90' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$sub$fifo.v:192$88' is identical to cell `$sub$fifo.v:219$93'.
    Redirecting output \Y: $sub$fifo.v:192$88_Y = $sub$fifo.v:219$93_Y
    Removing $sub cell `$sub$fifo.v:192$88' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:174$85' is identical to cell `$add$fifo.v:291$96'.
    Redirecting output \Y: $add$fifo.v:174$85_Y = $add$fifo.v:291$96_Y
    Removing $add cell `$add$fifo.v:174$85' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:88$84' is identical to cell `$eq$fifo.v:309$99'.
    Redirecting output \Y: $eq$fifo.v:88$84_Y = $eq$fifo.v:309$99_Y
    Removing $eq cell `$eq$fifo.v:88$84' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:79$82' is identical to cell `$eq$fifo.v:195$89'.
    Redirecting output \Y: $eq$fifo.v:79$82_Y = $eq$fifo.v:195$89_Y
    Removing $eq cell `$eq$fifo.v:79$82' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:76$81' is identical to cell `$add$fifo.v:85$83'.
    Redirecting output \Y: $add$fifo.v:76$81_Y = $add$fifo.v:85$83_Y
    Removing $add cell `$add$fifo.v:76$81' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:70$80' is identical to cell `$eq$fifo.v:186$87'.
    Redirecting output \Y: $eq$fifo.v:70$80_Y = $eq$fifo.v:186$87_Y
    Removing $eq cell `$eq$fifo.v:70$80' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:67$79' is identical to cell `$add$fifo.v:85$83'.
    Redirecting output \Y: $add$fifo.v:67$79_Y = $add$fifo.v:85$83_Y
    Removing $add cell `$add$fifo.v:67$79' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:61$78' is identical to cell `$eq$fifo.v:176$86'.
    Redirecting output \Y: $eq$fifo.v:61$78_Y = $eq$fifo.v:176$86_Y
    Removing $logic_not cell `$eq$fifo.v:61$78' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:59$77' is identical to cell `$add$fifo.v:290$95'.
    Redirecting output \Y: $add$fifo.v:59$77_Y = $add$fifo.v:290$95_Y
    Removing $add cell `$add$fifo.v:59$77' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:46$76' is identical to cell `$logic_not$fifo.v:305$98'.
    Redirecting output \Y: $logic_not$fifo.v:46$76_Y = $logic_not$fifo.v:305$98_Y
    Removing $logic_not cell `$logic_not$fifo.v:46$76' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Removed a total of 55 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$150 (pure)
    Root of a mux tree: $procmux$147 (pure)
    Root of a mux tree: $procmux$144 (pure)
    Root of a mux tree: $procmux$141 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$168 (pure)
    Root of a mux tree: $procmux$159 (pure)
    Root of a mux tree: $procmux$156 (pure)
    Root of a mux tree: $procmux$153 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$234 (pure)
    Root of a mux tree: $procmux$231 (pure)
    Root of a mux tree: $procmux$216 (pure)
    Root of a mux tree: $procmux$201 (pure)
      Replacing known input bits on port A of cell $procmux$196: \valid_0 -> 1'0
    Root of a mux tree: $procmux$186 (pure)
      Replacing known input bits on port A of cell $procmux$181: \valid_1 -> 1'0
      Replacing known input bits on port A of cell $procmux$178: \valid_1 -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$222.
    dead port 2/2 on $mux $procmux$207.
    dead port 2/2 on $mux $procmux$192.
    dead port 2/2 on $mux $procmux$178.
    dead port 2/2 on $mux $procmux$174.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$300 (pure)
    Root of a mux tree: $procmux$297 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$267 (pure)
      Replacing known input bits on port A of cell $procmux$262: \valid_0 -> 1'0
    Root of a mux tree: $procmux$252 (pure)
      Replacing known input bits on port A of cell $procmux$247: \valid_1 -> 1'0
      Replacing known input bits on port A of cell $procmux$244: \valid_1 -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$288.
    dead port 2/2 on $mux $procmux$273.
    dead port 2/2 on $mux $procmux$258.
    dead port 2/2 on $mux $procmux$244.
    dead port 2/2 on $mux $procmux$240.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$321 (pure)
    Root of a mux tree: $procmux$318 (pure)
    Root of a mux tree: $procmux$309 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$378
    Root of a mux tree: $procmux$416 (pure)
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$367
    Root of a mux tree: $procmux$364 (pure)
    Root of a mux tree: $procmux$336 (pure)
    Root of a mux tree: $procmux$327
    Root of a mux tree: $procmux$397 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$688 (pure)
    Root of a mux tree: $procmux$649 (pure)
    Root of a mux tree: $procmux$598 (pure)
    Root of a mux tree: $procmux$547 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$481 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$426 (pure)
    Root of a mux tree: $procmux$778 (pure)
    Root of a mux tree: $procmux$737 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1022 (pure)
    Root of a mux tree: $procmux$990 (pure)
    Root of a mux tree: $procmux$963 (pure)
    Root of a mux tree: $procmux$930 (pure)
    Root of a mux tree: $procmux$898 (pure)
    Root of a mux tree: $procmux$870 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$834 (pure)
    Root of a mux tree: $procmux$822 (pure)
    Root of a mux tree: $procmux$787 (pure)
    Root of a mux tree: $procmux$1051 (pure)
  Analyzing evaluation results.
Removed 10 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
    Consolidated identical input bits for $mux cell $procmux$144:
      Old ports: A=6'000000, B=6'111111, Y=$procmux$144_Y
      New ports: A=1'0, B=1'1, Y=$procmux$144_Y [0]
      New connections: $procmux$144_Y [5:1] = { $procmux$144_Y [0] $procmux$144_Y [0] $procmux$144_Y [0] $procmux$144_Y [0] $procmux$144_Y [0] }
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
    New ctrl vector for $mux cell $procmux$196: { }
    New ctrl vector for $mux cell $procmux$181: { }
  Optimizing cells in module \demux.
  Optimizing cells in module \Demux_D0_D1.
    New ctrl vector for $mux cell $procmux$262: { }
    New ctrl vector for $mux cell $procmux$247: { }
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \mux.
  Optimizing cells in module \fsmControl.
    New ctrl vector for $pmux cell $procmux$381: { $procmux$406_CMP $auto$opt_reduce.cc:132:opt_mux$1098 }
    New ctrl vector for $pmux cell $procmux$373: { $auto$opt_reduce.cc:132:opt_mux$1100 $procmux$398_CMP }
    New ctrl vector for $pmux cell $procmux$397: { $procmux$405_CMP $auto$opt_reduce.cc:132:opt_mux$1102 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1097: { $procmux$398_CMP $procmux$405_CMP $procmux$417_CMP $procmux$418_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1099: { $procmux$417_CMP $procmux$418_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1101: { $procmux$398_CMP $procmux$406_CMP $procmux$417_CMP $procmux$418_CMP }
  Optimizing cells in module \fsmControl.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
    New ctrl vector for $mux cell $procmux$793: { }
    New ctrl vector for $mux cell $procmux$796: { }
    New ctrl vector for $mux cell $procmux$799: { }
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
Performed a total of 14 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$694' is identical to cell `$procmux$717'.
    Redirecting output \Y: $procmux$694_Y = $procmux$717_Y
    Removing $mux cell `$procmux$694' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$665' is identical to cell `$procmux$683'.
    Redirecting output \Y: $procmux$665_Y = $procmux$683_Y
    Removing $mux cell `$procmux$665' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$602' is identical to cell `$procmux$626'.
    Redirecting output \Y: $procmux$602_Y = $procmux$626_Y
    Removing $mux cell `$procmux$602' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$575' is identical to cell `$procmux$626'.
    Redirecting output \Y: $procmux$575_Y = $procmux$626_Y
    Removing $mux cell `$procmux$575' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$551' is identical to cell `$procmux$626'.
    Redirecting output \Y: $procmux$551_Y = $procmux$626_Y
    Removing $mux cell `$procmux$551' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$500' is identical to cell `$procmux$524'.
    Redirecting output \Y: $procmux$500_Y = $procmux$524_Y
    Removing $mux cell `$procmux$500' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$442' is identical to cell `$procmux$461'.
    Redirecting output \Y: $procmux$442_Y = $procmux$461_Y
    Removing $mux cell `$procmux$442' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$751' is identical to cell `$procmux$770'.
    Redirecting output \Y: $procmux$751_Y = $procmux$770_Y
    Removing $mux cell `$procmux$751' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$605' is identical to cell `$procmux$629'.
    Redirecting output \Y: $procmux$605_Y = $procmux$629_Y
    Removing $mux cell `$procmux$605' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$554' is identical to cell `$procmux$578'.
    Redirecting output \Y: $procmux$554_Y = $procmux$578_Y
    Removing $mux cell `$procmux$554' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$720' is identical to cell `$procmux$697'.
    Redirecting output \Y: $procmux$720_Y = $procmux$697_Y
    Removing $mux cell `$procmux$720' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$503' is identical to cell `$procmux$527'.
    Redirecting output \Y: $procmux$503_Y = $procmux$527_Y
    Removing $mux cell `$procmux$503' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$445' is identical to cell `$procmux$464'.
    Redirecting output \Y: $procmux$445_Y = $procmux$464_Y
    Removing $mux cell `$procmux$445' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$754' is identical to cell `$procmux$773'.
    Redirecting output \Y: $procmux$754_Y = $procmux$773_Y
    Removing $mux cell `$procmux$754' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$608' is identical to cell `$procmux$632'.
    Redirecting output \Y: $procmux$608_Y = $procmux$632_Y
    Removing $mux cell `$procmux$608' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$557' is identical to cell `$procmux$581'.
    Redirecting output \Y: $procmux$557_Y = $procmux$581_Y
    Removing $mux cell `$procmux$557' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$700' is identical to cell `$procmux$723'.
    Redirecting output \Y: $procmux$700_Y = $procmux$723_Y
    Removing $mux cell `$procmux$700' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$506' is identical to cell `$procmux$530'.
    Redirecting output \Y: $procmux$506_Y = $procmux$530_Y
    Removing $mux cell `$procmux$506' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$611' is identical to cell `$procmux$635'.
    Redirecting output \Y: $procmux$611_Y = $procmux$635_Y
    Removing $mux cell `$procmux$611' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$560' is identical to cell `$procmux$584'.
    Redirecting output \Y: $procmux$560_Y = $procmux$584_Y
    Removing $mux cell `$procmux$560' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$703' is identical to cell `$procmux$726'.
    Redirecting output \Y: $procmux$703_Y = $procmux$726_Y
    Removing $mux cell `$procmux$703' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$509' is identical to cell `$procmux$533'.
    Redirecting output \Y: $procmux$509_Y = $procmux$533_Y
    Removing $mux cell `$procmux$509' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$614' is identical to cell `$procmux$638'.
    Redirecting output \Y: $procmux$614_Y = $procmux$638_Y
    Removing $mux cell `$procmux$614' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$563' is identical to cell `$procmux$587'.
    Redirecting output \Y: $procmux$563_Y = $procmux$587_Y
    Removing $mux cell `$procmux$563' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$512' is identical to cell `$procmux$536'.
    Redirecting output \Y: $procmux$512_Y = $procmux$536_Y
    Removing $mux cell `$procmux$512' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$729' is identical to cell `$procmux$706'.
    Redirecting output \Y: $procmux$729_Y = $procmux$706_Y
    Removing $mux cell `$procmux$729' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$709' is identical to cell `$procmux$732'.
    Redirecting output \Y: $procmux$709_Y = $procmux$732_Y
    Removing $mux cell `$procmux$709' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$566' is identical to cell `$procmux$590'.
    Redirecting output \Y: $procmux$566_Y = $procmux$590_Y
    Removing $mux cell `$procmux$566' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$515' is identical to cell `$procmux$539'.
    Redirecting output \Y: $procmux$515_Y = $procmux$539_Y
    Removing $mux cell `$procmux$515' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$641' is identical to cell `$procmux$617'.
    Redirecting output \Y: $procmux$641_Y = $procmux$617_Y
    Removing $mux cell `$procmux$641' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$569' is identical to cell `$procmux$593'.
    Redirecting output \Y: $procmux$569_Y = $procmux$593_Y
    Removing $mux cell `$procmux$569' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$518' is identical to cell `$procmux$542'.
    Redirecting output \Y: $procmux$518_Y = $procmux$542_Y
    Removing $mux cell `$procmux$518' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$procmux$620' is identical to cell `$procmux$644'.
    Redirecting output \Y: $procmux$620_Y = $procmux$644_Y
    Removing $mux cell `$procmux$620' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$973' is identical to cell `$procmux$985'.
    Redirecting output \Y: $procmux$973_Y = $procmux$985_Y
    Removing $mux cell `$procmux$973' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$934' is identical to cell `$procmux$949'.
    Redirecting output \Y: $procmux$934_Y = $procmux$949_Y
    Removing $mux cell `$procmux$934' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$916' is identical to cell `$procmux$949'.
    Redirecting output \Y: $procmux$916_Y = $procmux$949_Y
    Removing $mux cell `$procmux$916' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$904' is identical to cell `$procmux$996'.
    Redirecting output \Y: $procmux$904_Y = $procmux$996_Y
    Removing $mux cell `$procmux$904' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1043' is identical to cell `$procmux$1030'.
    Redirecting output \Y: $procmux$1043_Y = $procmux$1030_Y
    Removing $mux cell `$procmux$1043' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$937' is identical to cell `$procmux$952'.
    Redirecting output \Y: $procmux$937_Y = $procmux$952_Y
    Removing $mux cell `$procmux$937' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$907' is identical to cell `$procmux$999'.
    Redirecting output \Y: $procmux$907_Y = $procmux$999_Y
    Removing $mux cell `$procmux$907' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1046' is identical to cell `$procmux$1033'.
    Redirecting output \Y: $procmux$1046_Y = $procmux$1033_Y
    Removing $mux cell `$procmux$1046' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$940' is identical to cell `$procmux$955'.
    Redirecting output \Y: $procmux$940_Y = $procmux$955_Y
    Removing $mux cell `$procmux$940' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1002' is identical to cell `$procmux$910'.
    Redirecting output \Y: $procmux$1002_Y = $procmux$910_Y
    Removing $mux cell `$procmux$1002' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$943' is identical to cell `$procmux$958'.
    Redirecting output \Y: $procmux$943_Y = $procmux$958_Y
    Removing $mux cell `$procmux$943' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Removed a total of 44 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$logic_not' cell `$logic_not$PCIE_trans.v:169$56'.
  removing unused `$logic_not' cell `$logic_not$PCIE_trans.v:183$58'.
Finding unused cells or wires in module \demux..
  removing unused `$logic_not' cell `$logic_not$demux.v:34$47'.
  removing unused `$not' cell `$not$demux.v:41$48'.
  removing unused `$not' cell `$eq$demux.v:42$49'.
  removing unused `$not' cell `$eq$demux.v:48$50'.
Finding unused cells or wires in module \Demux_D0_D1..
  removing unused `$logic_not' cell `$logic_not$Demux_D0_D1.v:25$39'.
  removing unused `$not' cell `$not$Demux_D0_D1.v:32$40'.
  removing unused `$not' cell `$eq$Demux_D0_D1.v:33$41'.
  removing unused `$not' cell `$eq$Demux_D0_D1.v:39$42'.
Finding unused cells or wires in module \mux..
  removing unused `$logic_not' cell `$logic_not$mux.v:24$32'.
Finding unused cells or wires in module \fsmControl..
  removing unused `$not' cell `$not$fsm_Control.v:114$27'.
  removing unused non-port wire \nxt_umbral_VC1.
  removing unused non-port wire \nxt_umbral_VC0.
  removed 2 unused temporary wires.
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
  removing unused `$logic_not' cell `$logic_not$fifo.v:305$135'.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:305$98'.

4.8. Executing OPT_EXPR pass (perform const folding).

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$141 (pure)
    Root of a mux tree: $procmux$144 (pure)
    Root of a mux tree: $procmux$147 (pure)
    Root of a mux tree: $procmux$150 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1022 (pure)
    Root of a mux tree: $procmux$1033
    Root of a mux tree: $procmux$1051 (pure)
    Root of a mux tree: $procmux$787 (pure)
    Root of a mux tree: $procmux$822 (pure)
    Root of a mux tree: $procmux$834 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$870 (pure)
    Root of a mux tree: $procmux$898 (pure)
    Root of a mux tree: $procmux$910
    Root of a mux tree: $procmux$930 (pure)
    Root of a mux tree: $procmux$949
    Root of a mux tree: $procmux$958
    Root of a mux tree: $procmux$963 (pure)
    Root of a mux tree: $procmux$985
    Root of a mux tree: $procmux$990 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$426 (pure)
    Root of a mux tree: $procmux$464
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$481 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$542
    Root of a mux tree: $procmux$547 (pure)
    Root of a mux tree: $procmux$593
    Root of a mux tree: $procmux$598 (pure)
    Root of a mux tree: $procmux$626
    Root of a mux tree: $procmux$644
    Root of a mux tree: $procmux$649 (pure)
    Root of a mux tree: $procmux$683
    Root of a mux tree: $procmux$688 (pure)
    Root of a mux tree: $procmux$732
    Root of a mux tree: $procmux$737 (pure)
    Root of a mux tree: $procmux$773
    Root of a mux tree: $procmux$778 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$252 (pure)
    Root of a mux tree: $procmux$267 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$297 (pure)
    Root of a mux tree: $procmux$300 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$153 (pure)
    Root of a mux tree: $procmux$156 (pure)
    Root of a mux tree: $procmux$159 (pure)
    Root of a mux tree: $procmux$168 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$186 (pure)
    Root of a mux tree: $procmux$201 (pure)
    Root of a mux tree: $procmux$216 (pure)
    Root of a mux tree: $procmux$231 (pure)
    Root of a mux tree: $procmux$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$327
    Root of a mux tree: $procmux$336 (pure)
    Root of a mux tree: $procmux$364 (pure)
    Root of a mux tree: $procmux$367
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$378
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$397 (pure)
    Root of a mux tree: $procmux$416 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$318 (pure)
    Root of a mux tree: $procmux$321 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

4.15. Executing OPT_EXPR pass (perform const folding).

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$67_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking fsmControl.nxt_state as FSM state register:
    Users of register don't seem to benefit from recoding.

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$141 (pure)
    Root of a mux tree: $procmux$144 (pure)
    Root of a mux tree: $procmux$147 (pure)
    Root of a mux tree: $procmux$150 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1022 (pure)
    Root of a mux tree: $procmux$1033
    Root of a mux tree: $procmux$1051 (pure)
    Root of a mux tree: $procmux$787 (pure)
    Root of a mux tree: $procmux$822 (pure)
    Root of a mux tree: $procmux$834 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$870 (pure)
    Root of a mux tree: $procmux$898 (pure)
    Root of a mux tree: $procmux$910
    Root of a mux tree: $procmux$930 (pure)
    Root of a mux tree: $procmux$949
    Root of a mux tree: $procmux$958
    Root of a mux tree: $procmux$963 (pure)
    Root of a mux tree: $procmux$985
    Root of a mux tree: $procmux$990 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$426 (pure)
    Root of a mux tree: $procmux$464
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$481 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$542
    Root of a mux tree: $procmux$547 (pure)
    Root of a mux tree: $procmux$593
    Root of a mux tree: $procmux$598 (pure)
    Root of a mux tree: $procmux$626
    Root of a mux tree: $procmux$644
    Root of a mux tree: $procmux$649 (pure)
    Root of a mux tree: $procmux$683
    Root of a mux tree: $procmux$688 (pure)
    Root of a mux tree: $procmux$732
    Root of a mux tree: $procmux$737 (pure)
    Root of a mux tree: $procmux$773
    Root of a mux tree: $procmux$778 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$252 (pure)
    Root of a mux tree: $procmux$267 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$297 (pure)
    Root of a mux tree: $procmux$300 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$153 (pure)
    Root of a mux tree: $procmux$156 (pure)
    Root of a mux tree: $procmux$159 (pure)
    Root of a mux tree: $procmux$168 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$186 (pure)
    Root of a mux tree: $procmux$201 (pure)
    Root of a mux tree: $procmux$216 (pure)
    Root of a mux tree: $procmux$231 (pure)
    Root of a mux tree: $procmux$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$327
    Root of a mux tree: $procmux$336 (pure)
    Root of a mux tree: $procmux$364 (pure)
    Root of a mux tree: $procmux$367
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$378
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$397 (pure)
    Root of a mux tree: $procmux$416 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$318 (pure)
    Root of a mux tree: $procmux$321 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\Ram$dual_port_memory.v:18$74' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': merged $dff to cell.
Checking cell `$memrd$\Ram$dual_port_memory.v:24$73' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': no (compatible) $dff found.

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  removing unused `$dff' cell `$procdff$1054'.
  removing unused `$dff' cell `$procdff$1053'.
  removing unused `$dff' cell `$procdff$1055'.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\Ram' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3':
  $memwr$\Ram$dual_port_memory.v:18$74 ($memwr)
  $memrd$\Ram$dual_port_memory.v:24$73 ($memrd)

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \Ram in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3:
  created 4 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1139' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$1140 = $0$memwr$\Ram$dual_port_memory.v:18$67_ADDR[1:0]$69 [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1131' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$1132 = $0$memwr$\Ram$dual_port_memory.v:18$67_ADDR[1:0]$69 [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1121' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1123' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\Ram$wrmux[2][0][0]$1145 (pure)
    Root of a mux tree: $memory\Ram$wrmux[1][0][0]$1137 (pure)
    Root of a mux tree: $memory\Ram$wrmux[0][0][0]$1129 (pure)
    Root of a mux tree: $memory\Ram$wrmux[3][0][0]$1151 (pure)
    Root of a mux tree: $procmux$141 (pure)
    Root of a mux tree: $procmux$144 (pure)
    Root of a mux tree: $procmux$147
    Root of a mux tree: $procmux$150 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1022 (pure)
    Root of a mux tree: $procmux$1033
    Root of a mux tree: $procmux$1051 (pure)
    Root of a mux tree: $procmux$787 (pure)
    Root of a mux tree: $procmux$822 (pure)
    Root of a mux tree: $procmux$834 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$870 (pure)
    Root of a mux tree: $procmux$898 (pure)
    Root of a mux tree: $procmux$910
    Root of a mux tree: $procmux$930 (pure)
    Root of a mux tree: $procmux$949
    Root of a mux tree: $procmux$958
    Root of a mux tree: $procmux$963 (pure)
    Root of a mux tree: $procmux$985
    Root of a mux tree: $procmux$990 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$426 (pure)
    Root of a mux tree: $procmux$464
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$481 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$542
    Root of a mux tree: $procmux$547 (pure)
    Root of a mux tree: $procmux$593
    Root of a mux tree: $procmux$598 (pure)
    Root of a mux tree: $procmux$626
    Root of a mux tree: $procmux$644
    Root of a mux tree: $procmux$649 (pure)
    Root of a mux tree: $procmux$683
    Root of a mux tree: $procmux$688 (pure)
    Root of a mux tree: $procmux$732
    Root of a mux tree: $procmux$737 (pure)
    Root of a mux tree: $procmux$773
    Root of a mux tree: $procmux$778 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$252 (pure)
    Root of a mux tree: $procmux$267 (pure)
    Root of a mux tree: $procmux$282 (pure)
    Root of a mux tree: $procmux$297 (pure)
    Root of a mux tree: $procmux$300 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$153 (pure)
    Root of a mux tree: $procmux$156 (pure)
    Root of a mux tree: $procmux$159 (pure)
    Root of a mux tree: $procmux$168 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$186 (pure)
    Root of a mux tree: $procmux$201 (pure)
    Root of a mux tree: $procmux$216 (pure)
    Root of a mux tree: $procmux$231 (pure)
    Root of a mux tree: $procmux$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$327
    Root of a mux tree: $procmux$336 (pure)
    Root of a mux tree: $procmux$364 (pure)
    Root of a mux tree: $procmux$367
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$378
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$397 (pure)
    Root of a mux tree: $procmux$416 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$318 (pure)
    Root of a mux tree: $procmux$321 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

8.8. Executing OPT_EXPR pass (perform const folding).

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping fsmControl.$ne$fsm_Control.v:90$23 ($reduce_bool) with simplemap.
Mapping fsmControl.$eq$fsm_Control.v:101$25 ($logic_not) with simplemap.
Mapping fsmControl.$ne$fsm_Control.v:111$26 ($reduce_bool) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1097 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1099 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1101 ($reduce_or) with simplemap.
Mapping fsmControl.$procmux$324 ($mux) with simplemap.
Mapping fsmControl.$procmux$327 ($mux) with simplemap.
Mapping fsmControl.$procmux$331 ($mux) with simplemap.
Mapping fsmControl.$procmux$334 ($mux) with simplemap.

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 5
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=5\S_WIDTH=5'.

9.3. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$336 using $paramod\_90_pmux\WIDTH=5\S_WIDTH=5.
Mapping fsmControl.$procmux$339 ($mux) with simplemap.
Mapping fsmControl.$procmux$342 ($mux) with simplemap.
Mapping fsmControl.$procmux$346 ($mux) with simplemap.
Mapping fsmControl.$procmux$349 ($mux) with simplemap.
Mapping fsmControl.$procmux$352 ($mux) with simplemap.
Mapping fsmControl.$procmux$356 ($mux) with simplemap.
Mapping fsmControl.$procmux$361 ($mux) with simplemap.
Mapping fsmControl.$procmux$364 ($mux) with simplemap.
Mapping fsmControl.$procmux$367 ($mux) with simplemap.
Mapping fsmControl.$procmux$371 ($mux) with simplemap.

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

9.5. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$373 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$378 ($mux) with simplemap.
Mapping fsmControl.$procmux$381 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$385 ($mux) with simplemap.
Mapping fsmControl.$procmux$388 ($mux) with simplemap.
Mapping fsmControl.$procmux$394 ($mux) with simplemap.
Mapping fsmControl.$procmux$398_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$397 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$400 ($mux) with simplemap.
Mapping fsmControl.$procmux$403 ($mux) with simplemap.
Mapping fsmControl.$procmux$405_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$406_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$410 ($mux) with simplemap.
Mapping fsmControl.$procmux$417_CMP0 ($eq) with simplemap.

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 14
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=14\S_WIDTH=2'.

9.7. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$416 using $paramod\_90_pmux\WIDTH=14\S_WIDTH=2.
Mapping fsmControl.$procmux$418_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procdff$1070 ($dff) with simplemap.
Mapping fsmControl.$procdff$1071 ($dff) with simplemap.
Mapping fsmControl.$procdff$1072 ($dff) with simplemap.
Mapping fsmControl.$procdff$1073 ($dff) with simplemap.
Mapping fsmControl.$procdff$1074 ($dff) with simplemap.
Mapping fsmControl.$procdff$1075 ($dff) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$ternary$<techmap.v>:445$1403 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:445$1402 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1415 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1408 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1414 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1407 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1413 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1412 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1411 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1406 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1410 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$and$<techmap.v>:434$1405 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$and$<techmap.v>:434$1257 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$reduce_or$<techmap.v>:441$1258 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$reduce_or$<techmap.v>:441$1259 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$reduce_or$<techmap.v>:441$1260 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$reduce_or$<techmap.v>:441$1262 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$reduce_or$<techmap.v>:441$1261 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$and$<techmap.v>:434$1256 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$and$<techmap.v>:434$1404 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1409 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$397.$reduce_or$<techmap.v>:445$1305 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$397.$ternary$<techmap.v>:445$1306 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$397.$and$<techmap.v>:434$1307 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$397.$reduce_or$<techmap.v>:441$1309 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$397.$and$<techmap.v>:434$1308 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$381.$reduce_or$<techmap.v>:445$1305 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$381.$ternary$<techmap.v>:445$1306 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$381.$and$<techmap.v>:434$1307 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$381.$reduce_or$<techmap.v>:441$1309 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$381.$and$<techmap.v>:434$1308 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$373.$reduce_or$<techmap.v>:445$1305 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$373.$ternary$<techmap.v>:445$1306 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$373.$and$<techmap.v>:434$1307 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$373.$reduce_or$<techmap.v>:441$1309 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$373.$and$<techmap.v>:434$1308 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1418 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1419 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1417 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$reduce_or$<techmap.v>:445$1251 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$416.$reduce_or$<techmap.v>:441$1416 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$ternary$<techmap.v>:445$1252 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$and$<techmap.v>:434$1253 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$and$<techmap.v>:434$1254 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$336.$and$<techmap.v>:434$1255 ($and) with simplemap.
Mapping mux.$logic_not$mux.v:15$29 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:15$30 ($logic_and) with simplemap.
Mapping mux.$logic_not$mux.v:28$33 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:28$34 ($logic_and) with simplemap.
Mapping mux.$logic_and$mux.v:32$35 ($logic_and) with simplemap.
Mapping mux.$procmux$303 ($mux) with simplemap.
Mapping mux.$procmux$306 ($mux) with simplemap.
Mapping mux.$procmux$309 ($mux) with simplemap.
Mapping mux.$procmux$312 ($mux) with simplemap.
Mapping mux.$procmux$315 ($mux) with simplemap.
Mapping mux.$procmux$318 ($mux) with simplemap.
Mapping mux.$procmux$321 ($mux) with simplemap.
Mapping mux.$procdff$1068 ($dff) with simplemap.
Mapping mux.$procdff$1069 ($dff) with simplemap.
Mapping Demux_D0_D1.$procmux$238 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$249 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$252 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$256 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$264 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$267 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$271 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$277 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$279 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$282 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$286 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$292 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$294 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$297 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$300 ($mux) with simplemap.
Mapping Demux_D0_D1.$procdff$1064 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1065 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1066 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1067 ($dff) with simplemap.
Mapping demux.$procmux$172 ($mux) with simplemap.
Mapping demux.$procmux$183 ($mux) with simplemap.
Mapping demux.$procmux$186 ($mux) with simplemap.
Mapping demux.$procmux$190 ($mux) with simplemap.
Mapping demux.$procmux$198 ($mux) with simplemap.
Mapping demux.$procmux$201 ($mux) with simplemap.
Mapping demux.$procmux$205 ($mux) with simplemap.
Mapping demux.$procmux$211 ($mux) with simplemap.
Mapping demux.$procmux$213 ($mux) with simplemap.
Mapping demux.$procmux$216 ($mux) with simplemap.
Mapping demux.$procmux$220 ($mux) with simplemap.
Mapping demux.$procmux$226 ($mux) with simplemap.
Mapping demux.$procmux$228 ($mux) with simplemap.
Mapping demux.$procmux$231 ($mux) with simplemap.
Mapping demux.$procmux$234 ($mux) with simplemap.
Mapping demux.$procdff$1060 ($dff) with simplemap.
Mapping demux.$procdff$1061 ($dff) with simplemap.
Mapping demux.$procdff$1062 ($dff) with simplemap.
Mapping demux.$procdff$1063 ($dff) with simplemap.
Mapping PCIE_trans.$procmux$159 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$168 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$156 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$165 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$153 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$163 ($mux) with simplemap.
Mapping PCIE_trans.$logic_not$PCIE_trans.v:168$54 ($logic_not) with simplemap.
Mapping PCIE_trans.$logic_or$PCIE_trans.v:168$55 ($logic_or) with simplemap.
Mapping PCIE_trans.$or$PCIE_trans.v:188$59 ($or) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:189$60 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:189$62 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:190$63 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:190$64 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:190$65 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:190$66 ($and) with simplemap.
Mapping PCIE_trans.$procdff$1056 ($dff) with simplemap.
Mapping PCIE_trans.$procdff$1057 ($dff) with simplemap.
Mapping PCIE_trans.$procdff$1058 ($dff) with simplemap.
Mapping PCIE_trans.$procdff$1059 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$144 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$150 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$141 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$147 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[0]$1104 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[1]$1106 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[2]$1108 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[3][0][0]$1151 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[3][0][0]$1149 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1147 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[2][0][0]$1145 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[2][0][0]$1143 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1141 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[1][0][0]$1137 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[1][0][0]$1135 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1133 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[0][0][0]$1129 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[0][0][0]$1127 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1125 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$1123 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$1121 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][1]$1118 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][0]$1115 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][0][0]$1112 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[3]$1110 ($dff) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$1912
  created 1 $alu and 0 $macc cells.

9.9. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:85$83 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:176$86 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:186$87 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:195$89 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$1946
  created 1 $alu and 0 $macc cells.

9.11. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$sub$fifo.v:219$93 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:289$94 ($logic_and) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$1950
  created 1 $alu and 0 $macc cells.

9.13. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:290$95 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:291$96 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:309$99 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:312$102 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:312$103 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:312$104 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$781 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$784 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$787 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$802 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$804 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$808 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$811 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$814 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$817 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$819 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$822 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$825 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$828 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$831 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$834 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$837 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$840 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$843 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$846 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$850 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$852 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$856 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$859 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$862 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$865 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$867 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$870 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$873 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$884 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$895 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$898 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$910 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$912 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$919 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$922 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$925 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$927 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$930 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$945 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$949 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$952 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$955 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$958 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$960 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$963 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$975 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$985 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$987 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$990 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$996 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$999 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1004 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1008 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1011 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1014 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1017 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1019 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1022 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1030 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1033 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1035 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1048 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1051 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1086 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1087 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1088 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1089 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1090 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1091 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1092 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1093 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1094 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1095 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1096 ($dff) with simplemap.

9.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 3
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32'.

9.15. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.

9.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32'.

9.17. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083 ($and) with simplemap.

9.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

9.19. Executing PROC pass (convert processes to netlists).

9.19.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.19.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.19.3. Executing PROC_INIT pass (extract init attributes).

9.19.4. Executing PROC_ARST pass (detect async resets in processes).

9.19.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2255'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

9.19.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2255'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2255'.

9.19.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.19.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2255'.
Cleaned up 0 empty switches.

9.20. Executing OPT pass (performing simple optimizations).

9.20.1. Executing OPT_EXPR pass (perform const folding).

9.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

9.20.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$<techmap.v>:222$2260'.
  removing unused `$and' cell `$and$<techmap.v>:222$2308'.
  removing unused `$and' cell `$and$<techmap.v>:222$2332'.
  removing unused `$and' cell `$and$<techmap.v>:222$2344'.
  removing unused `$and' cell `$and$<techmap.v>:222$2350'.
  removing unused `$and' cell `$and$<techmap.v>:230$2353'.
  removing unused `$and' cell `$and$<techmap.v>:230$2356'.
  removing unused `$and' cell `$and$<techmap.v>:230$2359'.
  removing unused `$and' cell `$and$<techmap.v>:230$2362'.
  removing unused `$and' cell `$and$<techmap.v>:230$2365'.
  removing unused `$and' cell `$and$<techmap.v>:230$2368'.
  removing unused `$and' cell `$and$<techmap.v>:230$2371'.
  removing unused `$and' cell `$and$<techmap.v>:230$2374'.
  removing unused `$and' cell `$and$<techmap.v>:230$2377'.
  removing unused `$and' cell `$and$<techmap.v>:230$2380'.
  removing unused `$and' cell `$and$<techmap.v>:230$2383'.
  removing unused `$and' cell `$and$<techmap.v>:230$2386'.
  removing unused `$and' cell `$and$<techmap.v>:230$2389'.
  removing unused `$and' cell `$and$<techmap.v>:230$2392'.
  removing unused `$and' cell `$and$<techmap.v>:230$2395'.
  removing unused `$and' cell `$and$<techmap.v>:230$2398'.
  removing unused `$and' cell `$and$<techmap.v>:230$2401'.
  removing unused `$and' cell `$and$<techmap.v>:230$2404'.
  removing unused `$and' cell `$and$<techmap.v>:230$2407'.
  removing unused `$and' cell `$and$<techmap.v>:230$2410'.
  removing unused `$and' cell `$and$<techmap.v>:230$2413'.
  removing unused `$and' cell `$and$<techmap.v>:230$2416'.
  removing unused `$and' cell `$and$<techmap.v>:230$2419'.
  removing unused `$and' cell `$and$<techmap.v>:230$2422'.
  removing unused `$and' cell `$and$<techmap.v>:230$2425'.
  removing unused `$and' cell `$and$<techmap.v>:230$2428'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.20.5. Finished fast OPT passes.

9.21. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2280 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2277 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2274 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2271 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2268 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2265 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2394 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2337 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2334 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2331 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2328 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2325 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2322 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2319 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2316 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2313 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2310 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2307 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2304 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2301 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2298 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2295 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2378 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2375 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2372 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2369 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2366 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2363 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2360 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2357 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2354 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2351 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2347 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2341 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2391 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2388 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2385 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2262 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2382 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2379 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2376 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2373 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2370 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2367 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2364 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2361 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2358 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2355 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2352 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2427 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2424 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2421 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2418 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2415 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2412 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2409 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2338 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2335 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2329 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2326 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2323 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2320 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2317 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2314 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2311 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2305 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2302 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2299 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2296 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2293 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2290 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2287 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2284 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2281 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2278 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2275 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2272 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2269 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2266 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2263 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2348 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2345 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2342 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2339 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2336 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2333 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2330 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2327 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2324 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2321 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2318 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2315 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2312 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2309 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2259 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:212$2257 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2306 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2426 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2303 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2423 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2300 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2420 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2297 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2417 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2294 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2291 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2414 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2288 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2411 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2285 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2408 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2282 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2279 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2276 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2405 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2273 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2402 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2270 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2399 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2267 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2396 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2264 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2261 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2393 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2258 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:212$2256 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2390 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2387 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2384 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2381 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2292 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2289 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2286 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2283 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2349 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2346 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2343 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2340 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2406 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2403 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2400 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:229$2397 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:212$2256 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2258 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2261 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2264 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2267 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2270 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2273 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2276 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2279 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2282 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2285 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2288 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2291 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2294 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2297 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2300 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2303 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2306 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2309 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2312 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2315 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2318 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2321 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2324 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2327 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2330 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2333 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2336 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2339 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2342 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2345 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2348 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2263 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2266 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2269 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2272 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2275 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2278 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2281 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2284 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2287 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2290 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2293 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2296 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2299 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2302 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2305 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2311 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2314 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2317 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2320 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2323 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2326 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2329 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2335 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2338 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2341 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2347 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2351 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2354 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2357 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2360 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2363 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2366 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2369 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2372 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2375 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2378 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2381 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2384 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2387 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2390 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2393 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2396 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2399 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2402 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2405 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2408 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2411 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2414 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2417 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2420 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2423 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2426 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:212$2257 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2259 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2262 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2265 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2268 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2271 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2274 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2277 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2280 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2283 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2286 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2289 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2292 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2295 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2298 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2301 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2304 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2307 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2310 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2313 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2316 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2319 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2322 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2325 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2328 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2331 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2334 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2337 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2340 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2343 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2346 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2349 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2352 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2355 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2358 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2361 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2364 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2367 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2370 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2373 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2376 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2379 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2382 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2385 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2388 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2391 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2394 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2397 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2400 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2403 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2406 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2409 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2412 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2415 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2418 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2421 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2424 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:229$2427 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:212$2256 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2258 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2261 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2264 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2267 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2270 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2273 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2276 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2279 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2282 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2285 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2288 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2291 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2294 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2297 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2300 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2303 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2306 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2309 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2312 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2315 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2318 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2321 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2324 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2327 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2330 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2333 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2336 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2339 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2342 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2345 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2348 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2263 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2266 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2269 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2272 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2275 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2278 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2281 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2284 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2287 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2290 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2293 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2296 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2299 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2302 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2305 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2311 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2314 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2317 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2320 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2323 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2326 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2329 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2335 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2338 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2341 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2347 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2351 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2354 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2357 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2360 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2363 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2366 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2369 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2372 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2375 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2378 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2381 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2384 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2387 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2390 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2393 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2396 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2399 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2402 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2405 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2408 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2411 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2414 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2417 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2420 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2423 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2426 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:212$2257 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2259 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2262 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2265 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2268 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2271 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2274 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2277 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2280 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2283 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2286 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2289 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2292 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2295 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2298 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2301 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2304 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2307 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2310 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2313 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2316 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2319 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2322 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2325 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2328 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2331 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2334 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2337 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2340 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2343 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2346 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2349 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2352 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2355 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2358 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2361 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2364 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2367 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2370 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2373 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2376 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2379 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2382 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2385 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2388 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2391 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2394 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2397 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2400 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2403 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2406 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2409 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2412 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2415 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2418 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2421 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2424 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2427 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:212$2256 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2258 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2261 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2264 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2267 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2270 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2273 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2276 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2279 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2282 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2285 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2288 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2291 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2294 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2297 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2300 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2303 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2306 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2309 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2312 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2315 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2318 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2321 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2324 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2327 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2330 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2333 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2336 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2339 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2342 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2345 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2348 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2263 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2266 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2269 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2272 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2275 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2278 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2281 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2284 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2287 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2290 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2293 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2296 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2299 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2302 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2305 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2311 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2314 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2317 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2320 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2323 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2326 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2329 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2335 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2338 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2341 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2347 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2351 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2354 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2357 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2360 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2363 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2366 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2369 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2372 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2375 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2378 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2381 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2384 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2387 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2390 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2393 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2396 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2399 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2402 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2405 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2408 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2411 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2414 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2417 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2420 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2423 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2426 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:212$2257 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2259 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2262 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2265 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2268 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2271 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2274 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2277 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2280 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2283 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2286 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2289 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2292 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2295 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2298 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2301 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2304 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2307 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2310 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2313 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2316 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2319 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2322 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2325 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2328 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2331 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2334 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2337 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2340 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2343 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2346 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2349 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2352 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2355 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2358 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2361 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2364 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2367 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2370 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2373 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2376 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2379 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2382 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2385 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2388 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2391 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2394 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2397 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2400 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2403 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2406 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2409 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2412 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2415 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2418 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2421 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2424 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:229$2427 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:232$122 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:241$124 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$3580
  created 1 $alu and 0 $macc cells.

9.23. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$add$fifo.v:247$125 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$le:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.

9.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$le:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $le ($le): new $alu
  creating $alu cell for $le: $auto$alumacc.cc:470:replace_alu$3584
  created 1 $alu and 0 $macc cells.

9.25. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$le$fifo.v:247$126 using $extern:wrap:$le:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:250$127 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:257$128 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:264$129 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$logic_and$fifo.v:289$131 ($logic_and) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$3648
  created 1 $alu and 0 $macc cells.

9.27. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$add$fifo.v:290$132 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$add$fifo.v:291$133 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:320$136 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$eq$fifo.v:323$138 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$logic_and$fifo.v:323$139 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$420 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$423 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$426 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$447 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$461 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$464 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$466 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$469 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$472 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$475 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$478 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$481 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$484 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$487 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$490 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$493 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$496 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$520 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$524 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$527 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$530 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$533 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$536 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$539 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$542 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$544 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$547 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$571 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$578 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$581 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$584 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$587 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$590 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$593 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$595 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$598 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$617 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$622 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$626 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$629 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$632 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$635 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$638 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$644 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$646 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$649 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$667 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$683 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$685 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$688 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$697 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$706 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$711 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$717 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$723 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$726 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$732 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$734 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$737 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$756 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$770 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$773 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$775 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procmux$778 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1076 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1077 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1078 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1079 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1080 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1081 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1082 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1083 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1084 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$procdff$1085 ($dff) with simplemap.

9.28. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32'.

9.29. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$le$fifo.v:247$126.$auto$alumacc.cc:64:get_eq$3589 ($reduce_and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$le$fifo.v:247$126.$auto$alumacc.cc:78:get_cf$3587 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$le$fifo.v:247$126.$auto$alumacc.cc:502:replace_alu$3591 ($reduce_or) with simplemap.

9.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32'.

9.31. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898 ($not) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:212$2256 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2258 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2261 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2264 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2267 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2270 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2273 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2276 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2279 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2282 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2285 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2288 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2291 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2294 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2297 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2300 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2303 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2306 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2309 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2312 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2315 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2318 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2321 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2324 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2327 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2330 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2333 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2336 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2339 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2342 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2345 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2348 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2263 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2266 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2269 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2272 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2275 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2278 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2281 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2284 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2287 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2290 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2293 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2296 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2299 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2302 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2305 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2311 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2314 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2317 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2320 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2323 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2326 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2329 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2335 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2338 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2341 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2347 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2351 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2354 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2357 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2360 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2363 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2366 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2369 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2372 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2375 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2378 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2381 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2384 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2387 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2390 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2393 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2396 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2399 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2402 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2405 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2408 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2411 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2414 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2417 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2420 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2423 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2426 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:212$2257 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2259 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2262 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2265 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2268 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2271 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2274 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2277 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2280 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2283 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2286 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2289 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2292 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2295 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2298 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2301 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2304 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2307 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2310 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2313 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2316 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2319 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2322 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2325 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2328 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2331 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2334 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2337 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2340 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2343 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2346 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2349 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2352 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2355 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2358 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2361 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2364 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2367 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2370 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2373 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2376 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2379 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2382 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2385 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2388 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2391 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2394 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2397 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2400 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2403 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2406 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2409 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2412 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2415 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2418 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2421 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2424 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:229$2427 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:212$2256 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2258 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2261 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2264 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2267 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2270 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2273 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2276 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2279 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2282 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2285 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2288 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2291 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2294 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2297 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2300 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2303 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2306 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2309 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2312 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2315 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2318 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2321 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2324 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2327 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2330 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2333 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2336 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2339 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2342 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2345 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2348 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2263 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2266 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2269 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2272 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2275 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2278 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2281 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2284 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2287 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2290 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2293 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2296 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2299 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2302 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2305 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2311 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2314 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2317 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2320 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2323 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2326 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2329 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2335 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2338 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2341 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2347 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2351 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2354 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2357 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2360 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2363 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2366 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2369 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2372 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2375 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2378 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2381 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2384 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2387 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2390 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2393 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2396 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2399 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2402 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2405 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2408 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2411 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2414 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2417 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2420 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2423 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2426 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:212$2257 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2259 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2262 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2265 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2268 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2271 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2274 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2277 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2280 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2283 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2286 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2289 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2292 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2295 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2298 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2301 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2304 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2307 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2310 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2313 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2316 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2319 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2322 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2325 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2328 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2331 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2334 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2337 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2340 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2343 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2346 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2349 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2352 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2355 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2358 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2361 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2364 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2367 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2370 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2373 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2376 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2379 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2382 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2385 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2388 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2391 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2394 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2397 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2400 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2403 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2406 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2409 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2412 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2415 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2418 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2421 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2424 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:229$2427 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:212$2256 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2258 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2261 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2264 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2267 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2270 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2273 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2276 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2279 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2282 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2285 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2288 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2291 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2294 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2297 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2300 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2303 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2306 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2309 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2312 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2315 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2318 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2321 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2324 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2327 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2330 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2333 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2336 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2339 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2342 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2345 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2348 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2263 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2266 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2269 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2272 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2275 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2278 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2281 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2284 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2287 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2290 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2293 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2296 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2299 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2302 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2305 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2311 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2314 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2317 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2320 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2323 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2326 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2329 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2335 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2338 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2341 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2347 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2351 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2354 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2357 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2360 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2363 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2366 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2369 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2372 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2375 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2378 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2381 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2384 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2387 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2390 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2393 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2396 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2399 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2402 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2405 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2408 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2411 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2414 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2417 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2420 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2423 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2426 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:212$2257 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2259 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2262 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2265 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2268 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2271 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2274 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2277 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2280 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2283 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2286 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2289 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2292 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2295 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2298 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2301 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2304 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2307 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2310 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2313 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2316 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2319 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2322 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2325 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2328 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2331 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2334 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2337 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2340 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2343 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2346 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2349 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2352 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2355 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2358 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2361 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2364 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2367 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2370 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2373 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2376 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2379 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2382 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2385 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2388 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2391 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2394 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2397 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2400 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2403 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2406 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2409 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2412 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2415 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2418 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2421 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2424 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2427 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:212$2256 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2258 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2261 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2264 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2267 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2270 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2273 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2276 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2279 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2282 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2285 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2288 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2291 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2294 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2297 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2300 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2303 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2306 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2309 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2312 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2315 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2318 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2321 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2324 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2327 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2330 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2333 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2336 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2339 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2342 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2345 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2348 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2263 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2266 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2269 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2272 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2275 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2278 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2281 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2284 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2287 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2290 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2293 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2296 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2299 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2302 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2305 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2311 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2314 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2317 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2320 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2323 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2326 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2329 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2335 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2338 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2341 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2347 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2351 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2354 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2357 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2360 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2363 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2366 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2369 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2372 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2375 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2378 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2381 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2384 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2387 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2390 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2393 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2396 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2399 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2402 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2405 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2408 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2411 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2414 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2417 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2420 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2423 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2426 ($and) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:212$2257 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2259 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2262 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2265 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2268 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2271 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2274 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2277 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2280 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2283 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2286 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2289 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2292 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2295 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2298 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2301 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2304 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2307 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2310 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2313 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2316 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2319 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2322 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2325 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2328 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2331 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2334 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2337 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2340 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2343 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2346 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2349 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2352 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2355 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2358 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2361 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2364 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2367 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2370 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2373 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2376 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2379 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2382 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2385 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2388 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2391 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2394 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2397 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2400 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2403 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2406 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2409 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2412 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2415 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2418 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2421 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2424 ($or) with simplemap.
Mapping $paramod\fifo\N=4\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:229$2427 ($or) with simplemap.
No more expansions possible.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1821' (01?) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$0$memwr$\Ram$dual_port_memory.v:18$67_EN[5:0]$71 [5] = \iWriteEnable'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2628' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2596' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2499' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2639' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2607' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2510' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2638' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2606' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2574' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2509' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2631' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2599' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2502' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2630' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2598' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2501' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3153' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2272_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2633' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2601' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2504' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2632' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2600' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2503' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3154' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2275_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3166' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2314_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2635' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2603' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2506' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2634' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2602' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2505' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3155' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2278_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2637' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2605' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2508' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2636' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2604' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2507' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3156' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2281_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3167' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2317_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3172' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2335_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2627' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2595' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2498' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2626' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2594' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2497' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3151' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2266_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2629' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2597' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2500' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3152' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2269_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3165' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2311_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2625' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2593' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2496' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2624' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2592' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3150' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2263_Y = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2623' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2591' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2559' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2622' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2590' (101) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2558' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2493' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3118' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:212$2256_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3202' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2561' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2560' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3120' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2261_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3204' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2262_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3143' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2330_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2563' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2562' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3121' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2264_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3205' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2265_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3136' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2309_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2565' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2564' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3122' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3206' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3220' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2310_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3227' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [7] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3147' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2342_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2567' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2566' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3123' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3207' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2271_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3137' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2312_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2569' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2568' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3124' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3208' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3221' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2313_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3144' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2333_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2571' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2570' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3125' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3209' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2277_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3138' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2315_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2573' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2572' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3126' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2279_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3210' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2280_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3222' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2316_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3228' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2334_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3231' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [15] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3194' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2405_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3252' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [16] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3177' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2354_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3235' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [11] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3182' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2369_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3240' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [13] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3193' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2402_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3251' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [14] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2486' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2454' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2485' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2453' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2484' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2452' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2483' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2451' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2482' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2450' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2492' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [31] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2491' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2490' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2489' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2488' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2487' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2481' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2480' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2479' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2478' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2477' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2476' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2475' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2474' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2472' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2440' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2473' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2471' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2439' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2470' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2469' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2438' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2437' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3192' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2399_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3250' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [12] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2468' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2436' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2467' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2435' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2466' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2434' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2465' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2433' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2464' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2449' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2448' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2447' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2446' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2445' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2444' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2443' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3181' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2366_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3239' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [9] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3191' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2396_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3249' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [10] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3190' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2393_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3248' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [8] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3180' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2363_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3238' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [5] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3189' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2390_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3247' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [6] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3188' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2387_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3246' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [4] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2653' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2621' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2524' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [31] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2652' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2620' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2523' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2651' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2619' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2522' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2650' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2618' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2521' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2649' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2617' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2520' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2648' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2616' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2519' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2647' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2615' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2518' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2646' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2614' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2517' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2463' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2461' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2645' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2613' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2516' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2644' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2612' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2515' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2643' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2611' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2514' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2642' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2610' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2513' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2641' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2609' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2512' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2640' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$not$<techmap.v>:258$2081_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2608' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$ternary$<techmap.v>:258$2082_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2511' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2462' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$not$<techmap.v>:258$2081_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2460' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2459' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2458' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2457' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2456' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2455' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2430' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2429' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2442' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2441' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2431' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2432' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$ternary$<techmap.v>:258$2082_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1923' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1920 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1924' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1920 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1937' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1933 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1955' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1953 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1956' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1953 [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1973' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1969' (01?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$procmux$781_Y = $logic_and$fifo.v:312$104_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1970' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1972' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1974' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1979' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1978' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1980' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2092' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [1] = \num_mem [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2156' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3101' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:212$2256_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3071' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1982' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2123' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [0] = $techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1981' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2093' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2157' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3070' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [1] = $techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2258_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1983' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1985' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1984' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1986' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1988' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1987' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1989' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2945' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2913' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2816' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2944' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2912' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2880' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3402' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:212$2256_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3486' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [0] = \rd_ptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2847' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [0] = $techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2784' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2752' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2655' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2783' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2751' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2719' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:212$2256_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [0] = \wr_ptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2686' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [0] = $techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2012' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2014' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2015' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2016' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2017' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2050' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2051' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2032' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2040' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2034' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2035' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2036' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2041' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2042' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2043' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2047' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2053' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2054' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2055' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2056' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2059' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2060' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2094' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2095' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2096' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2097' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2098' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2099' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2100' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2101' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2102' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2103' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2104' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2105' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2106' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2107' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2108' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2109' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2110' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2111' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2112' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2113' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2114' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2115' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2116' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2117' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2118' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2119' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2120' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2121' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2122' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2158' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3012' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [2] = $techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2384_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2126' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [3] = $techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2384_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2159' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3098' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3013' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2262_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3055' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2263_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3072' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2306_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2993' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2127' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2160' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3103' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2387_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3011' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2128' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2161' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3097' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2264_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2981' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2265_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3054' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2266_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3003' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2363_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3020' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2129' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2162' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3102' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2390_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3010' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2130' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2163' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3095' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2980' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2268_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3053' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2269_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3069' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2309_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2992' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2310_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3040' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2311_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3062' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2330_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2985' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2131' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2164' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3099' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2393_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2982' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2132' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2165' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3093' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2979' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2271_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3052' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2272_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3002' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2366_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3019' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2133' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2166' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3096' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2396_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3117' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2134' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2167' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3091' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2978' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2274_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3051' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2275_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3068' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2312_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2991' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2313_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3039' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2314_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3006' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2354_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3023' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2135' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2168' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3094' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2399_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3116' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2136' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2169' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3089' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2977' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2277_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3050' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2278_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3001' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2369_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3018' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2137' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2170' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3092' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2402_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3115' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2138' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2171' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3088' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2279_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2976' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2280_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3049' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2281_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3067' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2315_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2990' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2316_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3038' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2317_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3061' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2333_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2984' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2334_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3033' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2335_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3058' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2342_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3112' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2139' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2172' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3090' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2405_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3114' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2140' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3048' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3000' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2372_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2173' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3087' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2282_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3109' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2283_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3017' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2141' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2174' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3086' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2408_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3031' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2142' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3047' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2287_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3066' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2175' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3085' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2285_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3108' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2989' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2319_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3037' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2320_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3005' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2357_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3022' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2143' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2176' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3084' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2411_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3030' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2144' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3046' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2290_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2999' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2375_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2177' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3083' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2288_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3107' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2289_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3016' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2145' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2178' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3082' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2414_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3029' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2146' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3045' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2293_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3065' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2179' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3081' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2291_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3106' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2988' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2322_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3036' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2323_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3060' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2336_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2983' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2337_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3032' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2338_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3007' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2351_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3024' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2147' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2180' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3079' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2417_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3028' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2148' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2181' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3080' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2997' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2295_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3044' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2296_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2998' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2378_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3015' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2149' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2182' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3077' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2420_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3027' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2150' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2183' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3078' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2297_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2996' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2298_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3043' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2299_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3064' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2324_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2987' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2325_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3035' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2326_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3004' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2360_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3021' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2151' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2184' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3075' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2423_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3026' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2152' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2185' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3076' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2300_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2995' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2301_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3042' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3105' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2381_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3014' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2153' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2186' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3073' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:229$2426_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3025' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2154' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3041' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2305_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3034' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2329_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3009' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2341_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3008' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:222$2347_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3056' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2348_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3057' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2187' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$and$<techmap.v>:260$2083_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3074' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2303_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2994' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2304_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3063' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2327_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2986' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2328_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3059' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$and$<techmap.v>:221$2339_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3113' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2340_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3111' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.lcu.$or$<techmap.v>:221$2346_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3110' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:85$83.$auto$alumacc.cc:484:replace_alu$1914 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2155' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:263$2085_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3157' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2284_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3183' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2372_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2575' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3127' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2282_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3211' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2283_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3241' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [17] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2576' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3195' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2408_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3253' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [18] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3158' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2287_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3168' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2320_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3178' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2357_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3139' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2577' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3128' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2285_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3212' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3223' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2319_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3236' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [19] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2578' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3196' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2411_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3254' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [20] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3159' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2290_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3184' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2375_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2579' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3129' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2288_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3213' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2289_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3242' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [21] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2580' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3197' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2414_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3255' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [22] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2293_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3169' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2323_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3173' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2338_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3176' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2351_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3145' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3140' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2581' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3130' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2291_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3214' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3224' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2322_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3229' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2337_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3234' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [23] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2582' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3198' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2417_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3256' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [24] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3161' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2296_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3185' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2378_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2583' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3131' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3215' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2295_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3243' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [25] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2584' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3199' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2420_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3257' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [26] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3162' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2299_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3170' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2326_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3179' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2360_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3141' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2324_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2585' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3132' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2297_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3216' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3225' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2325_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3237' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [27] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2586' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3200' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2423_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3258' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [28] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3163' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2302_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3186' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2381_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2587' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3133' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2300_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3217' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3244' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [29] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2588' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3201' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2426_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3259' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [30] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3164' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2305_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3171' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2329_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3174' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2341_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3175' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:222$2347_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3149' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2348_Y = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3148' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3146' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2339_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3142' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2327_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2589' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$and$<techmap.v>:260$2083_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3134' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2303_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3218' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3226' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2328_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3230' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2340_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3232' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$or$<techmap.v>:221$2346_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3233' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [31] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2557' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [32] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2785' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2753' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2656' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2786' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2754' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2657' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2787' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2755' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2658' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2788' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2756' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2659' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2789' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2757' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2660' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2790' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2758' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2661' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2791' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2759' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2662' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2792' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2760' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2663' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2793' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2761' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2664' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2794' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2762' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2665' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2795' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2763' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2666' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2796' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2764' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2667' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2797' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2765' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2668' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2798' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2766' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2669' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2799' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2767' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2670' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2800' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2768' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2671' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2801' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2769' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2672' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2802' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2770' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2673' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2803' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2771' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2674' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2804' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2772' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2675' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2805' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2773' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2676' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2806' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2774' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2677' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2807' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2775' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2678' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2808' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2776' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2679' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2809' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2777' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2680' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2810' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2778' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2681' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2811' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2779' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2682' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2812' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2780' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2683' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2813' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2781' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2684' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2814' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2782' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2685' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2720' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3345' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [1] = $techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2258_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2688' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [2] = $techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2258_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2721' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3329' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2384_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3387' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2689' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3292' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2263_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2306_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2722' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3262' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3346' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2262_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3361' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2690' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2723' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3330' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2387_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3388' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2691' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3293' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2266_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3322' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2363_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2724' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3263' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2264_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3347' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2265_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3380' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2692' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2725' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3331' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2390_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3389' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2693' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3294' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2269_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3307' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2311_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3285' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2330_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2309_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2726' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3264' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3348' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3362' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2310_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3369' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2694' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2727' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3332' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2393_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3390' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2695' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3295' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2272_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3323' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2366_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2728' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3265' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3349' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2271_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3381' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2696' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2729' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3333' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2396_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3391' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2697' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3296' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2275_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3308' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2314_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2354_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3279' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2312_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2730' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3266' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3350' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3363' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2313_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3377' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2698' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2731' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3334' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2399_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3392' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2699' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3297' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2278_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3324' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2369_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2732' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3267' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3351' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2277_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3382' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2700' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2733' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3335' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2402_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3393' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2701' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3298' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2281_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3309' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2317_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3314' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2335_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3289' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2342_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3286' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2333_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3280' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2315_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2734' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3268' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2279_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3352' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2280_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3364' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2316_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3370' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2334_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3373' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2702' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2735' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3336' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2405_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3394' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2703' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3299' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3325' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2372_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2736' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3269' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2282_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3353' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2283_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3383' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2704' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2737' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3337' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2408_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3395' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2705' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3300' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2287_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3310' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2320_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3320' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2357_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3281' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2738' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3270' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2285_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3354' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3365' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2319_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3378' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2706' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2739' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3338' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2411_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3396' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2707' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3301' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2290_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3326' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2375_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2740' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3271' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2288_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3355' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2289_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3384' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2708' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2741' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2414_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3397' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2709' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3302' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2293_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3311' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2323_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3315' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2338_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3318' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2351_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3287' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3282' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2742' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3272' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2291_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3356' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3366' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2322_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3371' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2337_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3376' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2710' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2743' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2417_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3398' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2711' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3303' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2296_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3327' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2378_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2744' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3273' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3357' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2295_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3385' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2712' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2745' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2420_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3399' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2713' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2299_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3312' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2326_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3321' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2360_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3283' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2324_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2746' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3274' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2297_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3358' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3367' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2325_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3379' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2714' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2747' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2423_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3400' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2715' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3328' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2381_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2748' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3275' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2300_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3359' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3386' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2716' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2749' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2426_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3401' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2717' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3306' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2305_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3313' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2329_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3316' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2341_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3317' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2347_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3291' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2348_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3290' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3288' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2339_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3284' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2327_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2750' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3276' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2303_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3360' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3368' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2328_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3372' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2340_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3374' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2346_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3375' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:290$95.$auto$alumacc.cc:484:replace_alu$1952 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2718' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:290$95.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2946' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2914' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2817' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2947' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2915' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2818' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2948' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2916' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2819' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2949' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2917' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2820' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2950' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2918' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2821' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2951' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2919' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2822' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2952' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2920' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2823' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2953' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2921' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2824' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2954' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2922' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2825' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2955' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2923' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2826' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2956' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2924' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2827' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2957' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2925' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2828' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2958' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2926' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2829' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2959' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2927' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2830' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2960' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2928' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2831' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2961' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2929' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2832' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2962' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2930' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2833' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2963' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2931' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2834' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2964' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2932' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2835' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2965' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2933' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2836' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2966' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2934' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2837' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2967' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2935' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2838' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2968' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2936' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2839' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2969' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2937' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2840' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2970' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2938' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2841' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2971' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2939' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2842' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2972' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2940' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2843' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2973' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2941' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2844' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2974' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2942' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2845' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2975' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$not$<techmap.v>:258$2086_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2943' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$ternary$<techmap.v>:258$2087_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2846' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:262$2089_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2881' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3487' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [1] = $techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2258_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2849' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [2] = $techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2258_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2882' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3471' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2384_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3529' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2850' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3434' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2263_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3419' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2306_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2883' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3404' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3488' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2262_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3503' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2884' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3472' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2387_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3530' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2852' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3435' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2266_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3464' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2363_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2885' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3405' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2264_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3489' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2265_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3522' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2853' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2886' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3473' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2390_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3531' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2854' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3436' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2269_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3449' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2311_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3427' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2330_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3420' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2309_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2887' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3406' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3490' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3504' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2310_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3511' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2855' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2888' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3474' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2393_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3532' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2856' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3437' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2272_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2366_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2889' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3407' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3491' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2271_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3523' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2857' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2890' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3475' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2396_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3533' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2858' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3438' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2275_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3450' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2314_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3461' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2354_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3421' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2312_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2891' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3408' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3492' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3505' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2313_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3519' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2859' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2892' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3476' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2399_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3534' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2860' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3439' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2278_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2369_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2893' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3409' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3493' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2277_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3524' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2861' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2894' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3477' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2402_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3535' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2862' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3440' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2281_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3451' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2317_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3456' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2335_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3431' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2342_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3428' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2333_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3422' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2315_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2895' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3410' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2279_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3494' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2280_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3506' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2316_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3512' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2334_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3515' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2863' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2896' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3478' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2405_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3536' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2864' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3441' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2372_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2897' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3411' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2282_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3495' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2283_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3525' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2865' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2898' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3479' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2408_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3537' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2866' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3442' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2287_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3452' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2320_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3462' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2357_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3423' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2899' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3412' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2285_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3496' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3507' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2319_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3520' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2867' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2900' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3480' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2411_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3538' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2868' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3443' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2290_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3468' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2375_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2901' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3413' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2288_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3497' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2289_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3526' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2869' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2902' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3481' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2414_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3539' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2870' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3444' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2293_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3453' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2323_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3457' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2338_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3460' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2351_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3429' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3424' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2903' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3414' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2291_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3498' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3508' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2322_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3513' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2337_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3518' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2871' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2904' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3482' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2417_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3540' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2872' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3445' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2296_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3469' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2378_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2905' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3415' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3499' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2295_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3527' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2873' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2906' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3483' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2420_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3541' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2874' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3446' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2299_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3454' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2326_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3463' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2360_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3425' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2324_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2907' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3416' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2297_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3500' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3509' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2325_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3521' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2875' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2908' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3484' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2423_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3542' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2876' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3447' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3470' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2381_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2909' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3417' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2300_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3501' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3528' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2877' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2910' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3485' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:229$2426_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3543' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2878' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3448' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2305_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3455' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2329_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3458' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2341_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3459' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:222$2347_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3433' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2348_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3432' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3430' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2339_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3426' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2327_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$and$<techmap.v>:260$2088_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3418' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$and$<techmap.v>:221$2303_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3502' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3510' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2328_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3514' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2340_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3516' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.lcu.$or$<techmap.v>:221$2346_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3517' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:291$96.$auto$alumacc.cc:484:replace_alu$1952 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2879' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:291$96.$auto$alumacc.cc:470:replace_alu$1950.$xor$<techmap.v>:263$2090_Y [32] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3546' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3544 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3544 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3549' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3544 [3] = \num_mem [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3550' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3544 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3564' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3562 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3565' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3562 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3568' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3562 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3596' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3593 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3599' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3593 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3613' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3611 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3617' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3611 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3635' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3629 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3653' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3651 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3654' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3651 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3655' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3651 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3656' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3651 [3] = \num_mem [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4033' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4001' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3937' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4032' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4000' (100) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3968' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4547' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:212$2256_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4631' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3687' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3692' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3678' (01?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$procmux$420_Y = $logic_and$fifo.v:323$139_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3679' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3903' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [0] = $techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3686' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3691' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4034' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4002' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3938' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3969' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4632' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [1] = $techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2258_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3688' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3693' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4035' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4003' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3939' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [3] = \num_mem [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3970' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4674' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [2] = $techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2384_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3689' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3694' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4036' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4004' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3940' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [4] = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3971' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4549' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4633' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2262_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4648' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [3] = $techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2306_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3690' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3695' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4516' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4484' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4420' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4515' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4483' (100) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4451' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4973' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:212$2256_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5057' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [0] = \rd_ptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4386' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [0] = $techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4517' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4485' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4421' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [2] = \rd_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4452' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5058' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [1] = $techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2258_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4518' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4486' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4422' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [3] = \rd_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4453' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5100' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [2] = $techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2384_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4355' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4323' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4259' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4354' (1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4322' (100) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4290' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4831' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:212$2256_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4915' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [0] = \wr_ptr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4225' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [0] = $techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4356' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4324' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4260' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [2] = \wr_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4291' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4916' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [1] = $techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2258_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4357' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4325' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4261' (?0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [3] = \wr_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4292' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4958' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [2] = $techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2384_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3749' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3754' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3759' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3764' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3769' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3774' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3779' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3748' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3753' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3758' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3763' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4162' (??1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [1] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4161' (??1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [0] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4163' (??1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [2] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4164' (??1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [3] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4165' (??1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [4] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4037' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4005' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3941' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3972' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4675' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [4] = $techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2387_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3908' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [5] = $techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2387_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4166' (??1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [5] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4102' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [5] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4038' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4006' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3942' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4580' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2266_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4609' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2363_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3973' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4550' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2264_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4634' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2265_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4667' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3909' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4199' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4167' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4103' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4039' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4007' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3943' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3974' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4618' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2390_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4676' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3910' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4200' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4168' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4104' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3863' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3878' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3876 [1] = $auto$simplemap.cc:127:simplemap_reduce$3859 [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4040' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4008' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3944' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4581' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2269_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4594' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2311_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4572' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2330_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4565' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2309_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3975' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4551' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4635' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4649' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2310_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4656' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3911' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4201' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4169' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4105' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4041' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4009' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3945' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3976' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4619' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2393_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4677' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3912' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4202' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4170' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4106' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3864' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4042' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4010' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3946' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4582' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2272_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4610' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2366_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3977' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4552' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4636' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2271_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4668' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3913' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4203' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4171' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4107' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4043' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4011' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3947' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3978' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4620' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2396_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4678' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3914' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4204' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4172' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4108' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3865' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3879' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3876 [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4044' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4012' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3948' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4583' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2275_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4595' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2314_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4606' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2354_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4566' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2312_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3979' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4553' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4637' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4650' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2313_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4664' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3915' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4205' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4173' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4109' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4045' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4013' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3949' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3980' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4621' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2399_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4679' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3916' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4206' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4174' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4110' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3866' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4046' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4014' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3950' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4584' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2278_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4611' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2369_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3981' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4554' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4638' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2277_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4669' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3917' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4207' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4175' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4111' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4047' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4015' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3951' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3982' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4622' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2402_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4680' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3918' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4208' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4176' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4112' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3867' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3880' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3876 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3887' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3885 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3891' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3890 [0] = $auto$simplemap.cc:127:simplemap_reduce$3885 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4048' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4016' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3952' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4585' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2281_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4596' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2317_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4601' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2335_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4576' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2342_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4573' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2333_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4567' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2315_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3983' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4555' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2279_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4639' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2280_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4651' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2316_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4657' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2334_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4660' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3919' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4209' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4177' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4113' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4049' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4017' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3953' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3984' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4623' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2405_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4681' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3920' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4210' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4178' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4114' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3868' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4050' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4018' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3954' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4586' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4612' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2372_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3985' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4556' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2282_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4640' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2283_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4670' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3921' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4211' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4179' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4115' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4051' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4019' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3955' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3986' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4624' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2408_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4682' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3922' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4212' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4180' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4116' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3869' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3881' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3876 [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4052' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4020' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3956' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4587' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2287_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4597' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2320_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4607' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2357_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4568' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3987' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4557' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2285_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4641' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4652' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2319_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4665' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3923' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4213' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4181' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4117' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4053' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4021' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3957' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3988' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4625' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2411_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4683' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3924' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4214' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4182' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4118' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3870' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4054' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4022' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3958' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4588' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2290_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4613' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2375_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3989' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4558' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2288_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4642' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2289_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4671' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3925' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4215' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4183' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4119' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4055' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4023' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3959' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3990' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4626' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2414_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4684' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3926' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4216' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4184' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4120' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3871' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3882' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3876 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3888' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3885 [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4056' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4024' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3960' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4589' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2293_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4598' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2323_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4602' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2338_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4605' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2351_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4574' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4569' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3991' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4559' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2291_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4643' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4653' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2322_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4658' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2337_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4663' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3927' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4217' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4185' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4121' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4057' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4025' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3961' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3992' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4627' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2417_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4685' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3928' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4218' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4186' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4122' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3872' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4058' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4026' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3962' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4590' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2296_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4614' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2378_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3993' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4560' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4644' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2295_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4672' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3929' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4219' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4187' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4123' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4059' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4027' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3963' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3994' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4628' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2420_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4686' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3930' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4220' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4188' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4124' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3873' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3883' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3876 [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4060' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4028' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3964' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4591' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2299_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4599' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2326_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4608' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2360_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4570' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2324_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3995' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4561' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2297_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4645' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4654' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2325_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4666' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3931' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4221' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4189' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4125' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4061' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4029' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3965' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3996' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4629' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2423_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4687' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3932' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4222' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4190' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4126' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3874' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4062' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4030' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3966' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4592' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4615' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2381_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3997' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4562' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2300_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4646' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4673' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3933' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4223' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4191' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4127' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4063' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$not$<techmap.v>:258$3854_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4031' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$ternary$<techmap.v>:258$3855_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3967' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3998' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4630' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:229$2426_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4688' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3934' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [31] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4224' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$not$<techmap.v>:258$3854_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4192' (011) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$ternary$<techmap.v>:258$3855_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4128' (01) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3875' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3859 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3884' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3876 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3889' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3885 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3892' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3890 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3894' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$rtlil.cc:1603:ReduceAnd$3590 = $auto$simplemap.cc:127:simplemap_reduce$3885 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4728' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2284_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4729' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2287_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4739' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2320_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4730' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2290_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4731' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2293_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4740' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2323_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4744' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2338_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4732' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2296_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4733' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2299_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4741' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2326_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4734' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2302_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4735' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2305_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4742' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2329_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4745' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2341_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4746' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2347_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4724' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2272_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4725' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2275_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4737' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2314_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4726' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2278_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4727' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2281_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4738' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2317_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4743' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2335_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4723' (11) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2269_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4736' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2311_Y = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2266_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4689' (?1) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:212$2256_Y = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:262$3857_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4134' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4776' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2265_Y = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2264_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4707' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2309_Y = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2264_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4136' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4135' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4693' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4777' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4791' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2310_Y = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2264_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4718' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2342_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4138' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4137' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4694' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4778' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2271_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4708' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2312_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4140' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4139' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4695' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4779' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4792' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2313_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4715' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2333_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4142' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4141' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4696' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4780' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2277_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4709' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2315_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4144' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4143' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4697' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2279_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4781' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2280_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4793' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2316_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4799' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2334_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4802' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [15] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4720' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2348_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4146' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4145' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4698' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2282_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4782' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2283_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4710' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4148' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4147' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4699' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2285_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4783' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4794' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2319_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4716' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4150' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4149' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4700' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2288_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4784' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2289_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4711' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4152' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4151' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4701' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2291_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4785' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4795' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2322_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4800' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2337_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4719' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4154' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4153' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4702' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4786' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2295_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4712' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2324_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4156' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4155' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4703' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2297_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4787' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4796' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2325_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4717' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2339_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4158' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4157' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4704' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2300_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4788' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2301_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4713' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2327_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4160' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4159' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$and$<techmap.v>:260$3856_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4705' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2303_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4789' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4797' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2328_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4801' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2340_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4803' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$or$<techmap.v>:221$2346_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4804' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [31] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3768' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3773' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3778' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3750' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3755' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3760' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3765' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3770' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3775' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3780' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3751' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3756' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3761' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3766' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3771' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3776' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3781' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3752' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3757' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3762' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3767' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3772' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3777' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3782' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3804' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3794' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3795' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3796' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3797' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3798' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3799' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3805' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3806' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3807' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3808' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3802' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3809' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3813' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3819' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3816' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3820' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3821' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3817' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3822' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3826' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3827' in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4593' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2305_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4600' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2329_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4603' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2341_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4604' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:222$2347_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4578' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2348_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4577' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4575' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2339_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4571' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2327_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3999' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$and$<techmap.v>:260$3856_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4563' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$and$<techmap.v>:221$2303_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4647' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4655' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2328_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4659' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2340_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4661' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.lcu.$or$<techmap.v>:221$2346_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4662' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:247$125.$auto$alumacc.cc:484:replace_alu$3582 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3935' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:263$3858_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4760' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2390_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4818' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [6] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4761' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2393_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4819' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [8] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4752' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2366_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4810' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [9] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4762' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2396_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4820' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [10] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4748' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2354_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4806' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [11] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4763' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2399_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4821' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [12] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4753' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2369_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4811' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [13] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4764' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2402_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4822' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [14] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4765' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2405_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4823' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [16] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4754' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2372_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4812' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [17] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4766' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2408_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4824' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [18] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4749' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2357_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4807' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [19] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4767' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2411_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4825' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [20] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4755' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2375_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4813' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [21] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4768' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2414_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4826' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [22] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4747' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2351_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4805' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [23] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4769' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2417_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4827' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [24] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4756' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2378_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4814' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [25] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4770' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2420_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4828' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [26] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4750' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2360_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4808' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [27] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4771' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2423_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4829' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [28] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4757' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2381_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4815' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [29] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4772' (1?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2426_Y = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4830' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [30] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4096' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [32] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4358' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4326' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4262' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4293' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4833' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4917' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2262_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4932' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [3] = $techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2306_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4229' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [4] = $techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2306_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4359' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4327' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4263' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4294' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4901' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2387_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4959' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4230' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4360' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4328' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4264' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4864' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2266_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4893' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2363_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4295' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4834' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2264_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4918' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2265_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4951' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4231' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4361' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4329' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4265' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4296' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4902' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2390_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4960' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4232' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4362' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4330' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4266' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4865' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2269_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4878' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2311_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4856' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2330_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4849' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2309_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4297' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4835' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4919' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4933' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2310_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4940' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4233' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4363' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4331' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4267' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4298' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4903' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2393_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4961' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4234' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4364' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4332' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4268' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4866' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2272_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4894' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2366_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4299' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4836' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4920' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2271_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4952' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4235' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4365' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4333' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4269' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4300' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4904' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2396_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4962' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4236' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4366' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4334' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4270' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4867' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2275_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4879' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2314_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4890' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2354_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4850' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2312_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4301' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4837' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4921' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4934' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2313_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4948' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4237' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4367' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4335' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4271' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4302' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4905' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2399_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4963' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4238' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4368' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4336' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4272' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4868' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2278_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4895' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2369_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4303' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4838' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4922' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2277_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4953' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4239' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4369' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4337' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4273' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4304' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4906' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2402_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4964' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4240' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4370' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4338' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4274' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4869' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2281_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4880' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2317_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4885' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2335_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4860' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2342_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4857' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2333_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4851' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2315_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4305' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4839' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2279_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4923' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2280_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4935' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2316_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4941' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2334_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4944' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4241' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4371' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4339' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4275' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4306' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4907' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2405_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4965' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4242' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4372' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4340' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4276' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4870' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4896' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2372_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4307' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4840' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2282_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4924' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2283_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4954' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4243' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4373' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4341' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4277' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4308' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4908' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2408_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4966' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4244' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4374' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4342' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4278' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4871' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2287_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4881' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2320_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4891' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2357_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4852' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4309' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4841' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2285_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4925' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4936' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2319_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4949' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4245' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4375' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4343' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4279' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4310' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4909' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2411_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4967' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4246' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4376' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4344' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4280' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4872' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2290_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4897' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2375_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4311' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4842' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2288_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4926' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2289_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4955' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4247' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4377' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4345' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4281' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4312' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4910' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2414_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4968' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4248' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4378' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4346' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4282' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4873' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2293_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4882' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2323_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4886' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2338_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4889' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2351_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4858' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4853' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4313' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4843' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2291_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4927' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4937' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2322_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4942' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2337_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4947' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4249' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4379' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4347' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4283' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4314' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4911' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2417_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4969' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4250' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4380' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4348' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4284' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4874' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2296_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4898' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2378_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4315' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4844' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4928' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2295_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4956' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4251' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4381' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4349' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4285' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4316' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4912' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2420_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4970' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4252' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4382' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4350' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4286' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4875' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2299_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4883' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2326_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4892' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2360_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4854' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2324_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4317' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4845' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2297_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4929' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4938' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2325_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4950' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4253' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4383' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4351' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4287' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4318' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4913' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2423_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4971' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4254' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4384' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4352' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4288' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4876' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4899' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2381_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4319' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4846' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2300_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4930' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4957' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4255' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4385' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4353' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4289' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4320' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4914' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2426_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4972' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4256' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4877' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2305_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4884' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2329_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4887' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2341_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4888' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2347_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4862' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2348_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4861' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4859' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2339_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4855' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2327_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4321' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4847' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2303_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4931' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4939' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2328_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4943' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2340_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4945' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2346_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4946' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:290$132.$auto$alumacc.cc:484:replace_alu$3650 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4257' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:290$132.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4519' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4487' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4423' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4454' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4975' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5059' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2262_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5074' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [3] = $techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2306_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4390' (0?) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [4] = $techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2306_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4520' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4488' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4424' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4455' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5043' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2387_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5101' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4391' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4521' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4489' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4425' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5006' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2266_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5035' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2363_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4456' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4976' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2264_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5060' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2265_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5093' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4392' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4522' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4490' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4426' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4457' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5044' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2390_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5102' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4393' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4523' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4491' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4427' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5007' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2269_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5020' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2311_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4998' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2330_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4991' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2309_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4458' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4977' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2267_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5061' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5075' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2310_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5082' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4394' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4524' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4492' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4428' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4459' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5045' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2393_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5103' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4395' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4525' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4493' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4429' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5008' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2272_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5036' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2366_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4460' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4978' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2270_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5062' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2271_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5094' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4396' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4526' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4494' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4430' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4461' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5046' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2396_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5104' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4397' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4527' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4495' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4431' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5009' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2275_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5021' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2314_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5032' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2354_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4992' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2312_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4462' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4979' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5063' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5076' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2313_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5090' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4398' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4528' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4496' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4432' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4463' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5047' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2399_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5105' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4399' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4529' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4497' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4433' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5010' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2278_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5037' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2369_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4464' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4980' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5064' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2277_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5095' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4400' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4530' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4498' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4434' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4465' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5048' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2402_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5106' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4401' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4531' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4499' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4435' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5011' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2281_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5022' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2317_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5027' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2335_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5002' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2342_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4999' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2333_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4993' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2315_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4466' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4981' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2279_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5065' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2280_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5077' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2316_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5083' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2334_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5086' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4402' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4532' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4500' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4436' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4467' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5049' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2405_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5107' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4403' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4533' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4501' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4437' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5012' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5038' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2372_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4468' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4982' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2282_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5066' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2283_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5096' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4404' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4534' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4502' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4438' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4469' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5050' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2408_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5108' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4405' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4535' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4503' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4439' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5013' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2287_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5023' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2320_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5033' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2357_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4994' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2318_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4470' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4983' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2285_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5067' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2286_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5078' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2319_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5091' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4406' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4536' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4504' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4440' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4471' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5051' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2411_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5109' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4407' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4537' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4505' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4441' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5014' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2290_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5039' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2375_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4472' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4984' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2288_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5068' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2289_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5097' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4408' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4538' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4506' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4442' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4473' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5052' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2414_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5110' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4409' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4539' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4507' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4443' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5015' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2293_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5024' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2323_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5028' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2338_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5031' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2351_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5000' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2336_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4995' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2321_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4474' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4985' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2291_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5069' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2292_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5079' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2322_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5084' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2337_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5089' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4410' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4540' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4508' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4444' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4475' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5053' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2417_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5111' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4411' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4541' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4509' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4445' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5016' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2296_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5040' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2378_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4476' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4986' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2294_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5070' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2295_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5098' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4412' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4542' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4510' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4446' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4477' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5054' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2420_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5112' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4413' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4543' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4511' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4447' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5017' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2299_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5025' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2326_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5034' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2360_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4996' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2324_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4478' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4987' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2297_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5071' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5080' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2325_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5092' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4414' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4544' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4512' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4448' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4479' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5055' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2423_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5113' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4415' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4545' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4513' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4449' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5018' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5041' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2381_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4480' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4988' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2300_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5072' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5099' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4416' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4546' (0) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$not$<techmap.v>:258$3898_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4514' (010) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$ternary$<techmap.v>:258$3899_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4450' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:262$3901_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4481' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5056' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:229$2426_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5114' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4417' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5019' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2305_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5026' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2329_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5029' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2341_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5030' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:222$2347_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5004' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2348_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5003' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2345_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5001' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2339_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4997' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2327_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4482' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$and$<techmap.v>:260$3900_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4989' (const_and) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$and$<techmap.v>:221$2303_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5073' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5081' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2328_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5085' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2340_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5087' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.lcu.$or$<techmap.v>:221$2346_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5088' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:291$133.$auto$alumacc.cc:484:replace_alu$3650 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4418' (00) in module `$paramod\fifo\N=4\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:291$133.$auto$alumacc.cc:470:replace_alu$3648.$xor$<techmap.v>:263$3902_Y [32] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1664' (01?) in module `\Demux_D0_D1' with constant driver `$procmux$238_Y = \selectorL1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1733' (01?) in module `\demux' with constant driver `$procmux$172_Y = \selectorL1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1386' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1384 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1388' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1384 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1390' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1384 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1389' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1384 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1357' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1352 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1355' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1352 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1354' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1352 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1358' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1352 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1338' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1334 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1337' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1334 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1336' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1334 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1340' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1334 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1424' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1420 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1425' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1420 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1426' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1420 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1319' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1314 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1318' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1314 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1317' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1314 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1316' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1314 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1423' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1420 [1] = \state [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1264' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1263' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1265' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1266' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1332' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1311' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1292' (01?) in module `\fsmControl' with constant driver `$procmux$356_Y [4] = $ne$fsm_Control.v:111$26_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1291' (00?) in module `\fsmControl' with constant driver `$procmux$356_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1288' (00?) in module `\fsmControl' with constant driver `$procmux$356_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1289' (00?) in module `\fsmControl' with constant driver `$procmux$356_Y [1] = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1282' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1281' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1280' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1278' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1279' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1267' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1245' (01?) in module `\fsmControl' with constant driver `$procmux$331_Y [4] = \reset_L'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1244' (00?) in module `\fsmControl' with constant driver `$procmux$331_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1249' (00?) in module `\fsmControl' with constant driver `$procmux$334_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1243' (00?) in module `\fsmControl' with constant driver `$procmux$331_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1248' (00?) in module `\fsmControl' with constant driver `$procmux$334_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1242' (00?) in module `\fsmControl' with constant driver `$procmux$331_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1247' (00?) in module `\fsmControl' with constant driver `$procmux$334_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1500' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1488' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1407_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1499' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1496' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1406_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1501' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1484' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1408_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1502' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1573' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1409_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1503' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1498' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1410_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1504' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1494' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1411_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1505' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1492' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1412_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1506' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1490' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1413_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1507' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1486' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1414_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1508' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1482' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1415_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1509' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1609' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1416_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1510' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1600' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1417_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1511' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1596' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1418_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1512' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$416.$and$<techmap.v>:434$1405_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1598' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$416.$reduce_or$<techmap.v>:441$1419_Y = $techmap$procmux$416.$and$<techmap.v>:434$1404_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1514' (1?) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1257_Y [1] = $procmux$359_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1513' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1257_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1515' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1257_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1516' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1257_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1517' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1257_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1553' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1520' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1518 [1] = $techmap$procmux$336.$and$<techmap.v>:434$1255_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1524' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$336.$reduce_or$<techmap.v>:441$1258_Y = $auto$simplemap.cc:127:simplemap_reduce$1521'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1616' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1253_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1526' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1525 [0] = $techmap$procmux$336.$and$<techmap.v>:434$1254_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1554' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1256_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1527' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1525 [1] = $techmap$procmux$336.$and$<techmap.v>:434$1255_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1617' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1253_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1533' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1532 [0] = $techmap$procmux$336.$and$<techmap.v>:434$1254_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1538' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$336.$reduce_or$<techmap.v>:441$1260_Y = $auto$simplemap.cc:127:simplemap_reduce$1535'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1545' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$336.$reduce_or$<techmap.v>:441$1262_Y = $auto$simplemap.cc:127:simplemap_reduce$1542'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1618' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1253_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1547' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1546 [0] = $techmap$procmux$336.$and$<techmap.v>:434$1254_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1556' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$336.$and$<techmap.v>:434$1256_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1548' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$1546 [1] = $techmap$procmux$336.$and$<techmap.v>:434$1255_Y [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1552' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$336.$reduce_or$<techmap.v>:441$1261_Y = $auto$simplemap.cc:127:simplemap_reduce$1549'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1577' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$397.$and$<techmap.v>:434$1307_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1579' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$397.$reduce_or$<techmap.v>:441$1309_Y = $techmap$procmux$397.$and$<techmap.v>:434$1308_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1584' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$381.$and$<techmap.v>:434$1307_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1586' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$381.$reduce_or$<techmap.v>:441$1309_Y = $techmap$procmux$381.$and$<techmap.v>:434$1308_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1594' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$373.$and$<techmap.v>:434$1308_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1593' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$373.$reduce_or$<techmap.v>:441$1309_Y = $techmap$procmux$373.$and$<techmap.v>:434$1307_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1332' (01?) in module `\fsmControl' with constant driver `$procmux$400_Y = $auto$simplemap.cc:168:logic_reduce$1209'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1656' (01?) in module `\mux' with constant driver `\selectorL1 = $logic_and$mux.v:15$30_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1635' (01?) in module `\mux' with constant driver `$procmux$303_Y = $logic_and$mux.v:32$35_Y'.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2551' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [26] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2551' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2540' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [15] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2540' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2542' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [17] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2542' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2544' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [19] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2544' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2529' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [4] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2529' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2532' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [7] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2532' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2550' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [25] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2550' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2541' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [16] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2541' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2091' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2525'.
    Redirecting output \Y: $techmap$techmap$add$fifo.v:85$83.$auto$alumacc.cc:470:replace_alu$1912.$xor$<techmap.v>:262$2084_Y [0] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2091' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2534' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [9] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2534' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2548' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [23] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2548' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2538' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [13] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2538' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2552' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [27] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2552' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2531' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [6] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2531' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2536' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [11] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2536' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3135' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3187'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:221$2306_Y = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.lcu.$and$<techmap.v>:229$2384_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3135' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2553' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [28] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2553' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2539' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [14] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2539' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2537' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [12] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2537' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2549' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [24] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2549' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2556' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [31] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2556' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2530' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [5] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2530' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2543' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [18] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2543' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2555' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [30] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2555' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2547' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [22] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2547' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1957' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2495'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1953 [2] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1957' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1936' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2494'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1933 [1] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:262$2084_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1936' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1935' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2525'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1933 [0] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1935' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2533' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [8] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2533' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2545' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [20] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2545' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1922' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2525'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1920 [0] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1922' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2554' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [29] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2554' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:177:logic_reduce$1916' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1961'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$1915 = $auto$simplemap.cc:127:simplemap_reduce$1960
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$1916' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2546' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [21] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2546' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2059' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1932'.
    Redirecting output \Y: $procmux$1030_Y = $eq$fifo.v:186$87_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2059' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2040' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1965'.
    Redirecting output \Y: $procmux$916_Y = $eq$fifo.v:204$91_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2040' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2047' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1919'.
    Redirecting output \Y: $procmux$973_Y = $eq$fifo.v:176$86_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2047' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2050' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$1945'.
    Redirecting output \Y: $procmux$904_Y = $eq$fifo.v:195$89_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2050' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3219' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3245'.
    Redirecting output \Y: $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [3] = $techmap$sub$fifo.v:219$93.$auto$alumacc.cc:484:replace_alu$1948 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3219' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2528' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [3] = $techmap$techmap$sub$fifo.v:219$93.$auto$alumacc.cc:470:replace_alu$1946.$xor$<techmap.v>:263$2085_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2528' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4078' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [14] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4078' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4095' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [31] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4095' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4087' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [23] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4087' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4094' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [30] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4094' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4084' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [20] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4084' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4083' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [19] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4083' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4079' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [15] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4079' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4082' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [18] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4082' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4073' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [9] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4073' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4085' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [21] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4085' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4077' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [13] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4077' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4086' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [22] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4086' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4093' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [29] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4093' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4075' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [11] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4075' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4074' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [10] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4074' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4089' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [25] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4089' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4090' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [26] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4090' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3862' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4722'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3859 [2] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2266_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$3862' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3662' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3671'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3660 [1] = $auto$simplemap.cc:168:logic_reduce$3669 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3662' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3661' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3670'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3660 [0] = $auto$simplemap.cc:168:logic_reduce$3669 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3661' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4072' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [8] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4072' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4080' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [16] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4080' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3631' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3936'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3629 [0] = $techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3631' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4751' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4714'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:229$2363_Y = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:221$2330_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4751' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3616' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3634'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3611 [3] = $auto$simplemap.cc:250:simplemap_eqne$3629 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3616' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3615' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3633'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3611 [2] = $auto$simplemap.cc:250:simplemap_eqne$3629 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3615' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3614' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3632'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3611 [1] = $auto$simplemap.cc:250:simplemap_eqne$3629 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3614' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3598' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3634'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3593 [3] = $auto$simplemap.cc:250:simplemap_eqne$3629 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3598' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3597' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3633'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3593 [2] = $auto$simplemap.cc:250:simplemap_eqne$3629 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3597' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3595' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3936'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3593 [0] = $techmap$techmap$add$fifo.v:247$125.$auto$alumacc.cc:470:replace_alu$3580.$xor$<techmap.v>:262$3857_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3595' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4076' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [12] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4076' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3572' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3670'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3571 [0] = $auto$simplemap.cc:168:logic_reduce$3669 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3572' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3567' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3634'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3562 [3] = $auto$simplemap.cc:250:simplemap_eqne$3629 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3567' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3566' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3633'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3562 [2] = $auto$simplemap.cc:250:simplemap_eqne$3629 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3566' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4092' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [28] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4092' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4071' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4070'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [7] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4071' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3554' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3670'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3553 [0] = $auto$simplemap.cc:168:logic_reduce$3669 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3554' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3548' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3633'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3544 [2] = $auto$simplemap.cc:250:simplemap_eqne$3629 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3548' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4721' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3861'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.lcu.$and$<techmap.v>:222$2263_Y = $auto$simplemap.cc:127:simplemap_reduce$3859 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4721' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4088' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [24] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4088' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4081' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4091'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [17] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4081' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3804' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3668'.
    Redirecting output \Y: $procmux$551_Y = $eq$fifo.v:155$118_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$3804' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3813' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3676'.
    Redirecting output \Y: $procmux$665_Y = $eq$fifo.v:107$108_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$3813' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3819' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3646'.
    Redirecting output \Y: $procmux$694_Y = $eq$fifo.v:148$117_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$3819' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$3826' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3561'.
    Redirecting output \Y: $procmux$751_Y = $eq$fifo.v:116$110_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$3826' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3664' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3673'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3663 = $auto$simplemap.cc:168:logic_reduce$3672
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3664' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3622' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3640'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3620 [1] = $auto$simplemap.cc:127:simplemap_reduce$3638 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3622' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3604' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3640'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3602 [1] = $auto$simplemap.cc:127:simplemap_reduce$3638 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3604' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3573' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3640'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3571 [1] = $auto$simplemap.cc:127:simplemap_reduce$3638 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3573' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4798' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4809'.
    Redirecting output \Y: $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [7] = $techmap$le$fifo.v:247$126.$auto$alumacc.cc:484:replace_alu$3586 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4798' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4091' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4070'.
    Redirecting output \Y: $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [27] = $techmap$techmap$le$fifo.v:247$126.$auto$alumacc.cc:470:replace_alu$3584.$xor$<techmap.v>:263$3858_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4091' from module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1395' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1431'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1393 [1] = $auto$simplemap.cc:127:simplemap_reduce$1429 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1395' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1344' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1362'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1343 [0] = $auto$simplemap.cc:127:simplemap_reduce$1361 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1344' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1325' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1431'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1323 [1] = $auto$simplemap.cc:127:simplemap_reduce$1429 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1325' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1324' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1362'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1323 [0] = $auto$simplemap.cc:127:simplemap_reduce$1361 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1324' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1234' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1296'.
    Redirecting output \Y: $procmux$324_Y [3] = $procmux$361_Y [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1234' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1231' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1293'.
    Redirecting output \Y: $procmux$324_Y [0] = $procmux$361_Y [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1231' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1221' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1602'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1219 [1] = $auto$simplemap.cc:127:simplemap_reduce$1601 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1221' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1220' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1227'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1219 [0] = $auto$simplemap.cc:127:simplemap_reduce$1226 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1220' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1199' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1206'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1197 [1] = $auto$simplemap.cc:168:logic_reduce$1204 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1199' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1198' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1205'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1197 [0] = $auto$simplemap.cc:168:logic_reduce$1204 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1198' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1225' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1227'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1100 = $auto$simplemap.cc:127:simplemap_reduce$1226 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1225' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1297' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1235'.
    Redirecting output \Y: $procmux$361_Y [4] = $procmux$324_Y [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1297' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1480' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1227'.
    Redirecting output \Y: $techmap$procmux$416.$reduce_or$<techmap.v>:445$1402_Y = $auto$simplemap.cc:127:simplemap_reduce$1226 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1480' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1201' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1208'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1200 = $auto$simplemap.cc:168:logic_reduce$1207
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1201' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1203' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1210'.
    Redirecting output \Y: $ne$fsm_Control.v:90$23_Y = $auto$simplemap.cc:168:logic_reduce$1209
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1203' from module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 106 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2535'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3104'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3187'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3245'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3261'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3403'.
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3579'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3610'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3628'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4065'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4064'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4066'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4067'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4068'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4069'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4070'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4758'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4759'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4816'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4817'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4848'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4863'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4990'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5005'.
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1211'.
Finding unused cells or wires in module \mux..

10.8. Executing OPT_EXPR pass (perform const folding).

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

10.15. Executing OPT_EXPR pass (perform const folding).

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing FLATTEN pass (flatten design).
Mapping PCIE_trans.MainFifo using $paramod\fifo\N=2\ADDR_WIDTH=4.
Mapping PCIE_trans.demux1 using demux.
Mapping PCIE_trans.VC0Fifo using $paramod\fifo\N=4\ADDR_WIDTH=16.
Mapping PCIE_trans.VC1Fifo using $paramod\fifo\N=4\ADDR_WIDTH=16.
Mapping PCIE_trans.mux1 using mux.
Mapping PCIE_trans.Demux_D0_D1 using Demux_D0_D1.
Mapping PCIE_trans.D0Fifo using $paramod\fifo\N=2\ADDR_WIDTH=4.
Mapping PCIE_trans.D1Fifo using $paramod\fifo\N=2\ADDR_WIDTH=4.
Mapping PCIE_trans.fsm_Control1 using fsmControl.
Mapping PCIE_trans.VC1Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.VC0Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.D1Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.MainFifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.D0Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
No more expansions possible.
Deleting now unused module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Deleting now unused module $paramod\fifo\N=2\ADDR_WIDTH=4.
Deleting now unused module $paramod\fifo\N=4\ADDR_WIDTH=16.
Deleting now unused module Demux_D0_D1.
Deleting now unused module demux.
Deleting now unused module fsmControl.
Deleting now unused module mux.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1639' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$312_Y [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1640' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$312_Y [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1641' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$312_Y [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1642' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$312_Y [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1643' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$312_Y [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1645' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$315_Y [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1646' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$315_Y [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1647' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$315_Y [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1648' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$315_Y [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1649' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$procmux$315_Y [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1651' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1652' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1653' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1654' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\mux1.$auto$simplemap.cc:277:simplemap_mux$1655' (00?) in module `\PCIE_trans' with constant driver `$techmap\mux1.$0\dataout[5:0] [5] = 1'0'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:177:logic_reduce$1206' (00) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$1197 [1] = 1'0'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:177:logic_reduce$1205' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$1197 [0] = \FIFO_empty'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:177:logic_reduce$1208' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$1200 = \FIFO_empty'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:177:logic_reduce$1210' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:168:logic_reduce$1209 = \FIFO_empty'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:136:simplemap_reduce$1214' (00) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$1212 [1] = 1'0'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:136:simplemap_reduce$1213' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$1212 [0] = \FIFO_error'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:136:simplemap_reduce$1216' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$auto$simplemap.cc:127:simplemap_reduce$1215 = \FIFO_error'.
Replacing $_OR_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:136:simplemap_reduce$1218' (?0) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$ne$fsm_Control.v:111$26_Y = \FIFO_error'.
Replacing $_AND_ cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1571' (const_and) in module `\PCIE_trans' with constant driver `$techmap\fsm_Control1.$procmux$416.B_AND_S [13] = 1'0'.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
  Cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1661' is identical to cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1662'.
    Redirecting output \Q: \mux1.dataout [4] = \mux1.dataout [5]
    Removing $_DFF_P_ cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1661' from module `\PCIE_trans'.
  Cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1660' is identical to cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1662'.
    Redirecting output \Q: \mux1.dataout [3] = \mux1.dataout [5]
    Removing $_DFF_P_ cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1660' from module `\PCIE_trans'.
  Cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1659' is identical to cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1662'.
    Redirecting output \Q: \mux1.dataout [2] = \mux1.dataout [5]
    Removing $_DFF_P_ cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1659' from module `\PCIE_trans'.
  Cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1658' is identical to cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1662'.
    Redirecting output \Q: \mux1.dataout [1] = \mux1.dataout [5]
    Removing $_DFF_P_ cell `$techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1658' from module `\PCIE_trans'.
Removed a total of 4 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\mux1.$auto$simplemap.cc:420:simplemap_dff$1662 ($_DFF_P_) from module PCIE_trans.
Replaced 1 DFF cells.

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4130'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4131'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4132'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2073'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1971'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2071'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2070'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2068'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2072'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4133'.
  removing unused `$_NOT_' cell `$techmap\MainFifo.$auto$simplemap.cc:206:simplemap_lognot$1932'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2065'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:37:simplemap_not$1967'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2062'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2067'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2066'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$2064'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2063'.
  removing unused `$_AND_' cell `$techmap\MainFifo.$auto$simplemap.cc:235:simplemap_logbin$1966'.
  removing unused `$_AND_' cell `$techmap\MainFifo.$auto$simplemap.cc:235:simplemap_logbin$1968'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1970'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$1971'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4227'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4228'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4097'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4098'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4099'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4100'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4101'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4129'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4130'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4131'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4132'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4133'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2055'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2041'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2060'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2043'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2045'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2048'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2057'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2061'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2058'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2056'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2054'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2052'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2049'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2046'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2044'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2042'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2039'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2031'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2029'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2028'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2027'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2026'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2025'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2023'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2022'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2020'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2018'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2016'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2015'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2014'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2012'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2019'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2024'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2053'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2030'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2021'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2017'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$2013'.
  removing unused `$_AND_' cell `$techmap\D0Fifo.$auto$simplemap.cc:235:simplemap_logbin$1968'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4227'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4228'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$1932'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$1919'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4388'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4389'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4617'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4690'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4691'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4692'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4706'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4714'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4722'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4773'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4774'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4775'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4790'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4809'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4832'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4900'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$4974'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$5042'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$1970'.
  removing unused `$_AND_' cell `$techmap\D0Fifo.$auto$simplemap.cc:235:simplemap_logbin$1966'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$3657'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$3634'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$3632'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3848'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3847'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3844'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3843'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3840'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3839'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3838'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3837'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3836'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3835'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3834'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3832'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3831'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$3830'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:37:simplemap_not$4198'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:37:simplemap_not$4197'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:37:simplemap_not$4196'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:37:simplemap_not$4195'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:37:simplemap_not$4194'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:37:simplemap_not$4193'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:37:simplemap_not$3895'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3829'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3828'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3827'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3825'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3824'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3823'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3822'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3821'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3820'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3818'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3817'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3816'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3811'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3810'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3809'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3808'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3807'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3806'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3805'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3803'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3802'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3801'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3800'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3799'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3798'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3797'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3796'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3795'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3794'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3793'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3792'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3791'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3790'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3789'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3788'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3787'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3786'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3785'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3784'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3783'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3782'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3781'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3780'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3779'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3778'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3777'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3776'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3775'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3774'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3773'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3772'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3771'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3770'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3769'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3768'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3767'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3766'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3765'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3764'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3763'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3762'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3761'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3760'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3759'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3758'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3757'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3756'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3755'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3754'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3753'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3752'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3751'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3750'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3749'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3748'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3746'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3747'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3745'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3744'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3743'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3742'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3741'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3740'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3739'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3738'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3737'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3736'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3733'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3732'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3729'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3728'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3725'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3724'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3721'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3720'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3717'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3716'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3713'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3712'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3709'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3708'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3680'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$3679'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:235:simplemap_logbin$3677'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:206:simplemap_lognot$3668'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:206:simplemap_lognot$3646'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:206:simplemap_lognot$3561'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3897'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3886'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3877'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3861'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3860'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3666'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3644'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3642'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3640'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3639'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3626'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3624'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3621'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3608'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3606'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3603'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3577'.
  removing unused `$_OR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:136:simplemap_reduce$3575'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$5042'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4974'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4900'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4832'.
  removing unused `$_OR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4809'.
  removing unused `$_OR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4790'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4129'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4101'.
  removing unused `$_OR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4775'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4099'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4100'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4098'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4097'.
  removing unused `$_OR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4774'.
  removing unused `$_OR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4773'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3848'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3844'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3847'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3843'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3840'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3839'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3838'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3837'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3836'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3834'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3832'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3831'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$3830'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:37:simplemap_not$4198'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:37:simplemap_not$4197'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:37:simplemap_not$4196'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:37:simplemap_not$4195'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:37:simplemap_not$4194'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:37:simplemap_not$4193'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:37:simplemap_not$3895'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3829'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1850'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3828'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1845'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1893'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1849'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1892'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1858'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1891'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3827'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1857'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1890'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3825'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1889'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3823'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3824'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3822'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3821'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3820'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3818'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3817'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3816'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3808'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3811'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3810'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3809'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3806'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3807'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3805'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3803'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3802'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3789'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3790'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3788'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3787'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3786'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3785'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3792'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3784'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3791'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3783'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3782'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3781'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3780'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3779'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3778'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3777'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3776'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3775'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1898'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1880'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1866'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1911'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1849'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1897'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1910'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1846'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1902'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1891'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1872'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1853'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1901'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1909'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1901'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1871'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1852'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1839'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1895'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3773'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3774'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3772'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3771'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3770'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3769'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3768'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3767'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3766'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3765'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3764'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3763'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3762'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3761'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3760'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3759'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3758'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3757'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3756'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3755'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3754'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3753'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3752'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3751'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3750'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3749'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3748'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3747'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3746'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3745'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3744'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3743'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3742'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3741'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3740'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3739'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3738'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3737'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3736'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3733'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3732'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3729'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3728'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3725'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3724'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3721'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3720'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3717'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3716'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3713'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3712'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3709'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3708'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3680'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$3679'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:235:simplemap_logbin$3677'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:206:simplemap_lognot$3646'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:206:simplemap_lognot$3561'.
  removing unused `$_OR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:136:simplemap_reduce$3897'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:136:simplemap_reduce$3886'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:136:simplemap_reduce$3877'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:136:simplemap_reduce$3861'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:136:simplemap_reduce$3860'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1903'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1892'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1873'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1855'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1843'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1902'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1904'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1874'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1856'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1907'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1844'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1903'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4722'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4714'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4706'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4692'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4691'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4690'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4617'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1851'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1895'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1863'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1908'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1846'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1904'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1835'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1831'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1832'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1825'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1826'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1907'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1849'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1850'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1843'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1844'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1838'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1839'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1852'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1896'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1864'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1909'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1847'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1905'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1895'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1897'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1879'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1865'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1910'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1896'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1569'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1446'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1475'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1465'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1377'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1566'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1450'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1443'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1472'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1381'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1374'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1561'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1449'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1438'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1478'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1469'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1380'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1799'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1798'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1797'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1796'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1795'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1793'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1792'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1791'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1790'.
  removing unused `$_DFF_P_' cell `$techmap\demux1.$auto$simplemap.cc:420:simplemap_dff$1789'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1786'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1785'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1784'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1783'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1782'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1780'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1779'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1778'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1777'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1776'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1774'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1773'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1772'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1771'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1770'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1768'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1767'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1766'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1765'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1764'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1762'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1761'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1760'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1759'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1758'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1756'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1755'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1754'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1753'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1752'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1750'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1749'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1748'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1747'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1746'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1744'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1743'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1742'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1741'.
  removing unused `$_MUX_' cell `$techmap\demux1.$auto$simplemap.cc:277:simplemap_mux$1740'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1567'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1451'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1444'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1473'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1382'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1375'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1568'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1445'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1474'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1383'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1376'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2073'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2066'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2053'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2044'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2026'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2070'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:37:simplemap_not$1967'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2049'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2041'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2030'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2023'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1970'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:206:simplemap_lognot$1919'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2058'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2048'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2029'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2016'.
  removing unused `$_AND_' cell `$techmap\D1Fifo.$auto$simplemap.cc:235:simplemap_logbin$1968'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$2073'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$2072'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$2071'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$2070'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$2068'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$2066'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$2065'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$2064'.
  removing unused `$_NOT_' cell `$techmap\MainFifo.$auto$simplemap.cc:37:simplemap_not$1967'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2063'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2062'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2061'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2060'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2058'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2057'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2056'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2055'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2054'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2053'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2052'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2045'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2044'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2043'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2042'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2041'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2039'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2031'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2030'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2029'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2028'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2027'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2026'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2025'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2024'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2023'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2022'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2021'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2020'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2019'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2018'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2017'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2016'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2015'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2014'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2013'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$2012'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2071'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2064'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2042'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2031'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2024'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1971'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:206:simplemap_lognot$1932'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2072'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2065'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2052'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2043'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2025'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1840'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1828'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1838'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1896'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1831'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1897'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1832'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1898'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1899'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1845'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1890'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1841'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1903'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1844'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1834'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1902'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1833'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1901'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1843'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1889'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1840'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1908'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1851'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1899'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1839'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1882'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1827'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1837'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1893'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1838'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1826'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1892'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1825'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1891'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1890'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1889'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1837'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1881'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1907'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1850'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1898'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1853'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1837'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1833'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1851'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1840'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1845'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1827'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1908'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1856'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1865'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1864'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1859'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1883'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1881'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1880'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1875'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1874'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1872'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1871'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1855'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1863'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1858'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1882'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1879'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1873'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1857'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1867'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1866'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1829'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1873'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1855'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1879'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1867'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1859'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1833'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1825'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1883'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1881'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1875'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1871'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1865'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1863'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1857'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1835'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1831'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1827'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1834'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1829'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1911'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1852'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1847'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1841'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1828'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1910'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1846'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1909'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1905'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1904'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1828'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1872'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1866'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1858'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1832'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1882'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1880'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1874'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1864'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1856'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1834'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1826'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1560'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1468'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1562'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1439'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1563'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1370'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4389'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1565'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1442'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1471'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1373'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1564'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1441'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1372'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1371'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1440'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1470'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1448'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1477'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1379'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1559'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1467'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1558'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1466'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$1570'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$1447'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1476'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$1378'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2057'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2015'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$4388'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2060'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2017'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2018'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2019'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2063'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2039'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2022'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2062'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2021'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2020'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2061'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2068'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2046'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2028'.
  removing unused `$_AND_' cell `$techmap\D1Fifo.$auto$simplemap.cc:235:simplemap_logbin$1966'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2056'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2014'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2055'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2013'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2012'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2054'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2067'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2045'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2027'.
  removing unused non-port wire \fsm_Control1.Umbrales_I.
  removing unused non-port wire \fsm_Control1.Umbral_VC1.
  removing unused non-port wire \fsm_Control1.Umbral_VC0.
  removing unused non-port wire \fsm_Control1.Umbral_MF.
  removing unused non-port wire \fsm_Control1.Umbral_D1.
  removing unused non-port wire \fsm_Control1.Umbral_D0.
  removing unused non-port wire \D1Fifo.Umbral.
  removing unused non-port wire \D1Fifo.Fifo_Full.
  removing unused non-port wire \D1Fifo.Fifo_Empty.
  removing unused non-port wire \D1Fifo.Error_Fifo.
  removing unused non-port wire \D1Fifo.Almost_Full.
  removing unused non-port wire \D1Fifo.Almost_Empty.
  removing unused non-port wire \D0Fifo.Umbral.
  removing unused non-port wire \D0Fifo.Fifo_Full.
  removing unused non-port wire \D0Fifo.Fifo_Empty.
  removing unused non-port wire \D0Fifo.Error_Fifo.
  removing unused non-port wire \D0Fifo.Almost_Full.
  removing unused non-port wire \D0Fifo.Almost_Empty.
  removing unused non-port wire \VC1Fifo.Umbral.
  removing unused non-port wire \VC1Fifo.Pausa.
  removing unused non-port wire \VC1Fifo.Fifo_Full.
  removing unused non-port wire \VC1Fifo.Error_Fifo.
  removing unused non-port wire \VC1Fifo.Almost_Full.
  removing unused non-port wire \VC1Fifo.Almost_Empty.
  removing unused non-port wire \VC0Fifo.Umbral.
  removing unused non-port wire \VC0Fifo.Fifo_Full.
  removing unused non-port wire \VC0Fifo.Error_Fifo.
  removing unused non-port wire \VC0Fifo.Almost_Full.
  removing unused non-port wire \VC0Fifo.Almost_Empty.
  removing unused non-port wire \MainFifo.Umbral.
  removing unused non-port wire \MainFifo.Fifo_Full.
  removing unused non-port wire \MainFifo.Error_Fifo.
  removing unused non-port wire \MainFifo.Almost_Full.
  removing unused non-port wire \MainFifo.Almost_Empty.
  removing unused non-port wire \Almost_Empty_D0.
  removing unused non-port wire \Almost_Empty_D1.
  removing unused non-port wire \Almost_Empty_MF.
  removing unused non-port wire \Almost_Empty_VC0.
  removing unused non-port wire \Almost_Empty_VC1.
  removing unused non-port wire \Almost_Full_D0.
  removing unused non-port wire \Almost_Full_D1.
  removing unused non-port wire \Almost_Full_MF.
  removing unused non-port wire \Almost_Full_VC0.
  removing unused non-port wire \Almost_Full_VC1.
  removing unused non-port wire \Error_Fifo_D0.
  removing unused non-port wire \Error_Fifo_D1.
  removing unused non-port wire \Error_Fifo_MF.
  removing unused non-port wire \Error_Fifo_VC0.
  removing unused non-port wire \Error_Fifo_VC1.
  removing unused non-port wire \Fifo_Empty_D0.
  removing unused non-port wire \Fifo_Empty_D1.
  removing unused non-port wire \Fifo_Full_D0.
  removing unused non-port wire \Fifo_Full_D1.
  removing unused non-port wire \Fifo_Full_MF.
  removing unused non-port wire \Fifo_Full_VC0.
  removing unused non-port wire \Fifo_Full_VC1.
  removing unused non-port wire \Pausa_VC1.
  removing unused non-port wire \Umbral_D0.
  removing unused non-port wire \Umbral_D1.
  removing unused non-port wire \Umbral_MF.
  removing unused non-port wire \Umbral_VC0.
  removing unused non-port wire \Umbral_VC1.
  removing unused non-port wire \Umbrales_I.
  removed 63 unused temporary wires.

12.8. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1718' (00?) in module `\PCIE_trans' with constant driver `\Demux_D0_D1.selectorL1 = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1698' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$286_Y [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1699' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$286_Y [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1697' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$286_Y [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1696' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$286_Y [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1695' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$286_Y [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1694' (??0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$286_Y [0] = \mux1.dataout [0]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1675' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$271_Y [5] = \Demux_D0_D1.dataout1 [5]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1674' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$271_Y [4] = \Demux_D0_D1.dataout1 [4]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1673' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$271_Y [3] = \Demux_D0_D1.dataout1 [3]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1672' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$271_Y [2] = \Demux_D0_D1.dataout1 [2]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1671' (?00) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$271_Y [1] = \Demux_D0_D1.dataout1 [1]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1670' (??0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$271_Y [0] = \Demux_D0_D1.dataout1 [0]'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1665' (00?) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$249_Y = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1666' (00?) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$0\valid_1[0:0] = 1'0'.
Replacing $_NOT_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1667' (0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$256_Y = 1'1'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1668' (01?) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$264_Y = \mux1.valid_out'.

12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1732 ($_DFF_P_) from module PCIE_trans.
Replaced 1 DFF cells.

12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused non-port wire \D1Fifo.memoria.iWriteEnable.
  removing unused non-port wire \D1Fifo.push.
  removing unused non-port wire \Demux_D0_D1.selectorL1.
  removing unused non-port wire \Demux_D0_D1.valid_1.
  removing unused non-port wire \push_D1.
  removed 5 unused temporary wires.

12.15. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1678' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$277_Y [2] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1681' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$277_Y [5] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1680' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$277_Y [4] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1679' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$277_Y [3] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1677' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$277_Y [1] = 1'0'.
Replacing $_MUX_ cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1676' (0?0) in module `\PCIE_trans' with constant driver `$techmap\Demux_D0_D1.$procmux$277_Y [0] = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1823' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$67_ADDR[1:0]$69 [1] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1822' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$67_ADDR[1:0]$69 [0] = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1861' (xx) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1629:And$1148 = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1835' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$67_DATA[5:0]$70 [5] = 1'x'.
Replacing $_NOT_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:37:simplemap_not$1886' (x) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1641:Eq$1124 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1877' (xx) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1629:And$1134 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1876' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wren[1][0][0]$y$1136 = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1875' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$1138 [5] = \D1Fifo.memoria.Ram[1] [5]'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1860' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wren[3][0][0]$y$1150 = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1834' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$67_DATA[5:0]$70 [4] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1874' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$1138 [4] = \D1Fifo.memoria.Ram[1] [4]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1833' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$67_DATA[5:0]$70 [3] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1873' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$1138 [3] = \D1Fifo.memoria.Ram[1] [3]'.
Replacing $_NOT_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:37:simplemap_not$1887' (x) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1641:Eq$1122 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1885' (xx) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1629:And$1126 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1884' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wren[0][0][0]$y$1128 = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1881' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$1130 [3] = \D1Fifo.memoria.Ram[0] [3]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1830' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$67_DATA[5:0]$70 [0] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1870' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$1138 [0] = \D1Fifo.memoria.Ram[1] [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1859' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$1152 [5] = \D1Fifo.memoria.Ram[3] [5]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1831' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$67_DATA[5:0]$70 [1] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1871' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$1138 [1] = \D1Fifo.memoria.Ram[1] [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1832' (x?0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$0$memwr$\Ram$dual_port_memory.v:18$67_DATA[5:0]$70 [2] = 1'x'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1872' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[1][0][0]$y$1138 [2] = \D1Fifo.memoria.Ram[1] [2]'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1869' (xx) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$auto$rtlil.cc:1629:And$1142 = 1'x'.
Replacing $_AND_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:85:simplemap_bitop$1868' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wren[2][0][0]$y$1144 = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1878' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$1130 [0] = \D1Fifo.memoria.Ram[0] [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1879' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$1130 [1] = \D1Fifo.memoria.Ram[0] [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1880' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$1130 [2] = \D1Fifo.memoria.Ram[0] [2]'.
Replacing $_AND_ cell `$techmap\D1Fifo.$auto$simplemap.cc:235:simplemap_logbin$1949' (const_and) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$logic_and$fifo.v:289$94_Y = 1'0'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2004' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$837_Y [0] = \D1Fifo.wr_ptr [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2006' (???) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$840_Y [0] = \D1Fifo.wr_ptr [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2008' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$843_Y [0] = \D1Fifo.wr_ptr [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1997' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$825_Y [1] = \D1Fifo.rd_ptr [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2001' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$831_Y [1] = $techmap\D1Fifo.$procmux$828_Y [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1990' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$819_Y [0] = $techmap\D1Fifo.$procmux$804_Y [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2005' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$837_Y [1] = \D1Fifo.wr_ptr [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2007' (???) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$840_Y [1] = \D1Fifo.wr_ptr [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1996' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$825_Y [0] = \D1Fifo.rd_ptr [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2000' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$831_Y [0] = $techmap\D1Fifo.$procmux$828_Y [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2037' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$927_Y = $techmap\D1Fifo.$procmux$912_Y'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1991' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$819_Y [1] = $techmap\D1Fifo.$procmux$804_Y [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2009' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$843_Y [1] = \D1Fifo.wr_ptr [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1992' (??0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.$procmux$819_Y [2] = $techmap\D1Fifo.$procmux$804_Y [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1858' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$1152 [4] = \D1Fifo.memoria.Ram[3] [4]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1862' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$1146 [0] = \D1Fifo.memoria.Ram[2] [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1863' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$1146 [1] = \D1Fifo.memoria.Ram[2] [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1867' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$1146 [5] = \D1Fifo.memoria.Ram[2] [5]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1866' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$1146 [4] = \D1Fifo.memoria.Ram[2] [4]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1865' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$1146 [3] = \D1Fifo.memoria.Ram[2] [3]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1864' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[2][0][0]$y$1146 [2] = \D1Fifo.memoria.Ram[2] [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1883' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$1130 [5] = \D1Fifo.memoria.Ram[0] [5]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1857' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$1152 [3] = \D1Fifo.memoria.Ram[3] [3]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1856' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$1152 [2] = \D1Fifo.memoria.Ram[3] [2]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1855' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$1152 [1] = \D1Fifo.memoria.Ram[3] [1]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1854' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[3][0][0]$y$1152 [0] = \D1Fifo.memoria.Ram[3] [0]'.
Replacing $_MUX_ cell `$techmap\D1Fifo.memoria.$auto$simplemap.cc:277:simplemap_mux$1882' (?x0) in module `\PCIE_trans' with constant driver `$techmap\D1Fifo.memoria.$memory\Ram$wrmux[0][0][0]$y$1130 [4] = \D1Fifo.memoria.Ram[0] [4]'.

12.16. Rerunning OPT passes. (Maybe there is more to do..)

12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.20. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1836 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1837 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1838 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1839 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1840 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1841 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1842 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1843 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1844 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1845 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1846 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1847 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1848 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1849 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1850 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1851 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1852 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1853 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1906 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1907 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1908 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1909 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1910 ($_DFF_P_) from module PCIE_trans.
Removing $techmap\D1Fifo.memoria.$auto$simplemap.cc:420:simplemap_dff$1911 ($_DFF_P_) from module PCIE_trans.
Replaced 24 DFF cells.

12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1726'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1730'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1729'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1728'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1727'.
  removing unused `$_DFF_P_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:420:simplemap_dff$1725'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1693'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1687'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1692'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1686'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1691'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1685'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1690'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1684'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1689'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1683'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1688'.
  removing unused `$_MUX_' cell `$techmap\Demux_D0_D1.$auto$simplemap.cc:277:simplemap_mux$1682'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2010'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1986'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:206:simplemap_lognot$1965'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1983'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1989'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1978'.
  removing unused `$_XOR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$2654'.
  removing unused `$_XOR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$2124'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1984'.
  removing unused `$_XOR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$2687'.
  removing unused `$_XOR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$2125'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1985'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2036'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1979'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1982'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1981'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1980'.
  removing unused `$_OR_' cell `$techmap\D1Fifo.$auto$simplemap.cc:136:simplemap_reduce$1963'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1988'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2075'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2035'.
  removing unused `$_AND_' cell `$techmap\D1Fifo.$auto$simplemap.cc:85:simplemap_bitop$3100'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2011'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2074'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2034'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$1987'.
  removing unused non-port wire \D1Fifo.Fifo_Data_in.
  removing unused non-port wire \D1Fifo.memoria.iDataIn.
  removing unused non-port wire \D1Fifo.memoria.iWriteAddress.
  removing unused non-port wire \D1Fifo.wr_ptr.
  removing unused non-port wire \Demux_D0_D1.dataout1.
  removing unused non-port wire \data_in_D1.
  removed 6 unused temporary wires.

12.22. Executing OPT_EXPR pass (perform const folding).

12.23. Rerunning OPT passes. (Maybe there is more to do..)

12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.27. Executing OPT_RMDFF pass (remove dff with constant values).

12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..

12.29. Executing OPT_EXPR pass (perform const folding).

12.30. Finished OPT passes. (There is nothing left to do.)

13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused non-port wire \D0Fifo.Fifo_Data_out.
  removing unused non-port wire \D0Fifo.clk.
  removing unused non-port wire \D0Fifo.memoria.Clock.
  removing unused non-port wire \D0Fifo.memoria.iDataIn.
  removing unused non-port wire \D0Fifo.memoria.iReadEnable.
  removing unused non-port wire \D0Fifo.memoria.oDataOut.
  removing unused non-port wire \D0Fifo.pop.
  removing unused non-port wire \D0Fifo.push.
  removing unused non-port wire \D0Fifo.rd_ptr.
  removing unused non-port wire \D0Fifo.reset_L.
  removing unused non-port wire \D0Fifo.wr_ptr.
  removing unused non-port wire \D1Fifo.Fifo_Data_out.
  removing unused non-port wire \D1Fifo.clk.
  removing unused non-port wire \D1Fifo.memoria.Clock.
  removing unused non-port wire \D1Fifo.memoria.iReadEnable.
  removing unused non-port wire \D1Fifo.memoria.oDataOut.
  removing unused non-port wire \D1Fifo.pop.
  removing unused non-port wire \D1Fifo.rd_ptr.
  removing unused non-port wire \D1Fifo.reset_L.
  removing unused non-port wire \Demux_D0_D1.clk.
  removing unused non-port wire \Demux_D0_D1.dataout0.
  removing unused non-port wire \Demux_D0_D1.reset_L.
  removing unused non-port wire \Demux_D0_D1.valid_0.
  removing unused non-port wire \MainFifo.Fifo_Data_in.
  removing unused non-port wire \MainFifo.Fifo_Data_out.
  removing unused non-port wire \MainFifo.Fifo_Empty.
  removing unused non-port wire \MainFifo.Pausa.
  removing unused non-port wire \MainFifo.clk.
  removing unused non-port wire \MainFifo.memoria.Clock.
  removing unused non-port wire \MainFifo.memoria.iDataIn.
  removing unused non-port wire \MainFifo.memoria.iWriteEnable.
  removing unused non-port wire \MainFifo.memoria.oDataOut.
  removing unused non-port wire \MainFifo.pop.
  removing unused non-port wire \MainFifo.push.
  removing unused non-port wire \MainFifo.rd_ptr.
  removing unused non-port wire \MainFifo.reset_L.
  removing unused non-port wire \MainFifo.wr_ptr.
  removing unused non-port wire \Pausa_D0.
  removing unused non-port wire \Pausa_D1.
  removing unused non-port wire \VC0Fifo.Fifo_Data_out.
  removing unused non-port wire \VC0Fifo.Fifo_Empty.
  removing unused non-port wire \VC0Fifo.Pausa.
  removing unused non-port wire \VC0Fifo.clk.
  removing unused non-port wire \VC0Fifo.memoria.Clock.
  removing unused non-port wire \VC0Fifo.memoria.iDataIn.
  removing unused non-port wire \VC0Fifo.memoria.oDataOut.
  removing unused non-port wire \VC0Fifo.pop.
  removing unused non-port wire \VC0Fifo.push.
  removing unused non-port wire \VC0Fifo.rd_ptr.
  removing unused non-port wire \VC0Fifo.reset_L.
  removing unused non-port wire \VC0Fifo.wr_ptr.
  removing unused non-port wire \VC1Fifo.Fifo_Data_out.
  removing unused non-port wire \VC1Fifo.Fifo_Empty.
  removing unused non-port wire \VC1Fifo.clk.
  removing unused non-port wire \VC1Fifo.memoria.Clock.
  removing unused non-port wire \VC1Fifo.memoria.iDataIn.
  removing unused non-port wire \VC1Fifo.memoria.oDataOut.
  removing unused non-port wire \VC1Fifo.pop.
  removing unused non-port wire \VC1Fifo.push.
  removing unused non-port wire \VC1Fifo.rd_ptr.
  removing unused non-port wire \VC1Fifo.reset_L.
  removing unused non-port wire \VC1Fifo.wr_ptr.
  removing unused non-port wire \data_in_D0.
  removing unused non-port wire \data_in_VC0.
  removing unused non-port wire \data_in_VC1.
  removing unused non-port wire \dataout_VCs.
  removing unused non-port wire \demux1.clk.
  removing unused non-port wire \demux1.data_in.
  removing unused non-port wire \demux1.dataout0.
  removing unused non-port wire \demux1.dataout1.
  removing unused non-port wire \demux1.reset_L.
  removing unused non-port wire \demux1.valid_0.
  removing unused non-port wire \demux1.valid_1.
  removing unused non-port wire \demux1.valid_in.
  removing unused non-port wire \fsm_Control1.FIFO_empty.
  removing unused non-port wire \fsm_Control1.FIFO_error.
  removing unused non-port wire \fsm_Control1.active_out.
  removing unused non-port wire \fsm_Control1.clk.
  removing unused non-port wire \fsm_Control1.error_out.
  removing unused non-port wire \fsm_Control1.idle_out.
  removing unused non-port wire \fsm_Control1.init.
  removing unused non-port wire \fsm_Control1.reset_L.
  removing unused non-port wire \mux1.clk.
  removing unused non-port wire \mux1.data_in_VC0.
  removing unused non-port wire \mux1.data_in_VC1.
  removing unused non-port wire \mux1.dataout.
  removing unused non-port wire \mux1.reset_L.
  removing unused non-port wire \mux1.valid_in_VC0.
  removing unused non-port wire \mux1.valid_in_VC1.
  removing unused non-port wire \mux1.valid_out.
  removing unused non-port wire \pop.
  removing unused non-port wire \pop_vc0.
  removing unused non-port wire \pop_vc1.
  removing unused non-port wire \push_D0.
  removing unused non-port wire \push_Demux.
  removing unused non-port wire \push_vc0.
  removing unused non-port wire \push_vc1.
  removed 97 unused temporary wires.

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `\PCIE_trans' to `<abc-temp-dir>/input.blif'..
Extracted 686 gates and 836 wires to a netlist network with 121 inputs and 126 outputs.

14.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: Warning: Constant-0 drivers added to 26 non-driven nets in network "netlist":
ABC: n255, n256, n258, n259 ...
ABC: + read_lib -w /home/cesar/Desktop/DigitalesII/Proyecto2/Proyecto2/LogicaMasterPrueba2/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/cesar/Desktop/DigitalesII/Proyecto2/Proyecto2/LogicaMasterPrueba2/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:      261
ABC RESULTS:               NOR cells:      273
ABC RESULTS:               NOT cells:      138
ABC RESULTS:          _const0_ cells:        7
ABC RESULTS:        internal signals:      589
ABC RESULTS:           input signals:      121
ABC RESULTS:          output signals:      126
Removing temp directory.

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNN_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_NN1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_NP1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFFSR_NNN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_NNP_ (.C(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPP_ (.C(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNN_ (.C( C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNP_ (.C( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPN_ (.C( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));
Mapping DFF cells in module `\PCIE_trans':
  mapped 114 $_DFF_P_ cells to \DFF cells.
Removed 0 unused cells and 537 unused wires.

16. Executing Verilog backend.
Dumping module `\PCIE_trans'.

End of script. Logfile hash: b15b35707f
CPU: user 3.67s system 0.02s, MEM: 20.51 MB total, 15.96 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 23% 16x opt_merge (0 sec), 22% 16x opt_expr (0 sec), ...
