
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf8_readInputs59'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:882.1-891.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:907.1-916.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf8_readInputs59
Automatically selected td_fused_top_tdf8_readInputs59 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf8_readInputs59

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf8_readInputs59
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 64 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:907$394'.
Found and cleaned up 64 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:882$393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:342$21'.
Cleaned up 129 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:621$229 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:613$225 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:605$219 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:597$215 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:589$209 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:581$205 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:573$203 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:565$195 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:557$187 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:549$177 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:541$173 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:533$171 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:525$165 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:517$161 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:410$93 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:402$79 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:394$65 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:386$51 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:378$37 in module td_fused_top_tdf8_readInputs59.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:366$28 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:356$25 in module td_fused_top_tdf8_readInputs59.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:342$21 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:332$18 in module td_fused_top_tdf8_readInputs59.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:320$9 in module td_fused_top_tdf8_readInputs59.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:308$5 in module td_fused_top_tdf8_readInputs59.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:300$3 in module td_fused_top_tdf8_readInputs59.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 283 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:0$399'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:0$399'.
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:978$398'.
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:907$394'.
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:882$393'.
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:684$280'.
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:621$229'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:613$225'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:605$219'.
     1/1: $1\ifmap_vec_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:597$215'.
     1/1: $1\ifmap_vec_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:589$209'.
     1/1: $1\ifmap_vec_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:581$205'.
     1/1: $1\ifmap_vec_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:573$203'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:565$195'.
     1/1: $1\ap_phi_mux_jj_phi_fu_217_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:557$187'.
     1/1: $1\ap_phi_mux_ii_phi_fu_194_p4[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:549$177'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:541$173'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:533$171'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:525$165'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:517$161'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:511$153'.
     1/1: $0\select_ln19_7_reg_1179[9:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:504$145'.
     1/2: $0\select_ln20_1_reg_1142[1:0]
     2/2: $0\select_ln19_2_reg_1112[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:498$137'.
     1/1: $0\p_mid1_reg_1195[9:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:490$131'.
     1/3: $0\sub_ln32_reg_1200[10:2]
     2/3: $0\select_ln20_2_reg_1189[0:0]
     3/3: $0\or_ln23_5_reg_1184[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
     1/6: $0\p_mid137_reg_1072[9:0]
     2/6: $0\or_ln23_1_reg_1067[0:0]
     3/6: $0\p_cast_reg_1061[4:0]
     4/6: $0\sext_ln22_reg_1055[17:0]
     5/6: $0\trunc_ln22_reg_1049[9:0]
     6/6: $0\p_cast_i_reg_1043[17:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:470$123'.
     1/4: $0\lshr_ln32_2_reg_1230[63:0]
     2/4: $0\sub_ln32_6_reg_1225[6:1]
     3/4: $0\lshr_ln32_reg_1220[63:0]
     4/4: $0\sub_ln32_3_reg_1215[6:1]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
     1/10: $0\select_ln20_2_reg_1189_pp0_iter3_reg[0:0]
     2/10: $0\select_ln20_2_reg_1189_pp0_iter2_reg[0:0]
     3/10: $0\lshr_ln1_reg_1164_pp0_iter3_reg[3:0]
     4/10: $0\lshr_ln1_reg_1164_pp0_iter2_reg[3:0]
     5/10: $0\trunc_ln32_reg_1159_pp0_iter2_reg[1:0]
     6/10: $0\select_ln20_1_reg_1142_pp0_iter2_reg[1:0]
     7/10: $0\select_ln20_reg_1137_pp0_iter2_reg[5:0]
     8/10: $0\select_ln19_2_reg_1112_pp0_iter2_reg[1:0]
     9/10: $0\icmp_ln19_reg_1094_pp0_iter3_reg[0:0]
    10/10: $0\icmp_ln19_reg_1094_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
     1/11: $0\lshr_ln1_reg_1164_pp0_iter1_reg[3:0]
     2/11: $0\trunc_ln32_reg_1159_pp0_iter1_reg[1:0]
     3/11: $0\lshr_ln_reg_1154_pp0_iter1_reg[2:0]
     4/11: $0\select_ln20_1_reg_1142_pp0_iter1_reg[1:0]
     5/11: $0\select_ln20_reg_1137_pp0_iter1_reg[5:0]
     6/11: $0\or_ln19_reg_1125_pp0_iter1_reg[0:0]
     7/11: $0\select_ln19_2_reg_1112_pp0_iter1_reg[1:0]
     8/11: $0\icmp_ln19_reg_1094_pp0_iter1_reg[0:0]
     9/11: $0\icmp_ln19_reg_1094[0:0]
    10/11: $0\is_padding_reg_1087[0:0]
    11/11: $0\empty_72_reg_1082[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:433$113'.
     1/1: $0\add_ln33_reg_1210[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
     1/10: $0\lshr_ln1_reg_1164[3:0]
     2/10: $0\trunc_ln32_reg_1159[1:0]
     3/10: $0\lshr_ln_reg_1154[2:0]
     4/10: $0\add_ln22_2_reg_1148[17:0]
     5/10: $0\select_ln20_reg_1137[5:0]
     6/10: $0\add_ln20_reg_1132[1:0]
     7/10: $0\or_ln19_reg_1125[0:0]
     8/10: $0\p_mid113_reg_1119[0:0]
     9/10: $0\icmp_ln20_reg_1103[0:0]
    10/10: $0\add_ln19_reg_1098[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:410$93'.
     1/1: $0\kk_reg_225[5:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:402$79'.
     1/1: $0\jj_reg_213[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:394$65'.
     1/1: $0\indvar_flatten_reg_202[6:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:386$51'.
     1/1: $0\indvar_flatten47_reg_179[7:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:378$37'.
     1/1: $0\ii_reg_190[1:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:366$28'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:356$25'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:342$21'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:332$18'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:320$9'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:308$5'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:300$3'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\tmp_7_fu_802_p4' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:907$394'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_tvar_int_1' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:907$394'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\tmp_10_fu_903_p4' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:882$393'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_tvar_int_0' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:882$393'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_block_state1' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:684$280'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_NS_fsm' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:621$229'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\in_data_ce0' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:613$225'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ifmap_vec_1_we0' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:605$219'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ifmap_vec_1_ce0' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:597$215'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ifmap_vec_0_we0' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:589$209'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ifmap_vec_0_ce0' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:581$205'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_ready' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:573$203'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_phi_mux_jj_phi_fu_217_p4' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:565$195'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_phi_mux_ii_phi_fu_194_p4' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:557$187'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_idle_pp0' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:549$177'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_idle' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:541$173'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_done' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:533$171'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:525$165'.
No latch inferred for signal `\td_fused_top_tdf8_readInputs59.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:517$161'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf8_readInputs59.\sub_ln32_reg_1200 [1:0]' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:978$398'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\sub_ln32_3_reg_1215 [0]' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:978$398'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\sub_ln32_6_reg_1225 [0]' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:978$398'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln19_7_reg_1179' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:511$153'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln19_2_reg_1112' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:504$145'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_1_reg_1142' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:504$145'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\p_mid1_reg_1195' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:498$137'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\or_ln23_5_reg_1184' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:490$131'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_2_reg_1189' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:490$131'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\sub_ln32_reg_1200 [10:2]' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:490$131'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\p_cast_i_reg_1043' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\trunc_ln22_reg_1049' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\sext_ln22_reg_1055' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\p_cast_reg_1061' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\or_ln23_1_reg_1067' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\p_mid137_reg_1072' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\sub_ln32_3_reg_1215 [6:1]' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:470$123'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\lshr_ln32_reg_1220' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:470$123'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\sub_ln32_6_reg_1225 [6:1]' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:470$123'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\lshr_ln32_2_reg_1230' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:470$123'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\icmp_ln19_reg_1094_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\icmp_ln19_reg_1094_pp0_iter3_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln19_2_reg_1112_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_reg_1137_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_1_reg_1142_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\trunc_ln32_reg_1159_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\lshr_ln1_reg_1164_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\lshr_ln1_reg_1164_pp0_iter3_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_2_reg_1189_pp0_iter2_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_2_reg_1189_pp0_iter3_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\empty_72_reg_1082' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\is_padding_reg_1087' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\icmp_ln19_reg_1094' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\icmp_ln19_reg_1094_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln19_2_reg_1112_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\or_ln19_reg_1125_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_reg_1137_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_1_reg_1142_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\lshr_ln_reg_1154_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\trunc_ln32_reg_1159_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\lshr_ln1_reg_1164_pp0_iter1_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\add_ln33_reg_1210' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:433$113'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\add_ln19_reg_1098' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\icmp_ln20_reg_1103' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\p_mid113_reg_1119' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\or_ln19_reg_1125' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\add_ln20_reg_1132' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\select_ln20_reg_1137' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\add_ln22_2_reg_1148' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\lshr_ln_reg_1154' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\trunc_ln32_reg_1159' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\lshr_ln1_reg_1164' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\kk_reg_225' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:410$93'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\jj_reg_213' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:402$79'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\indvar_flatten_reg_202' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:394$65'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\indvar_flatten47_reg_179' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:386$51'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\ii_reg_190' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:378$37'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:366$28'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:356$25'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:342$21'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:332$18'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:320$9'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\ap_done_reg' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:308$5'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\td_fused_top_tdf8_readInputs59.\ap_CS_fsm' using process `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:300$3'.
  created $dff cell `$procdff$700' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:0$399'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:978$398'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:907$394'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:882$393'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:684$280'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:621$229'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:621$229'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:613$225'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:613$225'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:605$219'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:605$219'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:597$215'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:597$215'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:589$209'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:589$209'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:581$205'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:581$205'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:573$203'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:573$203'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:565$195'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:565$195'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:557$187'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:557$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:549$177'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:549$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:541$173'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:541$173'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:533$171'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:533$171'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:525$165'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:525$165'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:517$161'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:517$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:511$153'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:511$153'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:504$145'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:504$145'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:498$137'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:498$137'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:490$131'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:490$131'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:479$129'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:470$123'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:470$123'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:455$121'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:439$117'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:433$113'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:433$113'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:418$107'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:410$93'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:410$93'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:402$79'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:402$79'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:394$65'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:394$65'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:386$51'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:386$51'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:378$37'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:378$37'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:366$28'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:366$28'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:356$25'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:356$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:342$21'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:342$21'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:332$18'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:332$18'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:320$9'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:320$9'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:308$5'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:308$5'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:300$3'.
Removing empty process `td_fused_top_tdf8_readInputs59.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:300$3'.
Cleaned up 54 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf8_readInputs59.
<suppressed ~239 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf8_readInputs59.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf8_readInputs59'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs59..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$408.
    dead port 1/2 on $mux $procmux$406.
    dead port 2/2 on $mux $procmux$423.
    dead port 2/2 on $mux $procmux$415.
    dead port 1/2 on $mux $procmux$592.
    dead port 2/2 on $mux $procmux$592.
Removed 6 multiplexer ports.
<suppressed ~85 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf8_readInputs59.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf8_readInputs59'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$700 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$699 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$626_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$698 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$618_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$709 ($sdff) from module td_fused_top_tdf8_readInputs59 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$697 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$613_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$696 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$608_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$693 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$590_Y, Q = \ii_reg_190).
Adding EN signal on $procdff$692 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$585_Y, Q = \indvar_flatten47_reg_179).
Adding EN signal on $procdff$691 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$580_Y, Q = \indvar_flatten_reg_202).
Adding EN signal on $procdff$690 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$575_Y, Q = \jj_reg_213).
Adding EN signal on $procdff$689 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$570_Y, Q = \kk_reg_225).
Adding EN signal on $procdff$687 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:832$370_Y [1:0], Q = \trunc_ln32_reg_1159).
Adding EN signal on $procdff$686 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:832$370_Y [4:2], Q = \lshr_ln_reg_1154).
Adding EN signal on $procdff$685 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:658$273_Y, Q = \add_ln22_2_reg_1148).
Adding EN signal on $procdff$684 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:832$370_Y, Q = \select_ln20_reg_1137).
Adding EN signal on $procdff$683 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:654$271_Y, Q = \add_ln20_reg_1132).
Adding EN signal on $procdff$682 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:770$322_Y, Q = \or_ln19_reg_1125).
Adding EN signal on $procdff$681 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:794$334_Y, Q = \p_mid113_reg_1119).
Adding EN signal on $procdff$680 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:724$302_Y, Q = \icmp_ln20_reg_1103).
Adding EN signal on $procdff$679 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:650$269_Y, Q = \add_ln19_reg_1098).
Adding EN signal on $procdff$678 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:666$277_Y, Q = \add_ln33_reg_1210).
Adding EN signal on $procdff$677 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \lshr_ln1_reg_1164, Q = \lshr_ln1_reg_1164_pp0_iter1_reg).
Adding EN signal on $procdff$676 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \trunc_ln32_reg_1159, Q = \trunc_ln32_reg_1159_pp0_iter1_reg).
Adding EN signal on $procdff$675 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \lshr_ln_reg_1154, Q = \lshr_ln_reg_1154_pp0_iter1_reg).
Adding EN signal on $procdff$674 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \select_ln20_1_reg_1142, Q = \select_ln20_1_reg_1142_pp0_iter1_reg).
Adding EN signal on $procdff$673 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \select_ln20_reg_1137, Q = \select_ln20_reg_1137_pp0_iter1_reg).
Adding EN signal on $procdff$672 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \or_ln19_reg_1125, Q = \or_ln19_reg_1125_pp0_iter1_reg).
Adding EN signal on $procdff$671 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \select_ln19_2_reg_1112, Q = \select_ln19_2_reg_1112_pp0_iter1_reg).
Adding EN signal on $procdff$670 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \icmp_ln19_reg_1094, Q = \icmp_ln19_reg_1094_pp0_iter1_reg).
Adding EN signal on $procdff$669 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:722$300_Y, Q = \icmp_ln19_reg_1094).
Adding EN signal on $procdff$668 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:758$317_Y, Q = \is_padding_reg_1087).
Adding EN signal on $procdff$667 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:710$294_Y, Q = \empty_72_reg_1082).
Adding EN signal on $procdff$656 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:764$319_Y, Q = \lshr_ln32_2_reg_1230).
Adding EN signal on $procdff$655 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:864$388_Y [6:1], Q = \sub_ln32_6_reg_1225 [6:1]).
Adding EN signal on $procdff$654 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:768$321_Y, Q = \lshr_ln32_reg_1220).
Adding EN signal on $procdff$688 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:832$370_Y [4:1], Q = \lshr_ln1_reg_1164).
Adding SRST signal on $procdff$695 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$600_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$694 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $procmux$595_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$653 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:858$385_Y [6:1], Q = \sub_ln32_3_reg_1215 [6:1]).
Adding EN signal on $procdff$652 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:796$335_Y, Q = \p_mid137_reg_1072).
Adding EN signal on $procdff$651 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:772$323_Y, Q = \or_ln23_1_reg_1067).
Adding EN signal on $procdff$650 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:788$331_Y, Q = \p_cast_reg_1061).
Adding EN signal on $procdff$649 ($dff) from module td_fused_top_tdf8_readInputs59 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:660$274_Y }, Q = \sext_ln22_reg_1055).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$761 ($dffe) from module td_fused_top_tdf8_readInputs59.
Adding EN signal on $procdff$648 ($dff) from module td_fused_top_tdf8_readInputs59 (D = \j_13 [9:0], Q = \trunc_ln22_reg_1049).
Adding EN signal on $procdff$647 ($dff) from module td_fused_top_tdf8_readInputs59 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:706$291_Y }, Q = \p_cast_i_reg_1043).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$764 ($dffe) from module td_fused_top_tdf8_readInputs59.
Adding EN signal on $procdff$646 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:866$389_Y [10:2], Q = \sub_ln32_reg_1200 [10:2]).
Adding EN signal on $procdff$645 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:824$362_Y, Q = \select_ln20_2_reg_1189).
Adding EN signal on $procdff$644 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:778$326_Y, Q = \or_ln23_5_reg_1184).
Adding EN signal on $procdff$643 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:798$336_Y, Q = \p_mid1_reg_1195).
Adding EN signal on $procdff$642 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:822$360_Y, Q = \select_ln20_1_reg_1142).
Adding EN signal on $procdff$641 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:808$346_Y, Q = \select_ln19_2_reg_1112).
Adding EN signal on $procdff$640 ($dff) from module td_fused_top_tdf8_readInputs59 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v:818$356_Y, Q = \select_ln19_7_reg_1179).
Setting constant 0-bit at position 0 on $procdff$638 ($dff) from module td_fused_top_tdf8_readInputs59.
Setting constant 0-bit at position 0 on $procdff$637 ($dff) from module td_fused_top_tdf8_readInputs59.
Setting constant 0-bit at position 1 on $procdff$637 ($dff) from module td_fused_top_tdf8_readInputs59.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs59..
Removed 57 unused cells and 733 unused wires.
<suppressed ~61 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf8_readInputs59.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs59..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf8_readInputs59.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf8_readInputs59'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs59..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf8_readInputs59.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf8_readInputs59..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf8_readInputs59.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf8_readInputs59'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf8_readInputs59..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf8_readInputs59.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf8_readInputs59 ===

   Number of wires:                297
   Number of wire bits:           2610
   Number of public wires:         235
   Number of public wire bits:    2503
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                220
     $add                          200
     $and                          147
     $dff                           24
     $dffe                         330
     $eq                            24
     $gt                           101
     $mux                          375
     $not                           14
     $or                            23
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $shr                          256
     $sub                           58
     $xor                           14

End of script. Logfile hash: 53d680e910, CPU: user 0.29s system 0.00s, MEM: 18.69 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 37% 2x read_verilog (0 sec), 22% 5x opt_expr (0 sec), ...
