// Seed: 1185667843
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    input wand id_6,
    input tri id_7,
    input wand id_8
);
  always_ff id_3 = 1;
  supply1 id_10 = id_1#(1, 1 ^ ""), id_11, id_12, id_13, id_14, id_15;
  wire id_16, id_17, id_18;
  module_0(
      id_17, id_16, id_17
  );
endmodule
