#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb 16 18:50:27 2025
# Process ID         : 37564
# Current directory  : E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip/vivado.log
# Journal file       : E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip\vivado.jou
# Running On         : nightt_insider
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800U with Radeon Graphics         
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16487 MB
# Swap memory        : 22548 MB
# Total Virtual      : 39036 MB
# Available Virtual  : 9969 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/hls_data.json outdir=E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip srcdir=E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip/misc
INFO: Copied 11 verilog file(s) to E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip/hdl/verilog
INFO: Copied 9 vhdl file(s) to E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip/drivers
INFO: Import ports from HDL: E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip/hdl/vhdl/fir.vhd (fir)
INFO: Add axi4lite interface s_axi_fir_io
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip/component.xml
INFO: Created IP archive E:/robot/project/xilinx_fpga_class/hls/lab4/prj/fir/fir/hls/impl/ip/xilinx_com_hls_fir_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 18:50:33 2025...
