/* Generated by Yosys 0.17+76 (git sha1 035496b50, gcc 9.1.0 -fPIC -Os) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "./rtl/adder_128/adder_128.v:3.1-12.10" *)
module adder_128(cout, sum, a, b, cin);
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:43.7-43.9" *)
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  (* force_downto = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:47.19-47.20" *)
  wire [129:0] _134_;
  (* force_downto = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:49.21-49.22" *)
  (* unused_bits = "127" *)
  wire [128:0] _135_;
  (* src = "./rtl/adder_128/adder_128.v:8.18-8.19" *)
  input [127:0] a;
  wire [127:0] a;
  (* src = "./rtl/adder_128/adder_128.v:8.21-8.22" *)
  input [127:0] b;
  wire [127:0] b;
  (* src = "./rtl/adder_128/adder_128.v:7.7-7.10" *)
  input cin;
  wire cin;
  (* src = "./rtl/adder_128/adder_128.v:5.8-5.12" *)
  output cout;
  wire cout;
  (* src = "./rtl/adder_128/adder_128.v:6.19-6.22" *)
  output [127:0] sum;
  wire [127:0] sum;
  assign _004_ = 2'h1 >> a[18];
  assign _135_[18] = 8'hca >> { b[18], _004_, a[18] };
  assign _005_ = 2'h1 >> a[19];
  assign _135_[19] = 8'hca >> { b[19], _005_, a[19] };
  assign _006_ = 2'h1 >> a[20];
  assign _135_[20] = 8'hca >> { b[20], _006_, a[20] };
  assign _007_ = 2'h1 >> a[21];
  assign _135_[21] = 8'hca >> { b[21], _007_, a[21] };
  assign _008_ = 2'h1 >> a[22];
  assign _135_[22] = 8'hca >> { b[22], _008_, a[22] };
  assign _009_ = 2'h1 >> a[23];
  assign _135_[23] = 8'hca >> { b[23], _009_, a[23] };
  assign _010_ = 2'h1 >> a[24];
  assign _135_[24] = 8'hca >> { b[24], _010_, a[24] };
  assign _011_ = 2'h1 >> a[25];
  assign _135_[25] = 8'hca >> { b[25], _011_, a[25] };
  assign _012_ = 2'h1 >> a[26];
  assign _135_[26] = 8'hca >> { b[26], _012_, a[26] };
  assign _013_ = 2'h1 >> a[27];
  assign _135_[27] = 8'hca >> { b[27], _013_, a[27] };
  assign _014_ = 2'h1 >> a[28];
  assign _135_[28] = 8'hca >> { b[28], _014_, a[28] };
  assign _015_ = 2'h1 >> a[29];
  assign _135_[29] = 8'hca >> { b[29], _015_, a[29] };
  assign _016_ = 2'h1 >> a[30];
  assign _135_[30] = 8'hca >> { b[30], _016_, a[30] };
  assign _017_ = 2'h1 >> a[31];
  assign _135_[31] = 8'hca >> { b[31], _017_, a[31] };
  assign _018_ = 2'h1 >> a[32];
  assign _135_[32] = 8'hca >> { b[32], _018_, a[32] };
  assign _019_ = 2'h1 >> a[33];
  assign _135_[33] = 8'hca >> { b[33], _019_, a[33] };
  assign _020_ = 2'h1 >> a[34];
  assign _135_[34] = 8'hca >> { b[34], _020_, a[34] };
  assign _021_ = 2'h1 >> a[35];
  assign _135_[35] = 8'hca >> { b[35], _021_, a[35] };
  assign _022_ = 2'h1 >> a[36];
  assign _135_[36] = 8'hca >> { b[36], _022_, a[36] };
  assign _023_ = 2'h1 >> a[37];
  assign _135_[37] = 8'hca >> { b[37], _023_, a[37] };
  assign _024_ = 2'h1 >> a[38];
  assign _135_[38] = 8'hca >> { b[38], _024_, a[38] };
  assign _025_ = 2'h1 >> a[39];
  assign _135_[39] = 8'hca >> { b[39], _025_, a[39] };
  assign _026_ = 2'h1 >> a[40];
  assign _135_[40] = 8'hca >> { b[40], _026_, a[40] };
  assign _027_ = 2'h1 >> a[41];
  assign _135_[41] = 8'hca >> { b[41], _027_, a[41] };
  assign _028_ = 2'h1 >> a[42];
  assign _135_[42] = 8'hca >> { b[42], _028_, a[42] };
  assign _029_ = 2'h1 >> a[43];
  assign _135_[43] = 8'hca >> { b[43], _029_, a[43] };
  assign _030_ = 2'h1 >> a[44];
  assign _135_[44] = 8'hca >> { b[44], _030_, a[44] };
  assign _031_ = 2'h1 >> a[45];
  assign _135_[45] = 8'hca >> { b[45], _031_, a[45] };
  assign _032_ = 2'h1 >> a[46];
  assign _135_[46] = 8'hca >> { b[46], _032_, a[46] };
  assign _033_ = 2'h1 >> a[47];
  assign _135_[47] = 8'hca >> { b[47], _033_, a[47] };
  assign _034_ = 2'h1 >> a[48];
  assign _135_[48] = 8'hca >> { b[48], _034_, a[48] };
  assign _035_ = 2'h1 >> a[49];
  assign _135_[49] = 8'hca >> { b[49], _035_, a[49] };
  assign _036_ = 2'h1 >> a[50];
  assign _135_[50] = 8'hca >> { b[50], _036_, a[50] };
  assign _037_ = 2'h1 >> a[51];
  assign _135_[51] = 8'hca >> { b[51], _037_, a[51] };
  assign _038_ = 2'h1 >> a[52];
  assign _135_[52] = 8'hca >> { b[52], _038_, a[52] };
  assign _039_ = 2'h1 >> a[53];
  assign _135_[53] = 8'hca >> { b[53], _039_, a[53] };
  assign _040_ = 2'h1 >> a[54];
  assign _135_[54] = 8'hca >> { b[54], _040_, a[54] };
  assign _041_ = 2'h1 >> a[55];
  assign _135_[55] = 8'hca >> { b[55], _041_, a[55] };
  assign _042_ = 2'h1 >> a[56];
  assign _135_[56] = 8'hca >> { b[56], _042_, a[56] };
  assign _043_ = 2'h1 >> a[57];
  assign _135_[57] = 8'hca >> { b[57], _043_, a[57] };
  assign _044_ = 2'h1 >> a[58];
  assign _135_[58] = 8'hca >> { b[58], _044_, a[58] };
  assign _045_ = 2'h1 >> a[59];
  assign _135_[59] = 8'hca >> { b[59], _045_, a[59] };
  assign _046_ = 2'h1 >> a[60];
  assign _135_[60] = 8'hca >> { b[60], _046_, a[60] };
  assign _047_ = 2'h1 >> a[61];
  assign _135_[61] = 8'hca >> { b[61], _047_, a[61] };
  assign _048_ = 2'h1 >> a[62];
  assign _135_[62] = 8'hca >> { b[62], _048_, a[62] };
  assign _049_ = 2'h1 >> a[63];
  assign _135_[63] = 8'hca >> { b[63], _049_, a[63] };
  assign _050_ = 2'h1 >> a[64];
  assign _135_[64] = 8'hca >> { b[64], _050_, a[64] };
  assign _051_ = 2'h1 >> a[65];
  assign _135_[65] = 8'hca >> { b[65], _051_, a[65] };
  assign _052_ = 2'h1 >> a[66];
  assign _135_[66] = 8'hca >> { b[66], _052_, a[66] };
  assign _053_ = 2'h1 >> a[67];
  assign _135_[67] = 8'hca >> { b[67], _053_, a[67] };
  assign _054_ = 2'h1 >> a[68];
  assign _135_[68] = 8'hca >> { b[68], _054_, a[68] };
  assign _055_ = 2'h1 >> a[69];
  assign _135_[69] = 8'hca >> { b[69], _055_, a[69] };
  assign _056_ = 2'h1 >> a[70];
  assign _135_[70] = 8'hca >> { b[70], _056_, a[70] };
  assign _057_ = 2'h1 >> a[71];
  assign _135_[71] = 8'hca >> { b[71], _057_, a[71] };
  assign _058_ = 2'h1 >> a[72];
  assign _135_[72] = 8'hca >> { b[72], _058_, a[72] };
  assign _059_ = 2'h1 >> a[73];
  assign _135_[73] = 8'hca >> { b[73], _059_, a[73] };
  assign _060_ = 2'h1 >> a[74];
  assign _135_[74] = 8'hca >> { b[74], _060_, a[74] };
  assign _061_ = 2'h1 >> a[75];
  assign _135_[75] = 8'hca >> { b[75], _061_, a[75] };
  assign _062_ = 2'h1 >> a[76];
  assign _135_[76] = 8'hca >> { b[76], _062_, a[76] };
  assign _063_ = 2'h1 >> a[77];
  assign _135_[77] = 8'hca >> { b[77], _063_, a[77] };
  assign _064_ = 2'h1 >> a[78];
  assign _135_[78] = 8'hca >> { b[78], _064_, a[78] };
  assign _065_ = 2'h1 >> a[79];
  assign _135_[79] = 8'hca >> { b[79], _065_, a[79] };
  assign _066_ = 2'h1 >> a[80];
  assign _135_[80] = 8'hca >> { b[80], _066_, a[80] };
  assign _067_ = 2'h1 >> a[81];
  assign _135_[81] = 8'hca >> { b[81], _067_, a[81] };
  assign _068_ = 2'h1 >> a[82];
  assign _135_[82] = 8'hca >> { b[82], _068_, a[82] };
  assign _069_ = 2'h1 >> a[83];
  assign _135_[83] = 8'hca >> { b[83], _069_, a[83] };
  assign _070_ = 2'h1 >> a[84];
  assign _135_[84] = 8'hca >> { b[84], _070_, a[84] };
  assign _071_ = 2'h1 >> a[85];
  assign _135_[85] = 8'hca >> { b[85], _071_, a[85] };
  assign _072_ = 2'h1 >> a[86];
  assign _135_[86] = 8'hca >> { b[86], _072_, a[86] };
  assign _073_ = 2'h1 >> a[87];
  assign _135_[87] = 8'hca >> { b[87], _073_, a[87] };
  assign _074_ = 2'h1 >> a[88];
  assign _135_[88] = 8'hca >> { b[88], _074_, a[88] };
  assign _075_ = 2'h1 >> a[89];
  assign _135_[89] = 8'hca >> { b[89], _075_, a[89] };
  assign _076_ = 2'h1 >> a[90];
  assign _135_[90] = 8'hca >> { b[90], _076_, a[90] };
  assign _077_ = 2'h1 >> a[91];
  assign _135_[91] = 8'hca >> { b[91], _077_, a[91] };
  assign _078_ = 2'h1 >> a[92];
  assign _135_[92] = 8'hca >> { b[92], _078_, a[92] };
  assign _079_ = 2'h1 >> a[93];
  assign _135_[93] = 8'hca >> { b[93], _079_, a[93] };
  assign _080_ = 2'h1 >> a[94];
  assign _135_[94] = 8'hca >> { b[94], _080_, a[94] };
  assign _081_ = 2'h1 >> a[95];
  assign _135_[95] = 8'hca >> { b[95], _081_, a[95] };
  assign _082_ = 2'h1 >> a[96];
  assign _135_[96] = 8'hca >> { b[96], _082_, a[96] };
  assign _083_ = 2'h1 >> a[97];
  assign _135_[97] = 8'hca >> { b[97], _083_, a[97] };
  assign _084_ = 2'h1 >> a[98];
  assign _135_[98] = 8'hca >> { b[98], _084_, a[98] };
  assign _085_ = 2'h1 >> a[99];
  assign _135_[99] = 8'hca >> { b[99], _085_, a[99] };
  assign _086_ = 2'h1 >> a[100];
  assign _135_[100] = 8'hca >> { b[100], _086_, a[100] };
  assign _087_ = 2'h1 >> a[101];
  assign _135_[101] = 8'hca >> { b[101], _087_, a[101] };
  assign _088_ = 2'h1 >> a[102];
  assign _135_[102] = 8'hca >> { b[102], _088_, a[102] };
  assign _089_ = 2'h1 >> a[103];
  assign _135_[103] = 8'hca >> { b[103], _089_, a[103] };
  assign _090_ = 2'h1 >> a[104];
  assign _135_[104] = 8'hca >> { b[104], _090_, a[104] };
  assign _091_ = 2'h1 >> a[105];
  assign _135_[105] = 8'hca >> { b[105], _091_, a[105] };
  assign _092_ = 2'h1 >> a[106];
  assign _135_[106] = 8'hca >> { b[106], _092_, a[106] };
  assign _093_ = 2'h1 >> a[107];
  assign _135_[107] = 8'hca >> { b[107], _093_, a[107] };
  assign _094_ = 2'h1 >> a[108];
  assign _135_[108] = 8'hca >> { b[108], _094_, a[108] };
  assign _095_ = 2'h1 >> a[109];
  assign _135_[109] = 8'hca >> { b[109], _095_, a[109] };
  assign _096_ = 2'h1 >> a[110];
  assign _135_[110] = 8'hca >> { b[110], _096_, a[110] };
  assign _097_ = 2'h1 >> a[111];
  assign _135_[111] = 8'hca >> { b[111], _097_, a[111] };
  assign _098_ = 2'h1 >> a[112];
  assign _135_[112] = 8'hca >> { b[112], _098_, a[112] };
  assign _099_ = 2'h1 >> a[113];
  assign _135_[113] = 8'hca >> { b[113], _099_, a[113] };
  assign _100_ = 2'h1 >> a[114];
  assign _135_[114] = 8'hca >> { b[114], _100_, a[114] };
  assign _101_ = 2'h1 >> a[115];
  assign _135_[115] = 8'hca >> { b[115], _101_, a[115] };
  assign _102_ = 2'h1 >> a[116];
  assign _135_[116] = 8'hca >> { b[116], _102_, a[116] };
  assign _103_ = 2'h1 >> a[117];
  assign _135_[117] = 8'hca >> { b[117], _103_, a[117] };
  assign _104_ = 2'h1 >> a[118];
  assign _135_[118] = 8'hca >> { b[118], _104_, a[118] };
  assign _105_ = 2'h1 >> a[119];
  assign _135_[119] = 8'hca >> { b[119], _105_, a[119] };
  assign _106_ = 2'h1 >> a[120];
  assign _135_[120] = 8'hca >> { b[120], _106_, a[120] };
  assign _107_ = 2'h1 >> a[121];
  assign _135_[121] = 8'hca >> { b[121], _107_, a[121] };
  assign _108_ = 2'h1 >> a[122];
  assign _135_[122] = 8'hca >> { b[122], _108_, a[122] };
  assign _109_ = 2'h1 >> a[123];
  assign _135_[123] = 8'hca >> { b[123], _109_, a[123] };
  assign _110_ = 2'h1 >> a[124];
  assign _135_[124] = 8'hca >> { b[124], _110_, a[124] };
  assign _111_ = 2'h1 >> a[125];
  assign _135_[125] = 8'hca >> { b[125], _111_, a[125] };
  assign _112_ = 2'h1 >> a[126];
  assign _135_[126] = 8'hca >> { b[126], _112_, a[126] };
  assign _113_ = 2'h1 >> a[127];
  assign _001_ = 8'hca >> { b[127], _113_, 1'h1 };
  assign _002_ = 8'hca >> { b[127], _113_, a[127] };
  assign _114_ = 2'h1 >> _000_;
  assign _003_ = 8'hca >> { _002_, _114_, 1'h1 };
  assign _115_ = 2'h1 >> _001_;
  assign cout = 8'hca >> { _003_, _115_, 1'h1 };
  assign sum[127] = 8'hca >> { _002_, _114_, _000_ };
  assign _116_ = 2'h1 >> a[0];
  assign _135_[0] = 8'hca >> { b[0], _116_, a[0] };
  assign _117_ = 2'h1 >> a[1];
  assign _135_[1] = 8'hca >> { b[1], _117_, a[1] };
  assign _118_ = 2'h1 >> a[2];
  assign _135_[2] = 8'hca >> { b[2], _118_, a[2] };
  assign _119_ = 2'h1 >> a[3];
  assign _135_[3] = 8'hca >> { b[3], _119_, a[3] };
  assign _120_ = 2'h1 >> a[4];
  assign _135_[4] = 8'hca >> { b[4], _120_, a[4] };
  assign _121_ = 2'h1 >> a[5];
  assign _135_[5] = 8'hca >> { b[5], _121_, a[5] };
  assign _122_ = 2'h1 >> a[6];
  assign _135_[6] = 8'hca >> { b[6], _122_, a[6] };
  assign _123_ = 2'h1 >> a[7];
  assign _135_[7] = 8'hca >> { b[7], _123_, a[7] };
  assign _124_ = 2'h1 >> a[8];
  assign _135_[8] = 8'hca >> { b[8], _124_, a[8] };
  assign _125_ = 2'h1 >> a[9];
  assign _135_[9] = 8'hca >> { b[9], _125_, a[9] };
  assign _126_ = 2'h1 >> a[10];
  assign _135_[10] = 8'hca >> { b[10], _126_, a[10] };
  assign _127_ = 2'h1 >> a[11];
  assign _135_[11] = 8'hca >> { b[11], _127_, a[11] };
  assign _128_ = 2'h1 >> a[12];
  assign _135_[12] = 8'hca >> { b[12], _128_, a[12] };
  assign _129_ = 2'h1 >> a[13];
  assign _135_[13] = 8'hca >> { b[13], _129_, a[13] };
  assign _130_ = 2'h1 >> a[14];
  assign _135_[14] = 8'hca >> { b[14], _130_, a[14] };
  assign _131_ = 2'h1 >> a[15];
  assign _135_[15] = 8'hca >> { b[15], _131_, a[15] };
  assign _132_ = 2'h1 >> a[16];
  assign _135_[16] = 8'hca >> { b[16], _132_, a[16] };
  assign _133_ = 2'h1 >> a[17];
  assign _135_[17] = 8'hca >> { b[17], _133_, a[17] };
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:79.19-85.8" *)
  adder_carry _398_ (
    .cin(_134_[127]),
    .g(1'h0),
    .p(1'h0),
    .sumout(_000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _399_ (
    .cin(_134_[0]),
    .cout(_134_[1]),
    .g(a[0]),
    .p(_135_[0]),
    .sumout(sum[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _400_ (
    .cin(_134_[100]),
    .cout(_134_[101]),
    .g(a[100]),
    .p(_135_[100]),
    .sumout(sum[100])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _401_ (
    .cin(_134_[101]),
    .cout(_134_[102]),
    .g(a[101]),
    .p(_135_[101]),
    .sumout(sum[101])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _402_ (
    .cin(_134_[102]),
    .cout(_134_[103]),
    .g(a[102]),
    .p(_135_[102]),
    .sumout(sum[102])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _403_ (
    .cin(_134_[103]),
    .cout(_134_[104]),
    .g(a[103]),
    .p(_135_[103]),
    .sumout(sum[103])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _404_ (
    .cin(_134_[104]),
    .cout(_134_[105]),
    .g(a[104]),
    .p(_135_[104]),
    .sumout(sum[104])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _405_ (
    .cin(_134_[105]),
    .cout(_134_[106]),
    .g(a[105]),
    .p(_135_[105]),
    .sumout(sum[105])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _406_ (
    .cin(_134_[106]),
    .cout(_134_[107]),
    .g(a[106]),
    .p(_135_[106]),
    .sumout(sum[106])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _407_ (
    .cin(_134_[107]),
    .cout(_134_[108]),
    .g(a[107]),
    .p(_135_[107]),
    .sumout(sum[107])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _408_ (
    .cin(_134_[108]),
    .cout(_134_[109]),
    .g(a[108]),
    .p(_135_[108]),
    .sumout(sum[108])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _409_ (
    .cin(_134_[109]),
    .cout(_134_[110]),
    .g(a[109]),
    .p(_135_[109]),
    .sumout(sum[109])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _410_ (
    .cin(_134_[10]),
    .cout(_134_[11]),
    .g(a[10]),
    .p(_135_[10]),
    .sumout(sum[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _411_ (
    .cin(_134_[110]),
    .cout(_134_[111]),
    .g(a[110]),
    .p(_135_[110]),
    .sumout(sum[110])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _412_ (
    .cin(_134_[111]),
    .cout(_134_[112]),
    .g(a[111]),
    .p(_135_[111]),
    .sumout(sum[111])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _413_ (
    .cin(_134_[112]),
    .cout(_134_[113]),
    .g(a[112]),
    .p(_135_[112]),
    .sumout(sum[112])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _414_ (
    .cin(_134_[113]),
    .cout(_134_[114]),
    .g(a[113]),
    .p(_135_[113]),
    .sumout(sum[113])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _415_ (
    .cin(_134_[114]),
    .cout(_134_[115]),
    .g(a[114]),
    .p(_135_[114]),
    .sumout(sum[114])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _416_ (
    .cin(_134_[115]),
    .cout(_134_[116]),
    .g(a[115]),
    .p(_135_[115]),
    .sumout(sum[115])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _417_ (
    .cin(_134_[116]),
    .cout(_134_[117]),
    .g(a[116]),
    .p(_135_[116]),
    .sumout(sum[116])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _418_ (
    .cin(_134_[117]),
    .cout(_134_[118]),
    .g(a[117]),
    .p(_135_[117]),
    .sumout(sum[117])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _419_ (
    .cin(_134_[118]),
    .cout(_134_[119]),
    .g(a[118]),
    .p(_135_[118]),
    .sumout(sum[118])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _420_ (
    .cin(_134_[119]),
    .cout(_134_[120]),
    .g(a[119]),
    .p(_135_[119]),
    .sumout(sum[119])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _421_ (
    .cin(_134_[11]),
    .cout(_134_[12]),
    .g(a[11]),
    .p(_135_[11]),
    .sumout(sum[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _422_ (
    .cin(_134_[120]),
    .cout(_134_[121]),
    .g(a[120]),
    .p(_135_[120]),
    .sumout(sum[120])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _423_ (
    .cin(_134_[121]),
    .cout(_134_[122]),
    .g(a[121]),
    .p(_135_[121]),
    .sumout(sum[121])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _424_ (
    .cin(_134_[122]),
    .cout(_134_[123]),
    .g(a[122]),
    .p(_135_[122]),
    .sumout(sum[122])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _425_ (
    .cin(_134_[123]),
    .cout(_134_[124]),
    .g(a[123]),
    .p(_135_[123]),
    .sumout(sum[123])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _426_ (
    .cin(_134_[124]),
    .cout(_134_[125]),
    .g(a[124]),
    .p(_135_[124]),
    .sumout(sum[124])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _427_ (
    .cin(_134_[125]),
    .cout(_134_[126]),
    .g(a[125]),
    .p(_135_[125]),
    .sumout(sum[125])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _428_ (
    .cin(_134_[126]),
    .cout(_134_[127]),
    .g(a[126]),
    .p(_135_[126]),
    .sumout(sum[126])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _429_ (
    .cin(_134_[12]),
    .cout(_134_[13]),
    .g(a[12]),
    .p(_135_[12]),
    .sumout(sum[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _430_ (
    .cin(_134_[13]),
    .cout(_134_[14]),
    .g(a[13]),
    .p(_135_[13]),
    .sumout(sum[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _431_ (
    .cin(_134_[14]),
    .cout(_134_[15]),
    .g(a[14]),
    .p(_135_[14]),
    .sumout(sum[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _432_ (
    .cin(_134_[15]),
    .cout(_134_[16]),
    .g(a[15]),
    .p(_135_[15]),
    .sumout(sum[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _433_ (
    .cin(_134_[16]),
    .cout(_134_[17]),
    .g(a[16]),
    .p(_135_[16]),
    .sumout(sum[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _434_ (
    .cin(_134_[17]),
    .cout(_134_[18]),
    .g(a[17]),
    .p(_135_[17]),
    .sumout(sum[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _435_ (
    .cin(_134_[18]),
    .cout(_134_[19]),
    .g(a[18]),
    .p(_135_[18]),
    .sumout(sum[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _436_ (
    .cin(_134_[19]),
    .cout(_134_[20]),
    .g(a[19]),
    .p(_135_[19]),
    .sumout(sum[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _437_ (
    .cin(_134_[1]),
    .cout(_134_[2]),
    .g(a[1]),
    .p(_135_[1]),
    .sumout(sum[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _438_ (
    .cin(_134_[20]),
    .cout(_134_[21]),
    .g(a[20]),
    .p(_135_[20]),
    .sumout(sum[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _439_ (
    .cin(_134_[21]),
    .cout(_134_[22]),
    .g(a[21]),
    .p(_135_[21]),
    .sumout(sum[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _440_ (
    .cin(_134_[22]),
    .cout(_134_[23]),
    .g(a[22]),
    .p(_135_[22]),
    .sumout(sum[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _441_ (
    .cin(_134_[23]),
    .cout(_134_[24]),
    .g(a[23]),
    .p(_135_[23]),
    .sumout(sum[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _442_ (
    .cin(_134_[24]),
    .cout(_134_[25]),
    .g(a[24]),
    .p(_135_[24]),
    .sumout(sum[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _443_ (
    .cin(_134_[25]),
    .cout(_134_[26]),
    .g(a[25]),
    .p(_135_[25]),
    .sumout(sum[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _444_ (
    .cin(_134_[26]),
    .cout(_134_[27]),
    .g(a[26]),
    .p(_135_[26]),
    .sumout(sum[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _445_ (
    .cin(_134_[27]),
    .cout(_134_[28]),
    .g(a[27]),
    .p(_135_[27]),
    .sumout(sum[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _446_ (
    .cin(_134_[28]),
    .cout(_134_[29]),
    .g(a[28]),
    .p(_135_[28]),
    .sumout(sum[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _447_ (
    .cin(_134_[29]),
    .cout(_134_[30]),
    .g(a[29]),
    .p(_135_[29]),
    .sumout(sum[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _448_ (
    .cin(_134_[2]),
    .cout(_134_[3]),
    .g(a[2]),
    .p(_135_[2]),
    .sumout(sum[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _449_ (
    .cin(_134_[30]),
    .cout(_134_[31]),
    .g(a[30]),
    .p(_135_[30]),
    .sumout(sum[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _450_ (
    .cin(_134_[31]),
    .cout(_134_[32]),
    .g(a[31]),
    .p(_135_[31]),
    .sumout(sum[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _451_ (
    .cin(_134_[32]),
    .cout(_134_[33]),
    .g(a[32]),
    .p(_135_[32]),
    .sumout(sum[32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _452_ (
    .cin(_134_[33]),
    .cout(_134_[34]),
    .g(a[33]),
    .p(_135_[33]),
    .sumout(sum[33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _453_ (
    .cin(_134_[34]),
    .cout(_134_[35]),
    .g(a[34]),
    .p(_135_[34]),
    .sumout(sum[34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _454_ (
    .cin(_134_[35]),
    .cout(_134_[36]),
    .g(a[35]),
    .p(_135_[35]),
    .sumout(sum[35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _455_ (
    .cin(_134_[36]),
    .cout(_134_[37]),
    .g(a[36]),
    .p(_135_[36]),
    .sumout(sum[36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _456_ (
    .cin(_134_[37]),
    .cout(_134_[38]),
    .g(a[37]),
    .p(_135_[37]),
    .sumout(sum[37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _457_ (
    .cin(_134_[38]),
    .cout(_134_[39]),
    .g(a[38]),
    .p(_135_[38]),
    .sumout(sum[38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _458_ (
    .cin(_134_[39]),
    .cout(_134_[40]),
    .g(a[39]),
    .p(_135_[39]),
    .sumout(sum[39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _459_ (
    .cin(_134_[3]),
    .cout(_134_[4]),
    .g(a[3]),
    .p(_135_[3]),
    .sumout(sum[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _460_ (
    .cin(_134_[40]),
    .cout(_134_[41]),
    .g(a[40]),
    .p(_135_[40]),
    .sumout(sum[40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _461_ (
    .cin(_134_[41]),
    .cout(_134_[42]),
    .g(a[41]),
    .p(_135_[41]),
    .sumout(sum[41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _462_ (
    .cin(_134_[42]),
    .cout(_134_[43]),
    .g(a[42]),
    .p(_135_[42]),
    .sumout(sum[42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _463_ (
    .cin(_134_[43]),
    .cout(_134_[44]),
    .g(a[43]),
    .p(_135_[43]),
    .sumout(sum[43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _464_ (
    .cin(_134_[44]),
    .cout(_134_[45]),
    .g(a[44]),
    .p(_135_[44]),
    .sumout(sum[44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _465_ (
    .cin(_134_[45]),
    .cout(_134_[46]),
    .g(a[45]),
    .p(_135_[45]),
    .sumout(sum[45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _466_ (
    .cin(_134_[46]),
    .cout(_134_[47]),
    .g(a[46]),
    .p(_135_[46]),
    .sumout(sum[46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _467_ (
    .cin(_134_[47]),
    .cout(_134_[48]),
    .g(a[47]),
    .p(_135_[47]),
    .sumout(sum[47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _468_ (
    .cin(_134_[48]),
    .cout(_134_[49]),
    .g(a[48]),
    .p(_135_[48]),
    .sumout(sum[48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _469_ (
    .cin(_134_[49]),
    .cout(_134_[50]),
    .g(a[49]),
    .p(_135_[49]),
    .sumout(sum[49])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _470_ (
    .cin(_134_[4]),
    .cout(_134_[5]),
    .g(a[4]),
    .p(_135_[4]),
    .sumout(sum[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _471_ (
    .cin(_134_[50]),
    .cout(_134_[51]),
    .g(a[50]),
    .p(_135_[50]),
    .sumout(sum[50])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _472_ (
    .cin(_134_[51]),
    .cout(_134_[52]),
    .g(a[51]),
    .p(_135_[51]),
    .sumout(sum[51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _473_ (
    .cin(_134_[52]),
    .cout(_134_[53]),
    .g(a[52]),
    .p(_135_[52]),
    .sumout(sum[52])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _474_ (
    .cin(_134_[53]),
    .cout(_134_[54]),
    .g(a[53]),
    .p(_135_[53]),
    .sumout(sum[53])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _475_ (
    .cin(_134_[54]),
    .cout(_134_[55]),
    .g(a[54]),
    .p(_135_[54]),
    .sumout(sum[54])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _476_ (
    .cin(_134_[55]),
    .cout(_134_[56]),
    .g(a[55]),
    .p(_135_[55]),
    .sumout(sum[55])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _477_ (
    .cin(_134_[56]),
    .cout(_134_[57]),
    .g(a[56]),
    .p(_135_[56]),
    .sumout(sum[56])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _478_ (
    .cin(_134_[57]),
    .cout(_134_[58]),
    .g(a[57]),
    .p(_135_[57]),
    .sumout(sum[57])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _479_ (
    .cin(_134_[58]),
    .cout(_134_[59]),
    .g(a[58]),
    .p(_135_[58]),
    .sumout(sum[58])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _480_ (
    .cin(_134_[59]),
    .cout(_134_[60]),
    .g(a[59]),
    .p(_135_[59]),
    .sumout(sum[59])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _481_ (
    .cin(_134_[5]),
    .cout(_134_[6]),
    .g(a[5]),
    .p(_135_[5]),
    .sumout(sum[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _482_ (
    .cin(_134_[60]),
    .cout(_134_[61]),
    .g(a[60]),
    .p(_135_[60]),
    .sumout(sum[60])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _483_ (
    .cin(_134_[61]),
    .cout(_134_[62]),
    .g(a[61]),
    .p(_135_[61]),
    .sumout(sum[61])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _484_ (
    .cin(_134_[62]),
    .cout(_134_[63]),
    .g(a[62]),
    .p(_135_[62]),
    .sumout(sum[62])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _485_ (
    .cin(_134_[63]),
    .cout(_134_[64]),
    .g(a[63]),
    .p(_135_[63]),
    .sumout(sum[63])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _486_ (
    .cin(_134_[64]),
    .cout(_134_[65]),
    .g(a[64]),
    .p(_135_[64]),
    .sumout(sum[64])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _487_ (
    .cin(_134_[65]),
    .cout(_134_[66]),
    .g(a[65]),
    .p(_135_[65]),
    .sumout(sum[65])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _488_ (
    .cin(_134_[66]),
    .cout(_134_[67]),
    .g(a[66]),
    .p(_135_[66]),
    .sumout(sum[66])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _489_ (
    .cin(_134_[67]),
    .cout(_134_[68]),
    .g(a[67]),
    .p(_135_[67]),
    .sumout(sum[67])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _490_ (
    .cin(_134_[68]),
    .cout(_134_[69]),
    .g(a[68]),
    .p(_135_[68]),
    .sumout(sum[68])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _491_ (
    .cin(_134_[69]),
    .cout(_134_[70]),
    .g(a[69]),
    .p(_135_[69]),
    .sumout(sum[69])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _492_ (
    .cin(_134_[6]),
    .cout(_134_[7]),
    .g(a[6]),
    .p(_135_[6]),
    .sumout(sum[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _493_ (
    .cin(_134_[70]),
    .cout(_134_[71]),
    .g(a[70]),
    .p(_135_[70]),
    .sumout(sum[70])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _494_ (
    .cin(_134_[71]),
    .cout(_134_[72]),
    .g(a[71]),
    .p(_135_[71]),
    .sumout(sum[71])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _495_ (
    .cin(_134_[72]),
    .cout(_134_[73]),
    .g(a[72]),
    .p(_135_[72]),
    .sumout(sum[72])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _496_ (
    .cin(_134_[73]),
    .cout(_134_[74]),
    .g(a[73]),
    .p(_135_[73]),
    .sumout(sum[73])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _497_ (
    .cin(_134_[74]),
    .cout(_134_[75]),
    .g(a[74]),
    .p(_135_[74]),
    .sumout(sum[74])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _498_ (
    .cin(_134_[75]),
    .cout(_134_[76]),
    .g(a[75]),
    .p(_135_[75]),
    .sumout(sum[75])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _499_ (
    .cin(_134_[76]),
    .cout(_134_[77]),
    .g(a[76]),
    .p(_135_[76]),
    .sumout(sum[76])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _500_ (
    .cin(_134_[77]),
    .cout(_134_[78]),
    .g(a[77]),
    .p(_135_[77]),
    .sumout(sum[77])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _501_ (
    .cin(_134_[78]),
    .cout(_134_[79]),
    .g(a[78]),
    .p(_135_[78]),
    .sumout(sum[78])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _502_ (
    .cin(_134_[79]),
    .cout(_134_[80]),
    .g(a[79]),
    .p(_135_[79]),
    .sumout(sum[79])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _503_ (
    .cin(_134_[7]),
    .cout(_134_[8]),
    .g(a[7]),
    .p(_135_[7]),
    .sumout(sum[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _504_ (
    .cin(_134_[80]),
    .cout(_134_[81]),
    .g(a[80]),
    .p(_135_[80]),
    .sumout(sum[80])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _505_ (
    .cin(_134_[81]),
    .cout(_134_[82]),
    .g(a[81]),
    .p(_135_[81]),
    .sumout(sum[81])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _506_ (
    .cin(_134_[82]),
    .cout(_134_[83]),
    .g(a[82]),
    .p(_135_[82]),
    .sumout(sum[82])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _507_ (
    .cin(_134_[83]),
    .cout(_134_[84]),
    .g(a[83]),
    .p(_135_[83]),
    .sumout(sum[83])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _508_ (
    .cin(_134_[84]),
    .cout(_134_[85]),
    .g(a[84]),
    .p(_135_[84]),
    .sumout(sum[84])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _509_ (
    .cin(_134_[85]),
    .cout(_134_[86]),
    .g(a[85]),
    .p(_135_[85]),
    .sumout(sum[85])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _510_ (
    .cin(_134_[86]),
    .cout(_134_[87]),
    .g(a[86]),
    .p(_135_[86]),
    .sumout(sum[86])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _511_ (
    .cin(_134_[87]),
    .cout(_134_[88]),
    .g(a[87]),
    .p(_135_[87]),
    .sumout(sum[87])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _512_ (
    .cin(_134_[88]),
    .cout(_134_[89]),
    .g(a[88]),
    .p(_135_[88]),
    .sumout(sum[88])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _513_ (
    .cin(_134_[89]),
    .cout(_134_[90]),
    .g(a[89]),
    .p(_135_[89]),
    .sumout(sum[89])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _514_ (
    .cin(_134_[8]),
    .cout(_134_[9]),
    .g(a[8]),
    .p(_135_[8]),
    .sumout(sum[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _515_ (
    .cin(_134_[90]),
    .cout(_134_[91]),
    .g(a[90]),
    .p(_135_[90]),
    .sumout(sum[90])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _516_ (
    .cin(_134_[91]),
    .cout(_134_[92]),
    .g(a[91]),
    .p(_135_[91]),
    .sumout(sum[91])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _517_ (
    .cin(_134_[92]),
    .cout(_134_[93]),
    .g(a[92]),
    .p(_135_[92]),
    .sumout(sum[92])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _518_ (
    .cin(_134_[93]),
    .cout(_134_[94]),
    .g(a[93]),
    .p(_135_[93]),
    .sumout(sum[93])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _519_ (
    .cin(_134_[94]),
    .cout(_134_[95]),
    .g(a[94]),
    .p(_135_[94]),
    .sumout(sum[94])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _520_ (
    .cin(_134_[95]),
    .cout(_134_[96]),
    .g(a[95]),
    .p(_135_[95]),
    .sumout(sum[95])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _521_ (
    .cin(_134_[96]),
    .cout(_134_[97]),
    .g(a[96]),
    .p(_135_[96]),
    .sumout(sum[96])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _522_ (
    .cin(_134_[97]),
    .cout(_134_[98]),
    .g(a[97]),
    .p(_135_[97]),
    .sumout(sum[97])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _523_ (
    .cin(_134_[98]),
    .cout(_134_[99]),
    .g(a[98]),
    .p(_135_[98]),
    .sumout(sum[98])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _524_ (
    .cin(_134_[99]),
    .cout(_134_[100]),
    .g(a[99]),
    .p(_135_[99]),
    .sumout(sum[99])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:66.16-72.4" *)
  adder_carry _525_ (
    .cin(_134_[9]),
    .cout(_134_[10]),
    .g(a[9]),
    .p(_135_[9]),
    .sumout(sum[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/adder_128/adder_128.v:10.22-10.33|/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:54.19-60.8" *)
  adder_carry _526_ (
    .cout(_134_[0]),
    .g(cin),
    .p(1'h0)
  );
  assign _134_[129:128] = { 1'h0, cout };
  assign _135_[128] = 1'h0;
endmodule
