<profile>

<section name = "Vivado HLS Report for 'dataflow_in_loop_con'" level="0">
<item name = "Date">Fri May  4 18:52:22 2018
</item>
<item name = "Version">2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)</item>
<item name = "Project">nnet</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.63, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">854, 854, 855, 855, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="conv_layer1_label8_p_U0">conv_layer1_label8_p, 854, 854, 854, 854, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">16, 17, 2785, 1495</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">5, 7, 2, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="conv_layer1_label8_p_U0">conv_layer1_label8_p, 16, 17, 2785, 1495</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="filter_0_i_i">in, 4, ap_none, filter_0_i_i, scalar</column>
<column name="filter_0_i_i_ap_vld">in, 1, ap_none, filter_0_i_i, scalar</column>
<column name="output_V_address0">out, 13, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 24, ap_memory, output_V, array</column>
<column name="output_V_q0">in, 24, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_address1">out, 13, ap_memory, output_V, array</column>
<column name="output_V_ce1">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d1">out, 24, ap_memory, output_V, array</column>
<column name="output_V_q1">in, 24, ap_memory, output_V, array</column>
<column name="output_V_we1">out, 1, ap_memory, output_V, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_con, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_con, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_con, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_con, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_con, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_con, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_con, return value</column>
</table>
</item>
</section>
</profile>
