JDF B
// Created by Version 2.1 
PROJECT ISP_lab14
DESIGN isp_lab14 Normal
DEVKIT LC4256V-75T144I
ENTRY Schematic/Verilog HDL
MODULE VCounter.v
MODSTYLE VCounter Normal
MODULE HCounter.v
MODSTYLE HCounter Normal
MODULE vga_top.v
MODSTYLE toplevel Normal
MODULE vga_ctrl.v
MODSTYLE vga_ctrl Normal
MODULE LineScan.v
MODSTYLE LineScan Normal
MODULE FrameScan.v
MODSTYLE FrameScan Normal
MODULE vga_data.v
MODSTYLE vga_data Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
TOPMODULE toplevel
