C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "D:\Vytenis Krisciunas\Architektura\impl1"   -part LFXP2_5E  -package TN144C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "D:\Vytenis Krisciunas\Architektura\impl1\synlog\report\Lab1_impl1_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  work.TOP  -implementation  impl1  -flow mapping  -multisrs  -oedif  "D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.edi"   -freq 200.000   "D:\Vytenis Krisciunas\Architektura\impl1\synwork\Lab1_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "D:\Vytenis Krisciunas\Architektura\impl1\syntmp\Lab1_impl1.plg"  -osyn  "D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srm"  -prjdir  "D:\Vytenis Krisciunas\Architektura\impl1\"  -prjname  proj_1  -log  "D:\Vytenis Krisciunas\Architektura\impl1\synlog\Lab1_impl1_fpga_mapper.srr"  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "D:\Vytenis Krisciunas\Architektura\impl1" -part LFXP2_5E -package TN144C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "D:\Vytenis Krisciunas\Architektura\impl1\synlog\report\Lab1_impl1_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module work.TOP -implementation impl1 -flow mapping -multisrs -oedif "D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.edi" -freq 200.000 "D:\Vytenis Krisciunas\Architektura\impl1\synwork\Lab1_impl1_prem.srd" -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v -devicelib C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "D:\Vytenis Krisciunas\Architektura\impl1\syntmp\Lab1_impl1.plg" -osyn "D:\Vytenis Krisciunas\Architektura\impl1\Lab1_impl1.srm" -prjdir "D:\Vytenis Krisciunas\Architektura\impl1\" -prjname proj_1 -log "D:\Vytenis Krisciunas\Architektura\impl1\synlog\Lab1_impl1_fpga_mapper.srr" -sn 2021.03 -jobname "fpga_mapper"
rc:0 success:1 runtime:3
file:..\Lab1_impl1.edi|io:o|time:1663836441|size:9829|exec:0|csum:
file:..\synwork\Lab1_impl1_prem.srd|io:i|time:1663836438|size:1934|exec:0|csum:427E87E7FC4660BBD81568844157F97C
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v|io:i|time:1628575868|size:89401|exec:0|csum:DEA28C1C674D46F9EEC2444777ADDD91
file:C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628575868|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"D:\Vytenis Krisciunas\Architektura\impl1\syntmp\Lab1_impl1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\Lab1_impl1.srm|io:o|time:1663836440|size:3069|exec:0|csum:
file:..\synlog\Lab1_impl1_fpga_mapper.srr|io:o|time:1663836441|size:6906|exec:0|csum:
file:C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633610868|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
