{
  "name": "ostd::sync::wait::WaitQueue::wake_all",
  "span": "ostd/src/sync/wait.rs:111:5: 111:36",
  "mir": "fn ostd::sync::wait::WaitQueue::wake_all(_1: &sync::wait::WaitQueue) -> usize {\n    let mut _0: usize;\n    let mut _2: bool;\n    let mut _3: usize;\n    let mut _4: sync::spin::SpinLockGuard<'_, alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>, sync::guard::LocalIrqDisabled>;\n    let mut _5: &sync::spin::SpinLock<alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>, sync::guard::LocalIrqDisabled>;\n    let  _6: alloc::sync::Arc<sync::wait::Waker>;\n    let mut _7: core::option::Option<alloc::sync::Arc<sync::wait::Waker>>;\n    let mut _8: &mut alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>;\n    let mut _9: &mut sync::spin::SpinLockGuard<'_, alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>, sync::guard::LocalIrqDisabled>;\n    let mut _10: isize;\n    let  _11: u32;\n    let mut _12: &core::sync::atomic::AtomicU32;\n    let mut _13: core::sync::atomic::Ordering;\n    let  _14: ();\n    let mut _15: sync::spin::SpinLockGuard<'_, alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>, sync::guard::LocalIrqDisabled>;\n    let mut _16: bool;\n    let  _17: &sync::wait::Waker;\n    let mut _18: &alloc::sync::Arc<sync::wait::Waker>;\n    let mut _19: (usize, bool);\n    debug self => _1;\n    debug num_woken => _3;\n    debug wakers => _4;\n    debug waker => _6;\n    bb0: {\n        StorageLive(_2);\n        _2 = sync::wait::WaitQueue::is_empty(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        switchInt(move _2) -> [0: bb3, otherwise: bb2];\n    }\n    bb2: {\n        _0 = 0_usize;\n        StorageDead(_2);\n        goto -> bb19;\n    }\n    bb3: {\n        StorageDead(_2);\n        StorageLive(_3);\n        _3 = 0_usize;\n        goto -> bb4;\n    }\n    bb4: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = &((*_1).1: sync::spin::SpinLock<alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>, sync::guard::LocalIrqDisabled>);\n        _4 = sync::spin::SpinLock::<alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>, sync::guard::LocalIrqDisabled>::lock(move _5) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_5);\n        StorageLive(_7);\n        StorageLive(_9);\n        _9 = &mut _4;\n        _8 = <sync::spin::SpinLockGuard<'_, alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>, sync::guard::LocalIrqDisabled> as core::ops::DerefMut>::deref_mut(move _9) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_9);\n        _7 = alloc::collections::VecDeque::<alloc::sync::Arc<sync::wait::Waker>>::pop_front(_8) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _10 = discriminant(_7);\n        switchInt(move _10) -> [1: bb8, 0: bb20, otherwise: bb21];\n    }\n    bb8: {\n        StorageLive(_6);\n        _6 = move ((_7 as variant#1).0: alloc::sync::Arc<sync::wait::Waker>);\n        StorageDead(_7);\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = &((*_1).0: core::sync::atomic::AtomicU32);\n        StorageLive(_13);\n        _13 = core::sync::atomic::Ordering::Release;\n        _11 = core::sync::atomic::AtomicU32::fetch_sub(move _12, 1_u32, move _13) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageDead(_11);\n        StorageLive(_15);\n        _15 = move _4;\n        _14 = core::mem::drop::<sync::spin::SpinLockGuard<'_, alloc::collections::VecDeque<alloc::sync::Arc<sync::wait::Waker>>, sync::guard::LocalIrqDisabled>>(move _15) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_15);\n        StorageLive(_16);\n        StorageLive(_18);\n        _18 = &_6;\n        _17 = <alloc::sync::Arc<sync::wait::Waker> as core::ops::Deref>::deref(move _18) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_18);\n        _16 = sync::wait::Waker::wake_up(_17) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        switchInt(move _16) -> [0: bb15, otherwise: bb13];\n    }\n    bb13: {\n        _19 = CheckedAdd(_3, 1_usize);\n        assert(!move (_19.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _3, 1_usize) -> [success: bb14, unwind unreachable];\n    }\n    bb14: {\n        _3 = move (_19.0: usize);\n        goto -> bb16;\n    }\n    bb15: {\n        goto -> bb16;\n    }\n    bb16: {\n        StorageDead(_16);\n        drop(_6) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_6);\n        StorageDead(_4);\n        goto -> bb4;\n    }\n    bb18: {\n        StorageDead(_4);\n        _0 = _3;\n        StorageDead(_3);\n        goto -> bb19;\n    }\n    bb19: {\n        return;\n    }\n    bb20: {\n        StorageDead(_7);\n        drop(_4) -> [return: bb18, unwind unreachable];\n    }\n    bb21: {\n        unreachable;\n    }\n}\n"
}