Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Fri Feb  7 13:07:26 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.787ns  (logic 4.257ns (21.514%)  route 15.530ns (78.486%))
  Logic Levels:           24  (LUT2=3 LUT3=3 LUT4=4 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 15.747 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.227ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=9, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=11, routed)          0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=24, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16223, routed)       1.709    -0.227    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X83Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     0.229 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][valid]/Q
                         net (fo=5, routed)           0.625     0.854    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][valid]__0
    SLICE_X85Y67         LUT6 (Prop_lut6_I4_O)        0.124     0.978 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_8/O
                         net (fo=11, routed)          1.507     2.485    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___62_i_6_n_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.609 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_comp_1/O
                         net (fo=8, routed)           0.500     3.109    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_14
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.124     3.233 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_2/O
                         net (fo=11, routed)          0.858     4.091    i_ariane/i_cva6/csr_regfile_i/csr_op_commit_csr[1]
    SLICE_X85Y65         LUT6 (Prop_lut6_I1_O)        0.124     4.215 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_512/O
                         net (fo=2, routed)           0.635     4.850    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/scause_q[0]_i_2
    SLICE_X85Y65         LUT6 (Prop_lut6_I3_O)        0.124     4.974 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_6__0/O
                         net (fo=10, routed)          0.646     5.620    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X84Y65         LUT4 (Prop_lut4_I1_O)        0.118     5.738 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[31]_i_3/O
                         net (fo=11, routed)          0.875     6.613    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][31]
    SLICE_X83Y64         LUT4 (Prop_lut4_I0_O)        0.354     6.967 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___94_i_1__0/O
                         net (fo=3, routed)           0.627     7.594    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_2
    SLICE_X82Y65         LUT4 (Prop_lut4_I3_O)        0.326     7.920 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_3/O
                         net (fo=10, routed)          0.670     8.590    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/set_debug_pc_alias
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.714 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_21_comp_1/O
                         net (fo=4, routed)           0.696     9.410    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X67Y66         LUT3 (Prop_lut3_I2_O)        0.119     9.529 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_25/O
                         net (fo=33, routed)          0.462     9.991    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4_0
    SLICE_X67Y67         LUT5 (Prop_lut5_I1_O)        0.332    10.323 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[0][sbe][result][31]_i_15/O
                         net (fo=10, routed)          0.566    10.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    11.013 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_437/O
                         net (fo=2, routed)           0.446    11.459    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.583 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_490/O
                         net (fo=1, routed)           0.585    12.168    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_377
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    12.292 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_491/O
                         net (fo=4, routed)           0.332    12.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_380
    SLICE_X61Y68         LUT5 (Prop_lut5_I3_O)        0.124    12.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_74_comp/O
                         net (fo=2, routed)           0.307    13.055    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_382
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.179 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_492/O
                         net (fo=33, routed)          0.545    13.724    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_383
    SLICE_X60Y70         LUT2 (Prop_lut2_I1_O)        0.124    13.848 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_33/O
                         net (fo=33, routed)          0.569    14.418    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.542 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_493/O
                         net (fo=2, routed)           0.446    14.987    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_386
    SLICE_X59Y71         LUT5 (Prop_lut5_I1_O)        0.124    15.111 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_75/O
                         net (fo=3, routed)           0.419    15.530    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_390
    SLICE_X57Y72         LUT4 (Prop_lut4_I2_O)        0.124    15.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_38/O
                         net (fo=2, routed)           0.405    16.059    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_606
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.118    16.177 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_4/O
                         net (fo=8, routed)           0.530    16.707    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][use_zimm]
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.326    17.033 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_39_comp/O
                         net (fo=9, routed)           0.528    17.561    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X59Y72         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_51/O
                         net (fo=54, routed)          0.586    18.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_543
    SLICE_X62Y71         LUT2 (Prop_lut2_I1_O)        0.124    18.394 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_74/O
                         net (fo=64, routed)          1.166    19.560    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][result][31]_i_1_n_0
    SLICE_X80Y63         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=9, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=11, routed)          0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=24, routed)          0.147    14.117    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.208 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16223, routed)       1.540    15.747    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X80Y63         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][17]/C
                         clock pessimism              0.637    16.384    
                         clock uncertainty           -0.082    16.302    
    SLICE_X80Y63         FDCE (Setup_fdce_C_CE)      -0.205    16.097    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][17]
  -------------------------------------------------------------------
                         required time                         16.097    
                         arrival time                         -19.560    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.946ns  (logic 4.080ns (58.748%)  route 2.865ns (41.252%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.768     7.028    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X102Y75        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y75        FDCE (Prop_fdce_C_Q)         0.524     7.552 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.865    10.418    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.974 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.974    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             12.851ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.608ns (19.522%)  route 2.506ns (80.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 15.825 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.198ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=9, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=11, routed)          0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=24, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16223, routed)       1.738    -0.198    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X81Y3          FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y3          FDCE (Prop_fdce_C_Q)         0.456     0.258 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.561     1.819    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X97Y6          LUT2 (Prop_lut2_I1_O)        0.152     1.971 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           0.946     2.916    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X91Y14         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=9, routed)           0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=11, routed)          0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=24, routed)          0.147    14.117    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.208 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16223, routed)       1.617    15.825    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X91Y14         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.637    16.462    
                         clock uncertainty           -0.082    16.380    
    SLICE_X91Y14         FDCE (Recov_fdce_C_CLR)     -0.613    15.767    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                 12.851    




