<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.12.06.12:01:42"
 outputDirectory="/home/kiks/phoenix_fpga/hdl/controller/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL025YU256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="led0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led0_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="led1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led1_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="led2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led2_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="led3" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led3_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="led4" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led4_pio" direction="output" role="pio" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="controller:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1701831701,AUTO_UNIQUE_ID=(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(pio_source:1.0:)(pio_source:1.0:)(pio_source:1.0:)(pio_source:1.0:)(pio_source:1.0:)"
   instancePathKey="controller"
   kind="controller"
   version="1.0"
   name="controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1701831701" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/pio_source.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/kiks/phoenix_fpga/controller.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/kiks/phoenix_fpga/pwm_source_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="controller">queue size: 0 starting:controller "controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>pio_source</b> "<b>submodules/pio_source</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 4 starting:pio_source "submodules/pio_source"</message>
   <message level="Info" culprit="led0"><![CDATA["<b>controller</b>" instantiated <b>pio_source</b> "<b>led0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="pio_source:1.0:"
   instancePathKey="controller:.:led0"
   kind="pio_source"
   version="1.0"
   name="pio_source">
  <generatedFiles>
   <file
       path="/home/kiks/phoenix_fpga/hdl/controller/synthesis/submodules/pio_source.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/kiks/phoenix_fpga/pwm_source_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="led0,led1,led2,led3,led4" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 4 starting:pio_source "submodules/pio_source"</message>
   <message level="Info" culprit="led0"><![CDATA["<b>controller</b>" instantiated <b>pio_source</b> "<b>led0</b>"]]></message>
  </messages>
 </entity>
</deploy>
