Timing Analyzer report for Orthogonal
Wed Dec 29 12:16:20 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'clk'
 13. Slow 1200mV 125C Model Hold: 'clk'
 14. Slow 1200mV 125C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'clk'
 22. Slow 1200mV -40C Model Hold: 'clk'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'clk'
 30. Fast 1200mV -40C Model Hold: 'clk'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 125c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Orthogonal                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22A7                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 279.41 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 125C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -2.579 ; -23.642             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 125C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.659 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -22.331                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.579 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.501      ;
; -2.579 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.501      ;
; -2.579 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.501      ;
; -2.579 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.501      ;
; -2.579 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.501      ;
; -2.579 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.501      ;
; -2.579 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.501      ;
; -2.579 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.501      ;
; -2.498 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.420      ;
; -2.498 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.420      ;
; -2.498 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.420      ;
; -2.498 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.420      ;
; -2.498 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.420      ;
; -2.498 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.420      ;
; -2.498 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.420      ;
; -2.498 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.420      ;
; -2.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.349      ;
; -2.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.349      ;
; -2.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.349      ;
; -2.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.349      ;
; -2.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.349      ;
; -2.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.349      ;
; -2.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.349      ;
; -2.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.349      ;
; -2.336 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.258      ;
; -2.336 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.258      ;
; -2.336 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.258      ;
; -2.336 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.258      ;
; -2.336 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.258      ;
; -2.336 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.258      ;
; -2.336 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.258      ;
; -2.336 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.258      ;
; -2.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.229      ;
; -2.212 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.134      ;
; -2.212 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.134      ;
; -2.212 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.134      ;
; -2.212 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.134      ;
; -2.212 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.134      ;
; -2.212 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.134      ;
; -2.212 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.134      ;
; -2.212 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.134      ;
; -2.168 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.090      ;
; -2.168 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.090      ;
; -2.168 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.090      ;
; -2.168 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.090      ;
; -2.168 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.090      ;
; -2.168 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.090      ;
; -2.168 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.090      ;
; -2.168 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 3.090      ;
; -2.075 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.997      ;
; -2.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.991      ;
; -2.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.991      ;
; -2.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.991      ;
; -2.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.991      ;
; -2.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.991      ;
; -2.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.991      ;
; -2.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.991      ;
; -2.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 2.991      ;
; -1.994 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.916      ;
; -1.923 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.845      ;
; -1.832 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.754      ;
; -1.803 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.725      ;
; -1.708 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.630      ;
; -1.664 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.586      ;
; -1.565 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 2.487      ;
; -1.287 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.210      ;
; -1.287 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.210      ;
; -1.287 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.210      ;
; -1.287 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.210      ;
; -1.287 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.210      ;
; -1.287 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.210      ;
; -1.287 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.210      ;
; -1.287 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.210      ;
; -0.745 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.667      ;
; -0.745 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.667      ;
; -0.745 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.667      ;
; -0.745 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.667      ;
; -0.745 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.667      ;
; -0.745 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.667      ;
; -0.745 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.667      ;
; -0.745 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.075     ; 1.667      ;
; -0.654 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 1.576      ;
; -0.274 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 1.196      ;
; -0.254 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 1.176      ;
; -0.238 ; moore10110:inst1|pstate.B                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 1.160      ;
; -0.223 ; moore10110:inst1|pstate.E                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.074     ; 1.146      ;
; -0.205 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.E                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 1.127      ;
; -0.202 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.D                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 1.124      ;
; -0.189 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.075     ; 1.111      ;
; -0.119 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 1.040      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.659 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.922      ;
; 0.679 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.943      ;
; 0.680 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.E                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 0.944      ;
; 0.683 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.947      ;
; 0.684 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.D                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 0.948      ;
; 0.687 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.951      ;
; 0.689 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.953      ;
; 0.689 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.953      ;
; 0.689 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.953      ;
; 0.693 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.957      ;
; 0.721 ; moore10110:inst1|pstate.B                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 0.985      ;
; 0.731 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 0.995      ;
; 0.737 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.001      ;
; 0.748 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.012      ;
; 0.757 ; moore10110:inst1|pstate.E                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.076      ; 1.022      ;
; 0.787 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.051      ;
; 1.006 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.270      ;
; 1.014 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.278      ;
; 1.017 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.281      ;
; 1.030 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.294      ;
; 1.031 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.295      ;
; 1.032 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.296      ;
; 1.033 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.297      ;
; 1.040 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.304      ;
; 1.052 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.316      ;
; 1.053 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.317      ;
; 1.107 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.371      ;
; 1.139 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.403      ;
; 1.140 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.404      ;
; 1.147 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.411      ;
; 1.148 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.412      ;
; 1.150 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.414      ;
; 1.164 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.428      ;
; 1.165 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.429      ;
; 1.166 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.430      ;
; 1.186 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.450      ;
; 1.187 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.451      ;
; 1.273 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.537      ;
; 1.281 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.545      ;
; 1.282 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.546      ;
; 1.298 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.562      ;
; 1.320 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.584      ;
; 1.321 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.585      ;
; 1.415 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.679      ;
; 1.441 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.705      ;
; 1.441 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.705      ;
; 1.441 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.705      ;
; 1.441 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.705      ;
; 1.441 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.705      ;
; 1.441 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.705      ;
; 1.441 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.705      ;
; 1.441 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.705      ;
; 1.454 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.075      ; 1.718      ;
; 1.480 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.744      ;
; 1.521 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.785      ;
; 1.619 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.883      ;
; 1.631 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.895      ;
; 1.640 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.904      ;
; 1.697 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.962      ;
; 1.697 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.962      ;
; 1.697 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.962      ;
; 1.697 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.962      ;
; 1.697 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.962      ;
; 1.697 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.962      ;
; 1.697 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.962      ;
; 1.697 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.076      ; 1.962      ;
; 1.725 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 1.989      ;
; 1.765 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 2.029      ;
; 1.811 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.075      ; 2.075      ;
; 1.975 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.239      ;
; 1.975 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.239      ;
; 1.977 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.241      ;
; 1.977 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.241      ;
; 1.977 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.241      ;
; 1.977 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.241      ;
; 1.977 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.241      ;
; 1.977 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.241      ;
; 2.033 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.297      ;
; 2.033 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.297      ;
; 2.033 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.297      ;
; 2.033 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.297      ;
; 2.033 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.297      ;
; 2.144 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.408      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.167 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.431      ;
; 2.268 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.532      ;
; 2.268 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.532      ;
; 2.268 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.075      ; 2.532      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 334.67 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -1.988 ; -17.574             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.590 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -19.705                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.988 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.926      ;
; -1.988 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.926      ;
; -1.988 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.926      ;
; -1.988 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.926      ;
; -1.988 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.926      ;
; -1.988 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.926      ;
; -1.988 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.926      ;
; -1.988 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.926      ;
; -1.921 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.859      ;
; -1.921 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.859      ;
; -1.921 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.859      ;
; -1.921 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.859      ;
; -1.921 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.859      ;
; -1.921 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.859      ;
; -1.921 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.859      ;
; -1.921 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.859      ;
; -1.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.807      ;
; -1.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.807      ;
; -1.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.807      ;
; -1.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.807      ;
; -1.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.807      ;
; -1.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.807      ;
; -1.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.807      ;
; -1.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.807      ;
; -1.794 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.732      ;
; -1.794 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.732      ;
; -1.794 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.732      ;
; -1.794 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.732      ;
; -1.794 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.732      ;
; -1.794 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.732      ;
; -1.794 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.732      ;
; -1.794 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.732      ;
; -1.772 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.710      ;
; -1.772 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.710      ;
; -1.772 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.710      ;
; -1.772 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.710      ;
; -1.772 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.710      ;
; -1.772 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.710      ;
; -1.772 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.710      ;
; -1.772 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.710      ;
; -1.703 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.641      ;
; -1.703 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.641      ;
; -1.703 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.641      ;
; -1.703 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.641      ;
; -1.703 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.641      ;
; -1.703 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.641      ;
; -1.703 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.641      ;
; -1.703 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.641      ;
; -1.666 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.604      ;
; -1.666 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.604      ;
; -1.666 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.604      ;
; -1.666 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.604      ;
; -1.666 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.604      ;
; -1.666 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.604      ;
; -1.666 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.604      ;
; -1.666 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.604      ;
; -1.586 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.524      ;
; -1.586 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.524      ;
; -1.586 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.524      ;
; -1.586 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.524      ;
; -1.586 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.524      ;
; -1.586 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.524      ;
; -1.586 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.524      ;
; -1.586 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.524      ;
; -1.556 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.494      ;
; -1.489 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.427      ;
; -1.437 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.375      ;
; -1.362 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.300      ;
; -1.340 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.278      ;
; -1.271 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.209      ;
; -1.234 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.172      ;
; -1.154 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 2.092      ;
; -0.951 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.889      ;
; -0.951 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.889      ;
; -0.951 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.889      ;
; -0.951 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.889      ;
; -0.951 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.889      ;
; -0.951 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.889      ;
; -0.951 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.889      ;
; -0.951 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.889      ;
; -0.500 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.438      ;
; -0.500 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.438      ;
; -0.500 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.438      ;
; -0.500 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.438      ;
; -0.500 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.438      ;
; -0.500 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.438      ;
; -0.500 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.438      ;
; -0.500 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.062     ; 1.438      ;
; -0.377 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 1.315      ;
; -0.068 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 1.006      ;
; -0.045 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 0.983      ;
; -0.028 ; moore10110:inst1|pstate.E                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 0.966      ;
; -0.028 ; moore10110:inst1|pstate.B                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 0.966      ;
; -0.012 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 0.950      ;
; -0.001 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.E                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 0.939      ;
; 0.005  ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.D                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 0.933      ;
; 0.058  ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.062     ; 0.880      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.590 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.820      ;
; 0.592 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.822      ;
; 0.597 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.E                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.D                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.829      ;
; 0.603 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.833      ;
; 0.603 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.833      ;
; 0.604 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.834      ;
; 0.605 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.835      ;
; 0.633 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.863      ;
; 0.635 ; moore10110:inst1|pstate.B                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.865      ;
; 0.646 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.876      ;
; 0.666 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.896      ;
; 0.680 ; moore10110:inst1|pstate.E                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.910      ;
; 0.681 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.911      ;
; 0.869 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.099      ;
; 0.873 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.103      ;
; 0.875 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.105      ;
; 0.876 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.106      ;
; 0.881 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.111      ;
; 0.881 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.111      ;
; 0.887 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.117      ;
; 0.890 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.120      ;
; 0.891 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.121      ;
; 0.905 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.135      ;
; 0.959 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.189      ;
; 0.965 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.195      ;
; 0.970 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.200      ;
; 0.971 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.201      ;
; 0.973 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.203      ;
; 0.977 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.207      ;
; 0.979 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.209      ;
; 0.980 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.210      ;
; 0.991 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.221      ;
; 0.995 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.225      ;
; 1.009 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.239      ;
; 1.063 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.293      ;
; 1.069 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.299      ;
; 1.081 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.311      ;
; 1.083 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.313      ;
; 1.099 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.329      ;
; 1.113 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.343      ;
; 1.173 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.403      ;
; 1.203 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.433      ;
; 1.268 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.498      ;
; 1.268 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.498      ;
; 1.268 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.498      ;
; 1.268 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.498      ;
; 1.268 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.498      ;
; 1.268 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.498      ;
; 1.268 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.498      ;
; 1.268 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.498      ;
; 1.299 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.529      ;
; 1.307 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.537      ;
; 1.408 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.638      ;
; 1.413 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.643      ;
; 1.427 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.657      ;
; 1.483 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.713      ;
; 1.490 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.720      ;
; 1.490 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.720      ;
; 1.490 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.720      ;
; 1.490 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.720      ;
; 1.490 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.720      ;
; 1.490 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.720      ;
; 1.490 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.720      ;
; 1.490 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.720      ;
; 1.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.749      ;
; 1.534 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.764      ;
; 1.685 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.915      ;
; 1.685 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.915      ;
; 1.685 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.915      ;
; 1.685 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.915      ;
; 1.685 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.915      ;
; 1.685 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.915      ;
; 1.717 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.947      ;
; 1.717 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 1.947      ;
; 1.791 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.021      ;
; 1.791 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.021      ;
; 1.791 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.021      ;
; 1.791 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.021      ;
; 1.791 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.021      ;
; 1.845 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.075      ;
; 1.897 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.127      ;
; 1.897 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.127      ;
; 1.897 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.127      ;
; 1.897 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.127      ;
; 1.900 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.130      ;
; 1.900 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.130      ;
; 1.900 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.130      ;
; 1.900 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.130      ;
; 1.900 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.130      ;
; 1.900 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.130      ;
; 1.900 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.130      ;
; 1.952 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.182      ;
; 1.952 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.182      ;
; 1.952 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.182      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -0.590 ; -5.079              ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.281 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -16.780                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.590 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.544      ;
; -0.590 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.544      ;
; -0.590 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.544      ;
; -0.590 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.544      ;
; -0.590 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.544      ;
; -0.590 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.544      ;
; -0.590 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.544      ;
; -0.590 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.544      ;
; -0.552 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.506      ;
; -0.552 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.506      ;
; -0.552 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.506      ;
; -0.552 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.506      ;
; -0.552 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.506      ;
; -0.552 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.506      ;
; -0.552 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.506      ;
; -0.552 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.506      ;
; -0.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.473      ;
; -0.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.473      ;
; -0.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.473      ;
; -0.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.473      ;
; -0.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.473      ;
; -0.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.473      ;
; -0.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.473      ;
; -0.519 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.473      ;
; -0.477 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.431      ;
; -0.477 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.431      ;
; -0.477 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.431      ;
; -0.477 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.431      ;
; -0.477 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.431      ;
; -0.477 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.431      ;
; -0.477 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.431      ;
; -0.477 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.431      ;
; -0.465 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.419      ;
; -0.465 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.419      ;
; -0.465 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.419      ;
; -0.465 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.419      ;
; -0.465 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.419      ;
; -0.465 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.419      ;
; -0.465 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.419      ;
; -0.465 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.419      ;
; -0.421 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.375      ;
; -0.421 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.375      ;
; -0.421 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.375      ;
; -0.421 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.375      ;
; -0.421 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.375      ;
; -0.421 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.375      ;
; -0.421 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.375      ;
; -0.421 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.375      ;
; -0.401 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.355      ;
; -0.401 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.355      ;
; -0.401 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.355      ;
; -0.401 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.355      ;
; -0.401 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.355      ;
; -0.401 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.355      ;
; -0.401 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.355      ;
; -0.401 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.355      ;
; -0.359 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.313      ;
; -0.356 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.310      ;
; -0.356 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.310      ;
; -0.356 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.310      ;
; -0.356 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.310      ;
; -0.356 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.310      ;
; -0.356 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.310      ;
; -0.356 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.310      ;
; -0.356 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.310      ;
; -0.321 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.275      ;
; -0.288 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.242      ;
; -0.246 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.200      ;
; -0.234 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.188      ;
; -0.190 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.144      ;
; -0.170 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.124      ;
; -0.125 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 1.079      ;
; -0.026 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
; -0.026 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
; -0.026 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
; -0.026 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
; -0.026 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
; -0.026 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
; -0.026 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
; -0.026 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
; 0.210  ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.744      ;
; 0.210  ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.744      ;
; 0.210  ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.744      ;
; 0.210  ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.744      ;
; 0.210  ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.744      ;
; 0.210  ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.744      ;
; 0.210  ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.744      ;
; 0.210  ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.744      ;
; 0.250  ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.704      ;
; 0.420  ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.534      ;
; 0.436  ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.518      ;
; 0.438  ; moore10110:inst1|pstate.E                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.516      ;
; 0.445  ; moore10110:inst1|pstate.B                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.509      ;
; 0.448  ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.E                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.506      ;
; 0.454  ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.D                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.500      ;
; 0.464  ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.490      ;
; 0.490  ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 1.000        ; -0.034     ; 0.464      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.397      ;
; 0.288 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.E                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.D                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.405      ;
; 0.292 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.408      ;
; 0.293 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.409      ;
; 0.294 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.410      ;
; 0.306 ; moore10110:inst1|pstate.B                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.422      ;
; 0.310 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.426      ;
; 0.313 ; moore10110:inst1|pstate.E                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.429      ;
; 0.313 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.C                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.429      ;
; 0.315 ; moore10110:inst1|pstate.C                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.431      ;
; 0.341 ; moore10110:inst1|pstate.D                                                                 ; moore10110:inst1|pstate.B                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.457      ;
; 0.432 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.548      ;
; 0.436 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.552      ;
; 0.436 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.552      ;
; 0.442 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.558      ;
; 0.444 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.560      ;
; 0.446 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.562      ;
; 0.446 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.562      ;
; 0.448 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.564      ;
; 0.452 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.568      ;
; 0.454 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.570      ;
; 0.470 ; moore10110:inst1|pstate.F                                                                 ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.586      ;
; 0.490 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.606      ;
; 0.492 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.608      ;
; 0.494 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.610      ;
; 0.494 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.610      ;
; 0.496 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.612      ;
; 0.502 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.618      ;
; 0.504 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.620      ;
; 0.506 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.622      ;
; 0.512 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.628      ;
; 0.514 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.630      ;
; 0.550 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.666      ;
; 0.554 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.670      ;
; 0.556 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.672      ;
; 0.562 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.678      ;
; 0.572 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.688      ;
; 0.574 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.690      ;
; 0.614 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.730      ;
; 0.620 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.736      ;
; 0.620 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.736      ;
; 0.620 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.736      ;
; 0.620 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.736      ;
; 0.620 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.736      ;
; 0.620 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.736      ;
; 0.620 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.736      ;
; 0.620 ; moore10110:inst1|pstate.F                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.736      ;
; 0.632 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.748      ;
; 0.636 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.752      ;
; 0.670 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.786      ;
; 0.694 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.810      ;
; 0.702 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.818      ;
; 0.708 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.824      ;
; 0.716 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.832      ;
; 0.716 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.832      ;
; 0.716 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.832      ;
; 0.716 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.832      ;
; 0.716 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.832      ;
; 0.716 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.832      ;
; 0.716 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.832      ;
; 0.716 ; moore10110:inst1|pstate.E                                                                 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.832      ;
; 0.752 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.868      ;
; 0.768 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.884      ;
; 0.768 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; moore10110:inst1|pstate.F                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 0.884      ;
; 0.856 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.972      ;
; 0.856 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.972      ;
; 0.856 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.972      ;
; 0.856 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.972      ;
; 0.856 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.972      ;
; 0.856 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.972      ;
; 0.860 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.976      ;
; 0.860 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.976      ;
; 0.871 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.987      ;
; 0.871 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.987      ;
; 0.871 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.987      ;
; 0.871 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.987      ;
; 0.871 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.987      ;
; 0.929 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.045      ;
; 0.929 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.045      ;
; 0.929 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.045      ;
; 0.929 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.045      ;
; 0.929 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.045      ;
; 0.929 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.045      ;
; 0.929 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[7] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.045      ;
; 0.931 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.047      ;
; 0.931 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.047      ;
; 0.931 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.047      ;
; 0.931 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[4] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.047      ;
; 0.931 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.047      ;
; 0.993 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.109      ;
; 0.993 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.109      ;
; 0.993 ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[3] ; divider:inst|lpm_counter:LPM_COUNTER_component|cntr_jdm:auto_generated|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 1.109      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.579  ; 0.281 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.579  ; 0.281 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -23.642 ; 0.0   ; 0.0      ; 0.0     ; -22.331             ;
;  clk             ; -23.642 ; 0.000 ; N/A      ; N/A     ; -22.331             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; serOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; j                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.33e-06 V                   ; 2.35 V              ; -0.00598 V          ; 0.095 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 3.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.33e-06 V                  ; 2.35 V             ; -0.00598 V         ; 0.095 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 3.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 213      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 213      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; j          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serOut      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; j          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serOut      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 29 12:16:19 2021
Info: Command: quartus_sta Orthogonal -c Orthogonal
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Orthogonal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.579             -23.642 clk 
Info (332146): Worst-case hold slack is 0.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.659               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.331 clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.988             -17.574 clk 
Info (332146): Worst-case hold slack is 0.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.590               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.705 clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.590              -5.079 clk 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -16.780 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Wed Dec 29 12:16:20 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


