*******************************************************************

  Operator    [gopOMDDR]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopOMDDR
{
    parameter
    (
        string MIPI_MODE        = "FALSE",
        string DOMODE           = "DDR",
        string MODE           = "DDM0",
        string OCLK_SRC       = "WCLK",            // "WCLK", "WCLK_DEL"   
        bit    LRS_EN         = 1'b0,
        bit    GRS_EN         = 1'b0,
        bit    WL_EXTEND      = 1'b0,
        bit    CP_TSDDR_SR    = 1'b0,
        bit    CLK_INV        = 1'b0,
        bit    LRS_INV        = 1'b0
    );
    port
    (
        input   D[7:0],
        input   T[3:0],

        input   SERCLK,
        input   TCLK,        
        input   SYSCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input   RESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,

        output  PADO,
        output  PADT,

        output  DO_OUT,
        output  TO_OUT,
        
        input  MI,
        output MO
    );
};

implementation impl of gopOMDDR
{
    // ODDR config

    if((OCLK_SRC != "WCLK") && (OCLK_SRC != "WCLK_DEL"))
    {
        error("Error config OCLK_SRC = %s in gopOMSER8A", OCLK_SRC);
    }
    
    string ddm_mode = "OMDDR";
    if (MODE == "DDM0")
    {
        ddm_mode = "OMDDR";
    }
    else if (MODE == "DDM4")
    {
        ddm_mode = "OMSER4";
    }
    else if (MODE == "DDM8")
    {
        ddm_mode = "OMSER8";
    }
    
    device devOMSER8IOLA gate_omddriol
        parameter map
        (
            CP_ODDR_MODE   =>   ddm_mode,
            CP_SERCLK_SEL  =>   1'b1,
            CP_DOMODE      =>   MIPI_MODE == "FALSE" ? DOMODE : "DD",
            
            CP_OUTLRS_EN  =>   LRS_EN ==  1'b0 ? "DISABLE" : "ENABLE",
            CP_GRS_DIS    =>   GRS_EN == 1'b0 ? "TRUE" : "FALSE",
            CP_OCLK_SEL   =>   {OCLK_SRC == "WCLK_DEL" ? 1'b1 : 1'b0, OCLK_SRC == "WCLK" ? 1'b1 : 1'b0},
            CP_OUTCLK_POL =>   CLK_INV == 1'b0 ? "FALSE" : "TRUE",
            CP_WL_EXT     =>   WL_EXTEND == 1'b0 ? "FALSE" : "TRUE",
            CP_LRS_POL    =>   LRS_INV == 1'b0 ? "FALSE" : "TRUE",
            CP_TSDDR_SR   =>   CP_TSDDR_SR == 1'b0 ? "RESET" : "SET",
            CP_MIPI_EN    =>   MIPI_MODE == "FALSE" ? "DISABLE" : "ENABLE"
        )
        port map 
        (
            TX_DATA      =>   D,
            TS_CTRL      =>   T,

            WCLK         =>   (OCLK_SRC == "WCLK") ? TCLK : 1'bx,
            WCLK_DEL     =>   (OCLK_SRC == "WCLK_DEL") ? TCLK : 1'bx,
            CLK_R        =>   SERCLK,
            CLK_SYS      =>   SYSCLK,
            LRS          =>   RESET,

            DO           =>   PADO,            
            TO           =>   PADT,

            DO_OUT       =>   DO_OUT,
            TO_OUT       =>   TO_OUT,
           
            MIPI_SW_DYN_O =>  MO,
            MIPI_SW_DYN_I =>  MI
        );
};


