

================================================================
== Vivado HLS Report for 'gradient'
================================================================
* Date:           Sun Jun 23 05:06:45 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        gradient
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20481|  20481|  20481|  20481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  20480|  20480|         5|          -|          -|  4096|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      2|       0|    147|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      74|    104|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     56|    -|
|Register         |        -|      -|     149|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     223|    307|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+----+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------+-------------------------+---------+-------+----+-----+-----+
    |gradient_CRTL_BUS_s_axi_U  |gradient_CRTL_BUS_s_axi  |        0|      0|  74|  104|    0|
    +---------------------------+-------------------------+---------+-------+----+-----+-----+
    |Total                      |                         |        0|      0|  74|  104|    0|
    +---------------------------+-------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |gradient_mul_mul_8ns_16ns_24_1_1_U1  |gradient_mul_mul_8ns_16ns_24_1_1  |  i0 * i1  |
    |gradient_mul_mul_8ns_24ns_32_1_1_U2  |gradient_mul_mul_8ns_24ns_32_1_1  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln23_3_fu_214_p2  |     *    |      2|  0|  20|           8|          32|
    |mul_ln23_fu_226_p2    |     *    |      0|  0|  41|           8|           8|
    |idx_fu_124_p2         |     +    |      0|  0|  17|          13|           1|
    |icmp_ln20_fu_118_p2   |   icmp   |      0|  0|  13|          13|          14|
    |or_ln23_1_fu_302_p2   |    or    |      0|  0|  32|          32|          32|
    |or_ln23_fu_280_p2     |    or    |      0|  0|  24|          24|          24|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      2|  0| 147|          98|         111|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |idx_0_reg_107   |   9|          2|   13|         26|
    |output_f_WEN_A  |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           |  56|         11|   18|         41|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |idx_0_reg_107         |  13|   0|   13|          0|
    |idx_reg_326           |  13|   0|   13|          0|
    |lshr_ln23_2_reg_381   |   8|   0|    8|          0|
    |mul_ln23_3_reg_386    |   8|   0|   32|         24|
    |or_ln23_1_reg_391     |  32|   0|   32|          0|
    |tmp_3_reg_356         |   8|   0|    8|          0|
    |tmp_4_reg_366         |   8|   0|    8|          0|
    |tmp_5_reg_376         |   8|   0|    8|          0|
    |trunc_ln23_1_reg_351  |   8|   0|    8|          0|
    |trunc_ln23_6_reg_361  |   8|   0|    8|          0|
    |trunc_ln23_7_reg_371  |   8|   0|    8|          0|
    |trunc_ln23_reg_346    |   8|   0|    8|          0|
    |zext_ln23_reg_331     |  13|   0|   64|         51|
    +----------------------+----+----+-----+-----------+
    |Total                 | 149|   0|  224|         75|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   gradient   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   gradient   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   gradient   | return value |
|input_f_Addr_A          | out |   32|    bram    |    input_f   |     array    |
|input_f_EN_A            | out |    1|    bram    |    input_f   |     array    |
|input_f_WEN_A           | out |    4|    bram    |    input_f   |     array    |
|input_f_Din_A           | out |   32|    bram    |    input_f   |     array    |
|input_f_Dout_A          |  in |   32|    bram    |    input_f   |     array    |
|input_f_Clk_A           | out |    1|    bram    |    input_f   |     array    |
|input_f_Rst_A           | out |    1|    bram    |    input_f   |     array    |
|kernel_Addr_A           | out |   32|    bram    |    kernel    |     array    |
|kernel_EN_A             | out |    1|    bram    |    kernel    |     array    |
|kernel_WEN_A            | out |    4|    bram    |    kernel    |     array    |
|kernel_Din_A            | out |   32|    bram    |    kernel    |     array    |
|kernel_Dout_A           |  in |   32|    bram    |    kernel    |     array    |
|kernel_Clk_A            | out |    1|    bram    |    kernel    |     array    |
|kernel_Rst_A            | out |    1|    bram    |    kernel    |     array    |
|output_f_Addr_A         | out |   32|    bram    |   output_f   |     array    |
|output_f_EN_A           | out |    1|    bram    |   output_f   |     array    |
|output_f_WEN_A          | out |    4|    bram    |   output_f   |     array    |
|output_f_Din_A          | out |   32|    bram    |   output_f   |     array    |
|output_f_Dout_A         |  in |   32|    bram    |   output_f   |     array    |
|output_f_Clk_A          | out |    1|    bram    |   output_f   |     array    |
|output_f_Rst_A          | out |    1|    bram    |   output_f   |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %input_f) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %kernel) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %output_f) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %status) nounwind, !map !21"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @gradient_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:12]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %status, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:13]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %input_f, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:14]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %output_f, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:15]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %kernel, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [core.cpp:16]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [core.cpp:20]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%idx_0 = phi i13 [ 0, %0 ], [ %idx, %2 ]"   --->   Operation 18 'phi' 'idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.09ns)   --->   "%icmp_ln20 = icmp eq i13 %idx_0, -4096" [core.cpp:20]   --->   Operation 19 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.67ns)   --->   "%idx = add i13 %idx_0, 1" [core.cpp:20]   --->   Operation 21 'add' 'idx' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %2" [core.cpp:20]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i13 %idx_0 to i64" [core.cpp:23]   --->   Operation 23 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_f_addr = getelementptr [4096 x i32]* %input_f, i64 0, i64 %zext_ln23" [core.cpp:23]   --->   Operation 24 'getelementptr' 'input_f_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%input_f_load = load i32* %input_f_addr, align 4" [core.cpp:23]   --->   Operation 25 'load' 'input_f_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [4096 x i32]* %kernel, i64 0, i64 %zext_ln23" [core.cpp:23]   --->   Operation 26 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [core.cpp:23]   --->   Operation 27 'load' 'kernel_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [core.cpp:28]   --->   Operation 28 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%input_f_load = load i32* %input_f_addr, align 4" [core.cpp:23]   --->   Operation 29 'load' 'input_f_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %input_f_load to i8" [core.cpp:23]   --->   Operation 30 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [core.cpp:23]   --->   Operation 31 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i32 %kernel_load to i8" [core.cpp:23]   --->   Operation 32 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_f_load, i32 8, i32 15)" [core.cpp:23]   --->   Operation 33 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %kernel_load, i32 8, i32 15)" [core.cpp:23]   --->   Operation 34 'partselect' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_f_load, i32 16, i32 23)" [core.cpp:23]   --->   Operation 35 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %kernel_load, i32 16, i32 23)" [core.cpp:23]   --->   Operation 36 'partselect' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_f_load, i32 24, i32 31)" [core.cpp:23]   --->   Operation 37 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln23_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %kernel_load, i32 24, i32 31)" [core.cpp:23]   --->   Operation 38 'partselect' 'lshr_ln23_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%and_ln23_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %tmp_5, i24 0)" [core.cpp:23]   --->   Operation 39 'bitconcatenate' 'and_ln23_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i8 %lshr_ln23_2 to i32" [core.cpp:23]   --->   Operation 40 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (8.51ns)   --->   "%mul_ln23_3 = mul i32 %zext_ln23_7, %and_ln23_2" [core.cpp:23]   --->   Operation 41 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.41>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i8 %trunc_ln23 to i16" [core.cpp:23]   --->   Operation 42 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i8 %trunc_ln23_1 to i16" [core.cpp:23]   --->   Operation 43 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (4.17ns)   --->   "%mul_ln23 = mul i16 %zext_ln23_2, %zext_ln23_1" [core.cpp:23]   --->   Operation 44 'mul' 'mul_ln23' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%and_ln = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_3, i8 0)" [core.cpp:23]   --->   Operation 45 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i16 %and_ln to i24" [core.cpp:23]   --->   Operation 46 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i8 %trunc_ln23_6 to i24" [core.cpp:23]   --->   Operation 47 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln23_1 = mul i24 %zext_ln23_4, %zext_ln23_3" [core.cpp:23]   --->   Operation 48 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%and_ln23_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_4, i16 0)" [core.cpp:23]   --->   Operation 49 'bitconcatenate' 'and_ln23_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i24 %and_ln23_1 to i32" [core.cpp:23]   --->   Operation 50 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i8 %trunc_ln23_7 to i32" [core.cpp:23]   --->   Operation 51 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln23_2 = mul i32 %zext_ln23_6, %zext_ln23_5" [core.cpp:23]   --->   Operation 52 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln23_3, i32 16, i32 31)" [core.cpp:23]   --->   Operation 53 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%tmp = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_1, i16 %mul_ln23)" [core.cpp:23]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%trunc_ln23_2 = trunc i32 %mul_ln23_2 to i24" [core.cpp:23]   --->   Operation 55 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%or_ln23 = or i24 %trunc_ln23_2, %mul_ln23_1" [core.cpp:23]   --->   Operation 56 'or' 'or_ln23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln23_2, i32 24, i32 31)" [core.cpp:23]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%tmp1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %tmp_2, i24 %or_ln23)" [core.cpp:23]   --->   Operation 58 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.03ns) (out node of the LUT)   --->   "%or_ln23_1 = or i32 %tmp1, %tmp" [core.cpp:23]   --->   Operation 59 'or' 'or_ln23_1' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%output_f_addr = getelementptr [4096 x i32]* %output_f, i64 0, i64 %zext_ln23" [core.cpp:23]   --->   Operation 60 'getelementptr' 'output_f_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (3.25ns)   --->   "store i32 %or_ln23_1, i32* %output_f_addr, align 4" [core.cpp:23]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [core.cpp:20]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ output_f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ status]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000]
specinterface_ln12 (specinterface    ) [ 0000000]
specinterface_ln13 (specinterface    ) [ 0000000]
specinterface_ln14 (specinterface    ) [ 0000000]
specinterface_ln15 (specinterface    ) [ 0000000]
specinterface_ln16 (specinterface    ) [ 0000000]
br_ln20            (br               ) [ 0111111]
idx_0              (phi              ) [ 0010000]
icmp_ln20          (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
idx                (add              ) [ 0111111]
br_ln20            (br               ) [ 0000000]
zext_ln23          (zext             ) [ 0001111]
input_f_addr       (getelementptr    ) [ 0001000]
kernel_addr        (getelementptr    ) [ 0001000]
ret_ln28           (ret              ) [ 0000000]
input_f_load       (load             ) [ 0000000]
trunc_ln23         (trunc            ) [ 0000110]
kernel_load        (load             ) [ 0000000]
trunc_ln23_1       (trunc            ) [ 0000110]
tmp_3              (partselect       ) [ 0000110]
trunc_ln23_6       (partselect       ) [ 0000110]
tmp_4              (partselect       ) [ 0000110]
trunc_ln23_7       (partselect       ) [ 0000110]
tmp_5              (partselect       ) [ 0000100]
lshr_ln23_2        (partselect       ) [ 0000100]
and_ln23_2         (bitconcatenate   ) [ 0000000]
zext_ln23_7        (zext             ) [ 0000000]
mul_ln23_3         (mul              ) [ 0000010]
zext_ln23_1        (zext             ) [ 0000000]
zext_ln23_2        (zext             ) [ 0000000]
mul_ln23           (mul              ) [ 0000000]
and_ln             (bitconcatenate   ) [ 0000000]
zext_ln23_3        (zext             ) [ 0000000]
zext_ln23_4        (zext             ) [ 0000000]
mul_ln23_1         (mul              ) [ 0000000]
and_ln23_1         (bitconcatenate   ) [ 0000000]
zext_ln23_5        (zext             ) [ 0000000]
zext_ln23_6        (zext             ) [ 0000000]
mul_ln23_2         (mul              ) [ 0000000]
tmp_1              (partselect       ) [ 0000000]
tmp                (bitconcatenate   ) [ 0000000]
trunc_ln23_2       (trunc            ) [ 0000000]
or_ln23            (or               ) [ 0000000]
tmp_2              (partselect       ) [ 0000000]
tmp1               (bitconcatenate   ) [ 0000000]
or_ln23_1          (or               ) [ 0000001]
output_f_addr      (getelementptr    ) [ 0000000]
store_ln23         (store            ) [ 0000000]
br_ln20            (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_f">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_f">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_f"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="status">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="status"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="input_f_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="13" slack="0"/>
<pin id="72" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_f_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="12" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_f_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="kernel_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="13" slack="0"/>
<pin id="85" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_f_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="13" slack="4"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_f_addr/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln23_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/6 "/>
</bind>
</comp>

<comp id="107" class="1005" name="idx_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="13" slack="1"/>
<pin id="109" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="idx_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="idx_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="13" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_0/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln20_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="0"/>
<pin id="120" dir="0" index="1" bw="13" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="idx_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln23_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln23_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln23_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="0" index="3" bw="5" slack="0"/>
<pin id="149" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln23_6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="5" slack="0"/>
<pin id="159" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_6/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln23_7_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_7/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_5_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="lshr_ln23_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="6" slack="0"/>
<pin id="199" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln23_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln23_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="1"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln23_2/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln23_7_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mul_ln23_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23_3/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln23_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln23_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="2"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln23_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="2"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln23_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln23_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="2"/>
<pin id="245" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln23_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln23_1/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln23_5_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln23_6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="2"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln23_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_2/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="or_ln23_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="0"/>
<pin id="282" dir="0" index="1" bw="24" slack="0"/>
<pin id="283" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="24" slack="0"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln23_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_1/5 "/>
</bind>
</comp>

<comp id="308" class="1007" name="mul_ln23_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23_1/5 "/>
</bind>
</comp>

<comp id="315" class="1007" name="mul_ln23_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23_2/5 "/>
</bind>
</comp>

<comp id="326" class="1005" name="idx_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="331" class="1005" name="zext_ln23_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="4"/>
<pin id="333" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="336" class="1005" name="input_f_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="1"/>
<pin id="338" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_f_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="kernel_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="1"/>
<pin id="343" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="trunc_ln23_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2"/>
<pin id="348" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="351" class="1005" name="trunc_ln23_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2"/>
<pin id="353" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2"/>
<pin id="358" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="361" class="1005" name="trunc_ln23_6_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="2"/>
<pin id="363" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23_6 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="2"/>
<pin id="368" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln23_7_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="2"/>
<pin id="373" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23_7 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_5_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="lshr_ln23_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln23_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="mul_ln23_3_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln23_3 "/>
</bind>
</comp>

<comp id="391" class="1005" name="or_ln23_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln23_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="111" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="111" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="111" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="139"><net_src comp="75" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="88" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="75" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="88" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="75" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="88" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="75" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="88" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="204" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="260" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="226" pin="2"/><net_sink comp="269" pin=2"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="285" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="280" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="269" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="243" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="239" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="308" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="319"><net_src comp="257" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="253" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="315" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="322"><net_src comp="315" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="329"><net_src comp="124" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="334"><net_src comp="130" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="339"><net_src comp="68" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="344"><net_src comp="81" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="349"><net_src comp="136" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="354"><net_src comp="140" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="359"><net_src comp="144" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="364"><net_src comp="154" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="369"><net_src comp="164" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="374"><net_src comp="174" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="379"><net_src comp="184" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="384"><net_src comp="194" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="389"><net_src comp="214" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="394"><net_src comp="302" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_f | {6 }
 - Input state : 
	Port: gradient : input_f | {2 3 }
	Port: gradient : kernel | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln20 : 1
		idx : 1
		br_ln20 : 2
		zext_ln23 : 1
		input_f_addr : 2
		input_f_load : 3
		kernel_addr : 2
		kernel_load : 3
	State 3
		trunc_ln23 : 1
		trunc_ln23_1 : 1
		tmp_3 : 1
		trunc_ln23_6 : 1
		tmp_4 : 1
		trunc_ln23_7 : 1
		tmp_5 : 1
		lshr_ln23_2 : 1
	State 4
		mul_ln23_3 : 1
	State 5
		mul_ln23 : 1
		zext_ln23_3 : 1
		mul_ln23_1 : 2
		zext_ln23_5 : 1
		mul_ln23_2 : 2
		tmp : 2
		trunc_ln23_2 : 3
		or_ln23 : 4
		tmp_2 : 3
		tmp1 : 4
		or_ln23_1 : 5
	State 6
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |  mul_ln23_3_fu_214  |    2    |    0    |    20   |
|    mul   |   mul_ln23_fu_226   |    0    |    0    |    41   |
|          |  mul_ln23_1_fu_308  |    1    |    0    |    0    |
|          |  mul_ln23_2_fu_315  |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln23_fu_280   |    0    |    0    |    24   |
|          |   or_ln23_1_fu_302  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    add   |      idx_fu_124     |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln20_fu_118  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln23_fu_130  |    0    |    0    |    0    |
|          |  zext_ln23_7_fu_211 |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_220 |    0    |    0    |    0    |
|   zext   |  zext_ln23_2_fu_223 |    0    |    0    |    0    |
|          |  zext_ln23_3_fu_239 |    0    |    0    |    0    |
|          |  zext_ln23_4_fu_243 |    0    |    0    |    0    |
|          |  zext_ln23_5_fu_253 |    0    |    0    |    0    |
|          |  zext_ln23_6_fu_257 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln23_fu_136  |    0    |    0    |    0    |
|   trunc  | trunc_ln23_1_fu_140 |    0    |    0    |    0    |
|          | trunc_ln23_2_fu_277 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_3_fu_144    |    0    |    0    |    0    |
|          | trunc_ln23_6_fu_154 |    0    |    0    |    0    |
|          |     tmp_4_fu_164    |    0    |    0    |    0    |
|partselect| trunc_ln23_7_fu_174 |    0    |    0    |    0    |
|          |     tmp_5_fu_184    |    0    |    0    |    0    |
|          |  lshr_ln23_2_fu_194 |    0    |    0    |    0    |
|          |     tmp_1_fu_260    |    0    |    0    |    0    |
|          |     tmp_2_fu_285    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  and_ln23_2_fu_204  |    0    |    0    |    0    |
|          |    and_ln_fu_232    |    0    |    0    |    0    |
|bitconcatenate|  and_ln23_1_fu_246  |    0    |    0    |    0    |
|          |      tmp_fu_269     |    0    |    0    |    0    |
|          |     tmp1_fu_294     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    4    |    0    |   147   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    idx_0_reg_107   |   13   |
|     idx_reg_326    |   13   |
|input_f_addr_reg_336|   12   |
| kernel_addr_reg_341|   12   |
| lshr_ln23_2_reg_381|    8   |
| mul_ln23_3_reg_386 |   32   |
|  or_ln23_1_reg_391 |   32   |
|    tmp_3_reg_356   |    8   |
|    tmp_4_reg_366   |    8   |
|    tmp_5_reg_376   |    8   |
|trunc_ln23_1_reg_351|    8   |
|trunc_ln23_6_reg_361|    8   |
|trunc_ln23_7_reg_371|    8   |
| trunc_ln23_reg_346 |    8   |
|  zext_ln23_reg_331 |   64   |
+--------------------+--------+
|        Total       |   242  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_88 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   242  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   242  |   165  |
+-----------+--------+--------+--------+--------+
