Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Oct  2 10:06:40 2018
| Host         : idlab52-OptiPlex-790 running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_zynq_ps7_0_axi_periph_1'

1. Summary
----------

SUCCESS in the upgrade of base_zynq_ps7_0_axi_periph_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Oct  2 10:06:40 2018
| Host         : idlab52-OptiPlex-790 running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_zynq_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the upgrade of base_zynq_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Oct  2 10:06:39 2018
| Host         : idlab52-OptiPlex-790 running 64-bit Ubuntu 14.04.5 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'base_zynq_axi_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of base_zynq_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 18) to (Rev. 17)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'c_increase_throughput' is no longer present on the upgraded IP 'base_zynq_axi_dma_0_0', and cannot be set to '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_dma:7.1 -user_name base_zynq_axi_dma_0_0
set_property -dict "\
  CONFIG.AXI_RESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.Component_Name {base_zynq_axi_dma_0_0} \
  CONFIG.MM2S_CNTRL_RESET_OUT_N.POLARITY {ACTIVE_LOW} \
  CONFIG.MM2S_INTROUT.PortWidth {1} \
  CONFIG.MM2S_INTROUT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.MM2S_PRMRY_RESET_OUT_N.POLARITY {ACTIVE_LOW} \
  CONFIG.M_AXI.ADDR_WIDTH {32} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {} \
  CONFIG.M_AXI.DATA_WIDTH {32} \
  CONFIG.M_AXI.FREQ_HZ {100000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {1} \
  CONFIG.M_AXI.HAS_CACHE {1} \
  CONFIG.M_AXI.HAS_LOCK {1} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {1} \
  CONFIG.M_AXI.HAS_REGION {1} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {0} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {16} \
  CONFIG.M_AXI.NUM_READ_THREADS {1} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI.PHASE {0.000} \
  CONFIG.M_AXI.PROTOCOL {AXI4} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.M_AXIS_CNTRL.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS_CNTRL.FREQ_HZ {50000000} \
  CONFIG.M_AXIS_CNTRL.HAS_TKEEP {1} \
  CONFIG.M_AXIS_CNTRL.HAS_TLAST {1} \
  CONFIG.M_AXIS_CNTRL.HAS_TREADY {1} \
  CONFIG.M_AXIS_CNTRL.HAS_TSTRB {0} \
  CONFIG.M_AXIS_CNTRL.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS_CNTRL.PHASE {0.000} \
  CONFIG.M_AXIS_CNTRL.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS_CNTRL.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_CNTRL.TID_WIDTH {0} \
  CONFIG.M_AXIS_CNTRL.TUSER_WIDTH {0} \
  CONFIG.M_AXIS_MM2S.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXIS_MM2S.FREQ_HZ {50000000} \
  CONFIG.M_AXIS_MM2S.HAS_TKEEP {1} \
  CONFIG.M_AXIS_MM2S.HAS_TLAST {1} \
  CONFIG.M_AXIS_MM2S.HAS_TREADY {1} \
  CONFIG.M_AXIS_MM2S.HAS_TSTRB {0} \
  CONFIG.M_AXIS_MM2S.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS_MM2S.PHASE {0.000} \
  CONFIG.M_AXIS_MM2S.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS_MM2S.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_MM2S.TID_WIDTH {0} \
  CONFIG.M_AXIS_MM2S.TUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.ADDR_WIDTH {32} \
  CONFIG.M_AXI_MM2S.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.BUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_MM2S.DATA_WIDTH {32} \
  CONFIG.M_AXI_MM2S.FREQ_HZ {50000000} \
  CONFIG.M_AXI_MM2S.HAS_BRESP {0} \
  CONFIG.M_AXI_MM2S.HAS_BURST {0} \
  CONFIG.M_AXI_MM2S.HAS_CACHE {0} \
  CONFIG.M_AXI_MM2S.HAS_LOCK {0} \
  CONFIG.M_AXI_MM2S.HAS_PROT {0} \
  CONFIG.M_AXI_MM2S.HAS_QOS {0} \
  CONFIG.M_AXI_MM2S.HAS_REGION {0} \
  CONFIG.M_AXI_MM2S.HAS_RRESP {1} \
  CONFIG.M_AXI_MM2S.HAS_WSTRB {0} \
  CONFIG.M_AXI_MM2S.ID_WIDTH {0} \
  CONFIG.M_AXI_MM2S.MAX_BURST_LENGTH {16} \
  CONFIG.M_AXI_MM2S.NUM_READ_OUTSTANDING {16} \
  CONFIG.M_AXI_MM2S.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_MM2S.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M_AXI_MM2S.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_MM2S.PHASE {0.000} \
  CONFIG.M_AXI_MM2S.PROTOCOL {AXI4} \
  CONFIG.M_AXI_MM2S.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.M_AXI_MM2S.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_MM2S.RUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_MM2S.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_MM2S.WUSER_WIDTH {0} \
  CONFIG.M_AXI_MM2S_CLK.ASSOCIATED_BUSIF {M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL} \
  CONFIG.M_AXI_MM2S_CLK.ASSOCIATED_RESET {mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n} \
  CONFIG.M_AXI_MM2S_CLK.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_MM2S_CLK.FREQ_HZ {50000000} \
  CONFIG.M_AXI_MM2S_CLK.PHASE {0.000} \
  CONFIG.M_AXI_S2MM.ADDR_WIDTH {32} \
  CONFIG.M_AXI_S2MM.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_S2MM.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_S2MM.BUSER_WIDTH {0} \
  CONFIG.M_AXI_S2MM.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_S2MM.DATA_WIDTH {32} \
  CONFIG.M_AXI_S2MM.FREQ_HZ {50000000} \
  CONFIG.M_AXI_S2MM.HAS_BRESP {1} \
  CONFIG.M_AXI_S2MM.HAS_BURST {0} \
  CONFIG.M_AXI_S2MM.HAS_CACHE {0} \
  CONFIG.M_AXI_S2MM.HAS_LOCK {0} \
  CONFIG.M_AXI_S2MM.HAS_PROT {0} \
  CONFIG.M_AXI_S2MM.HAS_QOS {0} \
  CONFIG.M_AXI_S2MM.HAS_REGION {0} \
  CONFIG.M_AXI_S2MM.HAS_RRESP {0} \
  CONFIG.M_AXI_S2MM.HAS_WSTRB {1} \
  CONFIG.M_AXI_S2MM.ID_WIDTH {0} \
  CONFIG.M_AXI_S2MM.MAX_BURST_LENGTH {128} \
  CONFIG.M_AXI_S2MM.NUM_READ_OUTSTANDING {8} \
  CONFIG.M_AXI_S2MM.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_S2MM.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.M_AXI_S2MM.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_S2MM.PHASE {0.000} \
  CONFIG.M_AXI_S2MM.PROTOCOL {AXI4} \
  CONFIG.M_AXI_S2MM.READ_WRITE_MODE {WRITE_ONLY} \
  CONFIG.M_AXI_S2MM.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_S2MM.RUSER_WIDTH {0} \
  CONFIG.M_AXI_S2MM.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_S2MM.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_S2MM.WUSER_WIDTH {0} \
  CONFIG.M_AXI_S2MM_CLK.ASSOCIATED_BUSIF {M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS} \
  CONFIG.M_AXI_S2MM_CLK.ASSOCIATED_RESET {s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n} \
  CONFIG.M_AXI_S2MM_CLK.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_S2MM_CLK.FREQ_HZ {50000000} \
  CONFIG.M_AXI_S2MM_CLK.PHASE {0.000} \
  CONFIG.M_AXI_SG.ADDR_WIDTH {32} \
  CONFIG.M_AXI_SG.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_SG.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_SG.BUSER_WIDTH {0} \
  CONFIG.M_AXI_SG.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_SG.DATA_WIDTH {32} \
  CONFIG.M_AXI_SG.FREQ_HZ {50000000} \
  CONFIG.M_AXI_SG.HAS_BRESP {1} \
  CONFIG.M_AXI_SG.HAS_BURST {0} \
  CONFIG.M_AXI_SG.HAS_CACHE {1} \
  CONFIG.M_AXI_SG.HAS_LOCK {0} \
  CONFIG.M_AXI_SG.HAS_PROT {1} \
  CONFIG.M_AXI_SG.HAS_QOS {0} \
  CONFIG.M_AXI_SG.HAS_REGION {0} \
  CONFIG.M_AXI_SG.HAS_RRESP {1} \
  CONFIG.M_AXI_SG.HAS_WSTRB {1} \
  CONFIG.M_AXI_SG.ID_WIDTH {0} \
  CONFIG.M_AXI_SG.MAX_BURST_LENGTH {16} \
  CONFIG.M_AXI_SG.NUM_READ_OUTSTANDING {2} \
  CONFIG.M_AXI_SG.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_SG.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.M_AXI_SG.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_SG.PHASE {0.000} \
  CONFIG.M_AXI_SG.PROTOCOL {AXI4} \
  CONFIG.M_AXI_SG.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_SG.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_SG.RUSER_WIDTH {0} \
  CONFIG.M_AXI_SG.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_SG.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_SG.WUSER_WIDTH {0} \
  CONFIG.M_AXI_SG_CLK.ASSOCIATED_BUSIF {M_AXI_SG} \
  CONFIG.M_AXI_SG_CLK.ASSOCIATED_RESET {} \
  CONFIG.M_AXI_SG_CLK.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M_AXI_SG_CLK.FREQ_HZ {50000000} \
  CONFIG.M_AXI_SG_CLK.PHASE {0.000} \
  CONFIG.S2MM_INTROUT.PortWidth {1} \
  CONFIG.S2MM_INTROUT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.S2MM_PRMRY_RESET_OUT_N.POLARITY {ACTIVE_LOW} \
  CONFIG.S2MM_STS_RESET_OUT_N.POLARITY {ACTIVE_LOW} \
  CONFIG.S_AXIS_S2MM.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXIS_S2MM.FREQ_HZ {50000000} \
  CONFIG.S_AXIS_S2MM.HAS_TKEEP {1} \
  CONFIG.S_AXIS_S2MM.HAS_TLAST {1} \
  CONFIG.S_AXIS_S2MM.HAS_TREADY {1} \
  CONFIG.S_AXIS_S2MM.HAS_TSTRB {0} \
  CONFIG.S_AXIS_S2MM.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_S2MM.PHASE {0.000} \
  CONFIG.S_AXIS_S2MM.TDATA_NUM_BYTES {4} \
  CONFIG.S_AXIS_S2MM.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_S2MM.TID_WIDTH {0} \
  CONFIG.S_AXIS_S2MM.TUSER_WIDTH {0} \
  CONFIG.S_AXIS_STS.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXIS_STS.FREQ_HZ {50000000} \
  CONFIG.S_AXIS_STS.HAS_TKEEP {1} \
  CONFIG.S_AXIS_STS.HAS_TLAST {1} \
  CONFIG.S_AXIS_STS.HAS_TREADY {1} \
  CONFIG.S_AXIS_STS.HAS_TSTRB {0} \
  CONFIG.S_AXIS_STS.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_STS.PHASE {0.000} \
  CONFIG.S_AXIS_STS.TDATA_NUM_BYTES {4} \
  CONFIG.S_AXIS_STS.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_STS.TID_WIDTH {0} \
  CONFIG.S_AXIS_STS.TUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.ADDR_WIDTH {10} \
  CONFIG.S_AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_LITE.DATA_WIDTH {32} \
  CONFIG.S_AXI_LITE.FREQ_HZ {50000000} \
  CONFIG.S_AXI_LITE.HAS_BRESP {1} \
  CONFIG.S_AXI_LITE.HAS_BURST {0} \
  CONFIG.S_AXI_LITE.HAS_CACHE {0} \
  CONFIG.S_AXI_LITE.HAS_LOCK {0} \
  CONFIG.S_AXI_LITE.HAS_PROT {0} \
  CONFIG.S_AXI_LITE.HAS_QOS {0} \
  CONFIG.S_AXI_LITE.HAS_REGION {0} \
  CONFIG.S_AXI_LITE.HAS_RRESP {1} \
  CONFIG.S_AXI_LITE.HAS_WSTRB {0} \
  CONFIG.S_AXI_LITE.ID_WIDTH {0} \
  CONFIG.S_AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_LITE.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_LITE.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_LITE.PHASE {0.000} \
  CONFIG.S_AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_BUSIF {S_AXI_LITE:M_AXI} \
  CONFIG.S_AXI_LITE_ACLK.ASSOCIATED_RESET {axi_resetn} \
  CONFIG.S_AXI_LITE_ACLK.CLK_DOMAIN {base_zynq_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_LITE_ACLK.FREQ_HZ {50000000} \
  CONFIG.S_AXI_LITE_ACLK.PHASE {0.000} \
  CONFIG.c_addr_width {32} \
  CONFIG.c_dlytmr_resolution {125} \
  CONFIG.c_enable_multi_channel {0} \
  CONFIG.c_include_mm2s {0} \
  CONFIG.c_include_mm2s_dre {0} \
  CONFIG.c_include_mm2s_sf {1} \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_include_s2mm_dre {0} \
  CONFIG.c_include_s2mm_sf {1} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {32} \
  CONFIG.c_m_axi_s2mm_data_width {32} \
  CONFIG.c_m_axis_mm2s_tdata_width {32} \
  CONFIG.c_micro_dma {0} \
  CONFIG.c_mm2s_burst_size {16} \
  CONFIG.c_num_mm2s_channels {1} \
  CONFIG.c_num_s2mm_channels {1} \
  CONFIG.c_prmry_is_aclk_async {0} \
  CONFIG.c_s2mm_burst_size {128} \
  CONFIG.c_s_axis_s2mm_tdata_width {32} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
  CONFIG.c_sg_length_width {14} \
  CONFIG.c_sg_use_stsapp_length {0} \
  CONFIG.c_single_interface {0} " [get_ips base_zynq_axi_dma_0_0]


