factorialRAND

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000102                       # Number of seconds simulated
sim_ticks                                   102095000                       # Number of ticks simulated
final_tick                                  102095000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 482506                       # Simulator instruction rate (inst/s)
host_op_rate                                   481943                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4758786240                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485376                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                       10329                       # Number of instructions simulated
sim_ops                                         10329                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    102095000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               11797                       # Number of hits
system.cache.misses                              1768                       # Number of misses
system.cache.missLatency::samples                1768                       # Ticks for misses to the cache
system.cache.missLatency::mean           50073.529412                       # Ticks for misses to the cache
system.cache.missLatency::gmean          42196.850054                       # Ticks for misses to the cache
system.cache.missLatency::stdev          34275.246943                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 664     37.56%     37.56% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             842     47.62%     85.18% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             182     10.29%     95.48% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             19      1.07%     96.55% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            44      2.49%     99.04% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             5      0.28%     99.32% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.32% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.32% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             3      0.17%     99.49% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             7      0.40%     99.89% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             2      0.11%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  1768                       # Ticks for misses to the cache
system.cache.hitRatio                        0.869665                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         5288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       225280                       # Cumulative packet size per connected master and slave (bytes)
