initSidebarItems({"struct":[["CM4_CLOCK_CTL_SPEC","CM4 clock control"],["FAST_INT_DIV_R","Field `FAST_INT_DIV` reader - Specifies the fast clock divider (from the high frequency clock ‘clk_hf’ to the peripheral clock ‘clk_fast’). Integer division by (1+FAST_INT_DIV). Allows for integer divisions in the range [1, 256] (FAST_INT_DIV is in the range [0, 255]). Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to ‘0’ when transitioning from DeepSleep to Active power mode."],["FAST_INT_DIV_W","Field `FAST_INT_DIV` writer - Specifies the fast clock divider (from the high frequency clock ‘clk_hf’ to the peripheral clock ‘clk_fast’). Integer division by (1+FAST_INT_DIV). Allows for integer divisions in the range [1, 256] (FAST_INT_DIV is in the range [0, 255]). Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to ‘0’ when transitioning from DeepSleep to Active power mode."],["R","Register `CM4_CLOCK_CTL` reader"],["W","Register `CM4_CLOCK_CTL` writer"]]});